// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Thu May  8 15:06:57 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 1 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/pll_spi/rtl/pll_spi.v"
// file 2 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd"
// file 3 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd"
// file 4 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd"
// file 5 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 6 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 7 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 8 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd"
// file 9 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 10 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 11 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 29 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 30 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 34 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 35 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 43 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 44 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 60 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_clk, output pll_clk, output o_STM32_SPI_Clk, 
            input i_STM32_SPI_MISO, output o_STM32_SPI_MOSI, output o_STM32_SPI_CS_n, 
            output o_RHD_SPI_Clk, input i_RHD_SPI_MISO, output o_RHD_SPI_MOSI, 
            output o_RHD_SPI_CS_n);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    wire GND_net, VCC_net, o_STM32_SPI_Clk_c, o_STM32_SPI_MOSI_c, o_STM32_SPI_CS_n_c, 
        o_RHD_SPI_Clk_c, i_RHD_SPI_MISO_c, o_RHD_SPI_MOSI_c, o_RHD_SPI_CS_n_c;
    (* lineinfo="@7(47[12],47[29])" *) wire [3:0]w_Controller_Mode;
    
    wire w_reset;
    (* lineinfo="@7(50[9],50[22])" *) wire [7:0]reset_counter;
    
    wire n6672, n17281, n17713, n21505, maxfan_replicated_net_999, 
        n12803, n21502, n15901, n21499;
    wire [7:0]reset_counter_7__N_3;
    
    wire n21496, n12782, n15899, n10657, n15903, n8, maxfan_replicated_net_1411, 
        n10647, n16827, n21355, n15905;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@7(70[17],70[36])" *) PLL_SPI pll_spi_inst (GND_net, i_clk_c, 
            VCC_net, pll_clk_internal);
    (* lineinfo="@7(35[9],35[23])" *) OB o_RHD_SPI_MOSI_pad (.I(o_RHD_SPI_MOSI_c), 
            .O(o_RHD_SPI_MOSI));
    (* lineinfo="@7(33[9],33[22])" *) OB o_RHD_SPI_Clk_pad (.I(o_RHD_SPI_Clk_c), 
            .O(o_RHD_SPI_Clk));
    (* lineinfo="@7(30[9],30[25])" *) OB o_STM32_SPI_CS_n_pad (.I(o_STM32_SPI_CS_n_c), 
            .O(o_STM32_SPI_CS_n));
    (* lineinfo="@7(29[9],29[25])" *) OB o_STM32_SPI_MOSI_pad (.I(o_STM32_SPI_MOSI_c), 
            .O(o_STM32_SPI_MOSI));
    (* lineinfo="@7(27[9],27[24])" *) OB o_STM32_SPI_Clk_pad (.I(o_STM32_SPI_Clk_c), 
            .O(o_STM32_SPI_Clk));
    (* lineinfo="@7(24[9],24[16])" *) OB pll_clk_pad (.I(GND_net), .O(pll_clk));
    (* lse_init_val=0, lineinfo="@7(127[9],151[16])" *) FD1P3XZ w_Controller_Mode__i1 (.D(reset_counter[1]), 
            .SP(n10657), .CK(pll_clk_internal), .SR(n12803), .Q(w_Controller_Mode[0]));
    defparam w_Controller_Mode__i1.REGSET = "RESET";
    defparam w_Controller_Mode__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(130[34],130[47])" *) FD1P3XZ reset_counter_1419__i0 (.D(reset_counter_7__N_3[0]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[0]));
    defparam reset_counter_1419__i0.REGSET = "RESET";
    defparam reset_counter_1419__i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(36[9],36[23])" *) OB o_RHD_SPI_CS_n_pad (.I(o_RHD_SPI_CS_n_c), 
            .O(o_RHD_SPI_CS_n));
    (* lineinfo="@7(127[9],151[16])" *) FD1P3XZ w_reset_c (.D(n12803), .SP(VCC_net), 
            .CK(pll_clk_internal), .SR(GND_net), .Q(w_reset));
    defparam w_reset_c.REGSET = "RESET";
    defparam w_reset_c.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* syn_use_carry_chain=1, lineinfo="@7(130[34],130[47])" *) FD1P3XZ reset_counter_1419__i1 (.D(reset_counter_7__N_3[1]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[1]));
    defparam reset_counter_1419__i1.REGSET = "RESET";
    defparam reset_counter_1419__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(22[9],22[14])" *) IB i_clk_pad (.I(i_clk), .O(i_clk_c));
    (* lineinfo="@7(34[9],34[23])" *) IB i_RHD_SPI_MISO_pad (.I(i_RHD_SPI_MISO), 
            .O(i_RHD_SPI_MISO_c));
    (* lineinfo="@7(130[34],130[47])" *) FA2 reset_counter_1419_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[7]), .D0(n15905), .CI0(n15905), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21505), .CI1(n21505), 
            .CO0(n21505), .S0(reset_counter_7__N_3[7]));
    defparam reset_counter_1419_add_4_9.INIT0 = "0xc33c";
    defparam reset_counter_1419_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@7(130[34],130[47])" *) FA2 reset_counter_1419_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[5]), .D0(n15903), .CI0(n15903), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[6]), .D1(n21502), 
            .CI1(n21502), .CO0(n21502), .CO1(n15905), .S0(reset_counter_7__N_3[5]), 
            .S1(reset_counter_7__N_3[6]));
    defparam reset_counter_1419_add_4_7.INIT0 = "0xc33c";
    defparam reset_counter_1419_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C)+!B (C (D)))))" *) LUT4 i10946_4_lut (.A(reset_counter[7]), 
            .B(reset_counter[3]), .C(reset_counter[6]), .D(n17281), .Z(n16827));
    defparam i10946_4_lut.INIT = "0x5f7f";
    (* syn_use_carry_chain=1, lineinfo="@7(130[34],130[47])" *) FD1P3XZ reset_counter_1419__i2 (.D(reset_counter_7__N_3[2]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[2]));
    defparam reset_counter_1419__i2.REGSET = "RESET";
    defparam reset_counter_1419__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(130[34],130[47])" *) FD1P3XZ reset_counter_1419__i3 (.D(reset_counter_7__N_3[3]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[3]));
    defparam reset_counter_1419__i3.REGSET = "RESET";
    defparam reset_counter_1419__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(130[34],130[47])" *) FD1P3XZ reset_counter_1419__i4 (.D(reset_counter_7__N_3[4]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[4]));
    defparam reset_counter_1419__i4.REGSET = "RESET";
    defparam reset_counter_1419__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(130[34],130[47])" *) FD1P3XZ reset_counter_1419__i5 (.D(reset_counter_7__N_3[5]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[5]));
    defparam reset_counter_1419__i5.REGSET = "RESET";
    defparam reset_counter_1419__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(130[34],130[47])" *) FD1P3XZ reset_counter_1419__i6 (.D(reset_counter_7__N_3[6]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[6]));
    defparam reset_counter_1419__i6.REGSET = "RESET";
    defparam reset_counter_1419__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(130[34],130[47])" *) FD1P3XZ reset_counter_1419__i7 (.D(reset_counter_7__N_3[7]), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(reset_counter[7]));
    defparam reset_counter_1419__i7.REGSET = "RESET";
    defparam reset_counter_1419__i7.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@7(127[9],151[16])" *) FD1P3XZ w_reset_rep_153 (.D(n12803), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(maxfan_replicated_net_1411));
    defparam w_reset_rep_153.REGSET = "RESET";
    defparam w_reset_rep_153.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(130[34],130[47])" *) FA2 reset_counter_1419_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[3]), .D0(n15901), .CI0(n15901), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[4]), .D1(n21499), 
            .CI1(n21499), .CO0(n21499), .CO1(n15903), .S0(reset_counter_7__N_3[3]), 
            .S1(reset_counter_7__N_3[4]));
    defparam reset_counter_1419_add_4_5.INIT0 = "0xc33c";
    defparam reset_counter_1419_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@7(130[34],130[47])" *) FA2 reset_counter_1419_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[1]), .D0(n15899), .CI0(n15899), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[2]), .D1(n21496), 
            .CI1(n21496), .CO0(n21496), .CO1(n15901), .S0(reset_counter_7__N_3[1]), 
            .S1(reset_counter_7__N_3[2]));
    defparam reset_counter_1419_add_4_3.INIT0 = "0xc33c";
    defparam reset_counter_1419_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@7(127[9],151[16])" *) LUT4 i3911_2_lut (.A(n6672), 
            .B(n12803), .Z(n10657));
    defparam i3911_2_lut.INIT = "0xeeee";
    (* lineinfo="@7(130[34],130[47])" *) FA2 reset_counter_1419_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n16827), .C1(reset_counter[0]), 
            .D1(n21355), .CI1(n21355), .CO0(n21355), .CO1(n15899), .S1(reset_counter_7__N_3[0]));
    defparam reset_counter_1419_add_4_1.INIT0 = "0xc33c";
    defparam reset_counter_1419_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(reset_counter[4]), .B(reset_counter[5]), 
            .Z(n17281));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i10092_2_lut (.A(reset_counter[7]), 
            .B(reset_counter[3]), .Z(n17713));
    defparam i10092_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut (.A(reset_counter[5]), 
            .B(n17713), .C(n8), .D(reset_counter[0]), .Z(n6672));
    defparam i1_4_lut.INIT = "0x0020";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i5972_3_lut (.A(reset_counter[1]), 
            .B(reset_counter[3]), .C(reset_counter[2]), .Z(n12782));
    defparam i5972_3_lut.INIT = "0xc8c8";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i10978_4_lut (.A(n12782), 
            .B(reset_counter[7]), .C(reset_counter[6]), .D(n17281), .Z(n12803));
    defparam i10978_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))", lineinfo="@7(127[9],151[16])" *) LUT4 i3901_4_lut (.A(n12803), 
            .B(w_Controller_Mode[1]), .C(reset_counter[1]), .D(n6672), 
            .Z(n10647));
    defparam i3901_4_lut.INIT = "0x0544";
    (* lut_function="(!(A ((C+(D))+!B)+!A (B+!(C (D)))))" *) LUT4 i19_4_lut (.A(reset_counter[2]), 
            .B(reset_counter[6]), .C(reset_counter[4]), .D(reset_counter[1]), 
            .Z(n8));
    defparam i19_4_lut.INIT = "0x1008";
    (* lse_init_val=0, lineinfo="@7(127[9],151[16])" *) FD1P3XZ w_Controller_Mode__i2 (.D(n10647), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(w_Controller_Mode[1]));
    defparam w_Controller_Mode__i2.REGSET = "RESET";
    defparam w_Controller_Mode__i2.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@7(127[9],151[16])" *) FD1P3XZ w_reset_rep_152 (.D(n12803), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net), .Q(maxfan_replicated_net_999));
    defparam w_reset_rep_152.REGSET = "RESET";
    defparam w_reset_rep_152.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(79[23],79[58])" *) \Controller_RHD_Sampling(stm32_spi_num_bits_per_packet=512,stm32_clks_per_half_bit=1,stm32_cs_inactive_clks=1,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=2,rhd_cs_inactive_clks=1) Controller_inst (pll_clk_internal, 
            maxfan_replicated_net_1411, maxfan_replicated_net_999, w_reset, 
            GND_net, VCC_net, w_Controller_Mode[0], w_Controller_Mode[1], 
            o_STM32_SPI_CS_n_c, o_STM32_SPI_MOSI_c, o_STM32_SPI_Clk_c, 
            o_RHD_SPI_CS_n_c, i_RHD_SPI_MISO_c, o_RHD_SPI_MOSI_c, o_RHD_SPI_Clk_c);
    
endmodule

//
// Verilog Description of module PLL_SPI
//

module PLL_SPI (input GND_net, input i_clk_c, input VCC_net, output pll_clk_internal);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    (* lineinfo="@1(35[41],48[26])" *) \PLL_SPI_ipgen_lscc_pll(DIVR="0",DIVF="87",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            i_clk_c, VCC_net, pll_clk_internal);
    
endmodule

//
// Verilog Description of module \PLL_SPI_ipgen_lscc_pll(DIVR="0",DIVF="87",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \PLL_SPI_ipgen_lscc_pll(DIVR="0",DIVF="87",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input i_clk_c, input VCC_net, output pll_clk_internal);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@1(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(i_clk_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(pll_clk_internal));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "87";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module \Controller_RHD_Sampling(stm32_spi_num_bits_per_packet=512,stm32_clks_per_half_bit=1,stm32_cs_inactive_clks=1,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=2,rhd_cs_inactive_clks=1) 
//

module \Controller_RHD_Sampling(stm32_spi_num_bits_per_packet=512,stm32_clks_per_half_bit=1,stm32_cs_inactive_clks=1,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=2,rhd_cs_inactive_clks=1) (input pll_clk_internal, 
            input maxfan_replicated_net_1411, input maxfan_replicated_net_999, 
            input w_reset, input GND_net, input VCC_net, input \w_Controller_Mode[0] , 
            input \w_Controller_Mode[1] , output o_STM32_SPI_CS_n_c, output o_STM32_SPI_MOSI_c, 
            output o_STM32_SPI_Clk_c, output o_RHD_SPI_CS_n_c, input i_RHD_SPI_MISO_c, 
            output o_RHD_SPI_MOSI_c, output o_RHD_SPI_Clk_c);
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    wire n9, n12521, n11, n7453;
    wire [31:0]n133;
    
    wire n9579;
    wire [31:0]n167;
    (* lineinfo="@3(179[9],179[22])" *) wire [31:0]stm32_counter;
    
    wire n10, n11_adj_2473, n7429;
    (* lineinfo="@3(152[9],152[19])" *) wire [31:0]int_FIFO_Q;
    
    wire n7399;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[5] ;
    
    wire n13, n9816;
    (* lineinfo="@3(188[9],188[17])" *) wire [31:0]NUM_DATA;
    
    wire n16008, n21322, n16010, n51, n53;
    (* lineinfo="@3(186[9],186[20])" *) wire [31:0]stm32_state;
    
    wire n9885, n15994, n21301, n15996, n23, n25, n15992, n21298, 
        n19, n21, n7413;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[6] ;
    
    wire n15930, n21394, n15932;
    wire [31:0]n133_adj_2582;
    
    wire n3, n4, n6, n8, n10_adj_2474, n15920, n21379, n15922, 
        n12, n16006, n21319, n47, n49, n14, n16, n18, n20, 
        n7387;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[4] ;
    wire [31:0]n167_adj_2583;
    
    wire n22, n7371;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[2] ;
    
    wire n7381;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[3] ;
    
    wire n24, n26;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[7] ;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[8] ;
    
    wire n7329;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[9] ;
    
    wire n7335;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[10] ;
    
    wire n7343;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[11] ;
    
    wire n7349;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[12] ;
    
    wire n7403;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[13] ;
    
    wire n7409;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[14] ;
    
    wire n7419;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[15] ;
    
    wire n7425;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[16] ;
    
    wire n7435;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[17] ;
    
    wire n7437;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[18] ;
    
    wire n7441;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[19] ;
    
    wire n7445;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[20] ;
    
    wire n7447;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[21] ;
    
    wire n7449;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[22] ;
    
    wire n7457;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[23] ;
    
    wire n7459;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[24] ;
    
    wire n7461;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[25] ;
    
    wire n7355;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[26] ;
    
    wire n7361;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[27] ;
    
    wire n7373;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[28] ;
    
    wire n7377;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[29] ;
    
    wire n7383;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[30] ;
    
    wire n7389;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[31] ;
    (* lineinfo="@3(192[9],192[20])" *) wire [511:0]temp_buffer;
    
    wire n7385;
    (* lineinfo="@3(173[9],173[26])" *) wire [511:0]int_STM32_TX_Byte;
    
    wire n9993, n28, n30, n10655;
    (* lineinfo="@3(162[9],162[24])" *) wire [15:0]int_RHD_TX_Byte;
    
    wire n10654, init_FIFO_Read, n10653, int_RHD_TX_DV, n4_adj_2477, 
        n32;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[0] ;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[1] ;
    
    wire n4_adj_2489;
    (* lineinfo="@3(373[18],373[23])" *) wire [31:0]index;
    
    wire n20641, n10000, n17705;
    (* lineinfo="@3(362[18],362[23])" *) wire [31:0]state;
    
    wire n34, n6_adj_2518, n4_adj_2521, n1214, n17273;
    wire [0:0]n6770;
    
    wire n17270, int_STM32_TX_DV, n10277, n16935, int_FIFO_RE, n14_adj_2522, 
        n14_adj_2523, n9835, n9_adj_2524, n17269, n7367, n13_adj_2525, 
        n11_adj_2526, n7369, n3_adj_2527, n36, n38, n40, n42, 
        n44, n46, n48, n50, n52, n54, n56, n58, n60, n62, 
        n11_adj_2528, n7226, n15990, n21295;
    wire [31:0]n167_adj_2584;
    
    wire n17, n15988, n21292, n15926, n21388, n15928, n15986, 
        n21289, n15924, n21385, n15984, n21286, n33, n15916, n21373, 
        n15918, int_RHD_TX_Ready, n21283, n15914, n21370, n17264, 
        n9848, n3_adj_2545, n7379;
    wire [15:0]n9545;
    
    wire n9849, n9856, n17774, n18_adj_2546, n9888, n39, n17727, 
        n9860, n37, n17747;
    (* lineinfo="@3(149[9],149[23])" *) wire [7:0]int_FIFO_COUNT;
    
    wire n4_adj_2547, n7423, n6_adj_2548, n16004, n21316, n43, n45, 
        n8_adj_2549, n16002, n21313, n41, n10_adj_2550, n12_adj_2551, 
        n15971, n21454, n15912, n21367, n16000, n21310, n35, n14_adj_2553, 
        n15998, n21307, n31, n33_adj_2554, n15969, n21451, n57, 
        n55, n61, n17743, n25_adj_2557, n17753, n59, n27, n17751, 
        n21304, n29, n43_adj_2558, n17749, n16933, n12537, n15967, 
        n21448, n9862, n10_adj_2562, n15965, n21445, n15910, n21364, 
        n15963, n21442, n12566, n8_adj_2567, n15961, n21439, n15959, 
        n21436, n15957, n21433, n15908, n21361, n48_adj_2569, n15955, 
        n21430, n46_adj_2570, n47_adj_2571, n17737;
    wire [3:0]n1439;
    
    wire n10895, n18413, n15953, n21427, n15951, n21424, n45_adj_2572, 
        n15949, n21421, n18412, n9799, n44_adj_2573, n43_adj_2574, 
        n54_adj_2575, n49_adj_2576, n4_adj_2577, n16864, n15947, n21418, 
        n8_adj_2579, n21382, n15945, n21415, n21274, n15943, n21412, 
        n21391, n15941, n21409, n21277, n16014, n21331, n16012, 
        n21328, n21325, n14_adj_2581, n15938, n21406, n21376, n9861, 
        n15936, n21403, n15934, n21400, n21397, VCC_net_2, GND_net_2;
    
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_3_lut (.A(n9), .B(n12521), 
            .C(n11), .Z(n7453));
    defparam i2_3_lut.INIT = "0x2020";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5921_2_lut (.A(n133[21]), 
            .B(n9579), .Z(n167[21]));
    defparam i5921_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5920_2_lut (.A(n133[20]), 
            .B(n9579), .Z(n167[20]));
    defparam i5920_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5919_2_lut (.A(n133[19]), 
            .B(n9579), .Z(n167[19]));
    defparam i5919_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5918_2_lut (.A(n133[18]), 
            .B(n9579), .Z(n167[18]));
    defparam i5918_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5917_2_lut (.A(n133[17]), 
            .B(n9579), .Z(n167[17]));
    defparam i5917_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3_2_lut (.A(stm32_counter[2]), .B(stm32_counter[1]), 
            .Z(n10));
    defparam i3_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5916_2_lut (.A(n133[16]), 
            .B(n9579), .Z(n167[16]));
    defparam i5916_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_4_lut (.A(n11_adj_2473), 
            .B(stm32_counter[4]), .C(n10), .D(stm32_counter[3]), .Z(n7429));
    defparam i3_4_lut.INIT = "0x0020";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5915_2_lut (.A(n133[15]), 
            .B(n9579), .Z(n167[15]));
    defparam i5915_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5914_2_lut (.A(n133[14]), 
            .B(n9579), .Z(n167[14]));
    defparam i5914_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [5]));
    defparam \temp_array[5]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i5 .SRMODE = "ASYNC";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i2_3_lut_adj_2470 (.A(stm32_counter[2]), 
            .B(n13), .C(stm32_counter[3]), .Z(n9816));
    defparam i2_3_lut_adj_2470.INIT = "0x0404";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5913_2_lut (.A(n133[13]), 
            .B(n9579), .Z(n167[13]));
    defparam i5913_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5912_2_lut (.A(n133[12]), 
            .B(n9579), .Z(n167[12]));
    defparam i5912_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5801_2_lut (.A(NUM_DATA[28]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[28]));
    defparam i5801_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5911_2_lut (.A(n133[11]), 
            .B(n9579), .Z(n167[11]));
    defparam i5911_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [6]));
    defparam \temp_array[5]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [7]));
    defparam \temp_array[5]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [8]));
    defparam \temp_array[5]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i8 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5910_2_lut (.A(n133[10]), 
            .B(n9579), .Z(n167[10]));
    defparam i5910_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [9]));
    defparam \temp_array[5]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [10]));
    defparam \temp_array[5]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [11]));
    defparam \temp_array[5]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [12]));
    defparam \temp_array[5]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [13]));
    defparam \temp_array[5]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i13 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5909_2_lut (.A(n133[9]), 
            .B(n9579), .Z(n167[9]));
    defparam i5909_2_lut.INIT = "0x8888";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_27 (.A0(GND_net), 
            .B0(NUM_DATA[25]), .C0(VCC_net), .D0(n16008), .CI0(n16008), 
            .A1(GND_net), .B1(NUM_DATA[26]), .C1(VCC_net), .D1(n21322), 
            .CI1(n21322), .CO0(n21322), .CO1(n16010), .S0(n51), .S1(n53));
    defparam sub_416_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_27.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5908_2_lut (.A(n133[8]), 
            .B(n9579), .Z(n167[8]));
    defparam i5908_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@3(305[9],305[10])" *) LUT4 i1_2_lut (.A(stm32_state[3]), 
            .B(stm32_state[1]), .Z(n9885));
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_13 (.A0(GND_net), 
            .B0(NUM_DATA[11]), .C0(VCC_net), .D0(n15994), .CI0(n15994), 
            .A1(GND_net), .B1(NUM_DATA[12]), .C1(VCC_net), .D1(n21301), 
            .CI1(n21301), .CO0(n21301), .CO1(n15996), .S0(n23), .S1(n25));
    defparam sub_416_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5907_2_lut (.A(n133[7]), 
            .B(n9579), .Z(n167[7]));
    defparam i5907_2_lut.INIT = "0x8888";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_11 (.A0(GND_net), 
            .B0(NUM_DATA[9]), .C0(VCC_net), .D0(n15992), .CI0(n15992), 
            .A1(GND_net), .B1(NUM_DATA[10]), .C1(VCC_net), .D1(n21298), 
            .CI1(n21298), .CO0(n21298), .CO1(n15994), .S0(n19), .S1(n21));
    defparam sub_416_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [14]));
    defparam \temp_array[5]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [15]));
    defparam \temp_array[5]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [1]));
    defparam \temp_array[6]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [2]));
    defparam \temp_array[6]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i2 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5906_2_lut (.A(n133[6]), 
            .B(n9579), .Z(n167[6]));
    defparam i5906_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [3]));
    defparam \temp_array[6]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [4]));
    defparam \temp_array[6]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [5]));
    defparam \temp_array[6]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [6]));
    defparam \temp_array[6]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i6 .SRMODE = "ASYNC";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n15930), .CI0(n15930), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n21394), 
            .CI1(n21394), .CO0(n21394), .CO1(n15932), .S0(n133_adj_2582[23]), 
            .S1(n133_adj_2582[24]));
    defparam stm32_counter_1420_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5905_2_lut (.A(n133[5]), 
            .B(n9579), .Z(n167[5]));
    defparam i5905_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@3(293[8],293[32])" *) LUT4 equal_1683_i3_2_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .Z(n3));
    defparam equal_1683_i3_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i6_3_lut (.A(n4), 
            .B(NUM_DATA[2]), .C(stm32_counter[2]), .Z(n6));
    defparam LessThan_10_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i8_3_lut (.A(n6), 
            .B(NUM_DATA[3]), .C(stm32_counter[3]), .Z(n8));
    defparam LessThan_10_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i10_3_lut (.A(n8), 
            .B(NUM_DATA[4]), .C(stm32_counter[4]), .Z(n10_adj_2474));
    defparam LessThan_10_i10_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n15920), .CI0(n15920), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n21379), 
            .CI1(n21379), .CO0(n21379), .CO1(n15922), .S0(n133_adj_2582[13]), 
            .S1(n133_adj_2582[14]));
    defparam stm32_counter_1420_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5904_2_lut (.A(n133[4]), 
            .B(n9579), .Z(n167[4]));
    defparam i5904_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i12_3_lut (.A(n10_adj_2474), 
            .B(NUM_DATA[5]), .C(stm32_counter[5]), .Z(n12));
    defparam LessThan_10_i12_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_25 (.A0(GND_net), 
            .B0(NUM_DATA[23]), .C0(VCC_net), .D0(n16006), .CI0(n16006), 
            .A1(GND_net), .B1(NUM_DATA[24]), .C1(VCC_net), .D1(n21319), 
            .CI1(n21319), .CO0(n21319), .CO1(n16008), .S0(n47), .S1(n49));
    defparam sub_416_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5903_2_lut (.A(n133[3]), 
            .B(n9579), .Z(n167[3]));
    defparam i5903_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i14_3_lut (.A(n12), 
            .B(NUM_DATA[6]), .C(stm32_counter[6]), .Z(n14));
    defparam LessThan_10_i14_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [7]));
    defparam \temp_array[6]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [8]));
    defparam \temp_array[6]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i8 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i16_3_lut (.A(n14), 
            .B(NUM_DATA[7]), .C(stm32_counter[7]), .Z(n16));
    defparam LessThan_10_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5902_2_lut (.A(n133[2]), 
            .B(n9579), .Z(n167[2]));
    defparam i5902_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [9]));
    defparam \temp_array[6]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [10]));
    defparam \temp_array[6]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i10 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5901_2_lut (.A(n133[1]), 
            .B(n9579), .Z(n167[1]));
    defparam i5901_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [11]));
    defparam \temp_array[6]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [2]));
    defparam \temp_array[5]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i2 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i18_3_lut (.A(n16), 
            .B(NUM_DATA[8]), .C(stm32_counter[8]), .Z(n18));
    defparam LessThan_10_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i20_3_lut (.A(n18), 
            .B(NUM_DATA[9]), .C(stm32_counter[9]), .Z(n20));
    defparam LessThan_10_i20_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [1]));
    defparam \temp_array[5]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [15]));
    defparam \temp_array[4]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [0]));
    defparam \temp_array[2]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5900_2_lut (.A(n133_adj_2582[31]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[31]));
    defparam i5900_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i22_3_lut (.A(n20), 
            .B(NUM_DATA[10]), .C(stm32_counter[10]), .Z(n22));
    defparam LessThan_10_i22_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [0]));
    defparam \temp_array[3]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [0]));
    defparam \temp_array[4]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[5] [0]));
    defparam \temp_array[5]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i24_3_lut (.A(n22), 
            .B(NUM_DATA[11]), .C(stm32_counter[11]), .Z(n24));
    defparam LessThan_10_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i26_3_lut (.A(n24), 
            .B(NUM_DATA[12]), .C(stm32_counter[12]), .Z(n26));
    defparam LessThan_10_i26_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [0]));
    defparam \temp_array[6]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [0]));
    defparam \temp_array[7]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [0]));
    defparam \temp_array[8]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [0]));
    defparam \temp_array[9]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [0]));
    defparam \temp_array[10]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [0]));
    defparam \temp_array[11]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [0]));
    defparam \temp_array[12]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [0]));
    defparam \temp_array[13]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [0]));
    defparam \temp_array[14]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [0]));
    defparam \temp_array[15]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [0]));
    defparam \temp_array[16]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [0]));
    defparam \temp_array[17]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [0]));
    defparam \temp_array[18]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [0]));
    defparam \temp_array[19]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [0]));
    defparam \temp_array[20]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [0]));
    defparam \temp_array[21]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [0]));
    defparam \temp_array[22]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [0]));
    defparam \temp_array[23]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [0]));
    defparam \temp_array[24]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [0]));
    defparam \temp_array[25]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [0]));
    defparam \temp_array[26]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [0]));
    defparam \temp_array[27]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [0]));
    defparam \temp_array[28]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [0]));
    defparam \temp_array[29]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [0]));
    defparam \temp_array[30]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [0]));
    defparam \temp_array[31]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(temp_buffer[0]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i0 (.D(\temp_array[31] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[0]));
    defparam temp_buffer_i0_i0.REGSET = "SET";
    defparam temp_buffer_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[6] [12]));
    defparam \temp_array[6]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i12 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i28_3_lut (.A(n26), 
            .B(NUM_DATA[13]), .C(stm32_counter[13]), .Z(n28));
    defparam LessThan_10_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5899_2_lut (.A(n133_adj_2582[30]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[30]));
    defparam i5899_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i30_3_lut (.A(n28), 
            .B(NUM_DATA[14]), .C(stm32_counter[14]), .Z(n30));
    defparam LessThan_10_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5898_2_lut (.A(n133_adj_2582[29]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[29]));
    defparam i5898_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[6] [13]));
    defparam \temp_array[6]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i13 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5897_2_lut (.A(n133_adj_2582[28]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[28]));
    defparam i5897_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5896_2_lut (.A(n133_adj_2582[27]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[27]));
    defparam i5896_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[6] [14]));
    defparam \temp_array[6]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[6]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7413), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\temp_array[6] [15]));
    defparam \temp_array[6]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i15 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5895_2_lut (.A(n133_adj_2582[26]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[26]));
    defparam i5895_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5894_2_lut (.A(n133_adj_2582[25]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[25]));
    defparam i5894_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(375[9],411[16])" *) FD1P3XZ int_RHD_TX_Byte__i6 (.D(n10655), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_RHD_TX_Byte[15]));
    defparam int_RHD_TX_Byte__i6.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ init_FIFO_Read_c (.D(n10654), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(init_FIFO_Read));
    defparam init_FIFO_Read_c.REGSET = "RESET";
    defparam init_FIFO_Read_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(375[9],411[16])" *) FD1P3XZ int_RHD_TX_DV_c (.D(n10653), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_DV));
    defparam int_RHD_TX_DV_c.REGSET = "RESET";
    defparam int_RHD_TX_DV_c.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i0 (.D(n167_adj_2583[0]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[0]));
    defparam stm32_counter_1420__i0.REGSET = "RESET";
    defparam stm32_counter_1420__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [1]));
    defparam \temp_array[7]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [2]));
    defparam \temp_array[7]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i2 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i32_3_lut (.A(n30), 
            .B(NUM_DATA[15]), .C(stm32_counter[15]), .Z(n32));
    defparam LessThan_10_i32_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [3]));
    defparam \temp_array[7]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [4]));
    defparam \temp_array[7]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [5]));
    defparam \temp_array[7]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [6]));
    defparam \temp_array[7]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [7]));
    defparam \temp_array[7]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [8]));
    defparam \temp_array[7]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [9]));
    defparam \temp_array[7]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [10]));
    defparam \temp_array[7]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [11]));
    defparam \temp_array[7]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [12]));
    defparam \temp_array[7]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [13]));
    defparam \temp_array[7]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [14]));
    defparam \temp_array[7]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[7]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7429), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[7] [15]));
    defparam \temp_array[7]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [1]));
    defparam \temp_array[8]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [2]));
    defparam \temp_array[8]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i2 .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5802_2_lut (.A(NUM_DATA[27]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[27]));
    defparam i5802_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [3]));
    defparam \temp_array[8]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [4]));
    defparam \temp_array[8]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [5]));
    defparam \temp_array[8]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [6]));
    defparam \temp_array[8]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [7]));
    defparam \temp_array[8]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [14]));
    defparam \temp_array[4]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i511 (.D(\temp_array[0] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[511]));
    defparam temp_buffer_i0_i511.REGSET = "SET";
    defparam temp_buffer_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i510 (.D(\temp_array[0] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[510]));
    defparam temp_buffer_i0_i510.REGSET = "SET";
    defparam temp_buffer_i0_i510.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5893_2_lut (.A(n133_adj_2582[24]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[24]));
    defparam i5893_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i509 (.D(\temp_array[0] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[509]));
    defparam temp_buffer_i0_i509.REGSET = "SET";
    defparam temp_buffer_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i508 (.D(\temp_array[0] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[508]));
    defparam temp_buffer_i0_i508.REGSET = "SET";
    defparam temp_buffer_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i507 (.D(\temp_array[0] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[507]));
    defparam temp_buffer_i0_i507.REGSET = "SET";
    defparam temp_buffer_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i506 (.D(\temp_array[0] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[506]));
    defparam temp_buffer_i0_i506.REGSET = "SET";
    defparam temp_buffer_i0_i506.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5892_2_lut (.A(n133_adj_2582[23]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[23]));
    defparam i5892_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5891_2_lut (.A(n133_adj_2582[22]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[22]));
    defparam i5891_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i505 (.D(\temp_array[0] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[505]));
    defparam temp_buffer_i0_i505.REGSET = "SET";
    defparam temp_buffer_i0_i505.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5803_2_lut (.A(NUM_DATA[26]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[26]));
    defparam i5803_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i504 (.D(\temp_array[0] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[504]));
    defparam temp_buffer_i0_i504.REGSET = "SET";
    defparam temp_buffer_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i503 (.D(\temp_array[0] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[503]));
    defparam temp_buffer_i0_i503.REGSET = "SET";
    defparam temp_buffer_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i502 (.D(\temp_array[0] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[502]));
    defparam temp_buffer_i0_i502.REGSET = "SET";
    defparam temp_buffer_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i501 (.D(\temp_array[0] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[501]));
    defparam temp_buffer_i0_i501.REGSET = "SET";
    defparam temp_buffer_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i500 (.D(\temp_array[0] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[500]));
    defparam temp_buffer_i0_i500.REGSET = "SET";
    defparam temp_buffer_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i499 (.D(\temp_array[0] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[499]));
    defparam temp_buffer_i0_i499.REGSET = "SET";
    defparam temp_buffer_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i498 (.D(\temp_array[0] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[498]));
    defparam temp_buffer_i0_i498.REGSET = "SET";
    defparam temp_buffer_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i497 (.D(\temp_array[0] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[497]));
    defparam temp_buffer_i0_i497.REGSET = "SET";
    defparam temp_buffer_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i496 (.D(\temp_array[0] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[496]));
    defparam temp_buffer_i0_i496.REGSET = "SET";
    defparam temp_buffer_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i495 (.D(\temp_array[1] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[495]));
    defparam temp_buffer_i0_i495.REGSET = "SET";
    defparam temp_buffer_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i494 (.D(\temp_array[1] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[494]));
    defparam temp_buffer_i0_i494.REGSET = "SET";
    defparam temp_buffer_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i493 (.D(\temp_array[1] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[493]));
    defparam temp_buffer_i0_i493.REGSET = "SET";
    defparam temp_buffer_i0_i493.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5890_2_lut (.A(n133_adj_2582[21]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[21]));
    defparam i5890_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i492 (.D(\temp_array[1] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[492]));
    defparam temp_buffer_i0_i492.REGSET = "SET";
    defparam temp_buffer_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i491 (.D(\temp_array[1] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[491]));
    defparam temp_buffer_i0_i491.REGSET = "SET";
    defparam temp_buffer_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i490 (.D(\temp_array[1] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[490]));
    defparam temp_buffer_i0_i490.REGSET = "SET";
    defparam temp_buffer_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i489 (.D(\temp_array[1] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[489]));
    defparam temp_buffer_i0_i489.REGSET = "SET";
    defparam temp_buffer_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i488 (.D(\temp_array[1] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[488]));
    defparam temp_buffer_i0_i488.REGSET = "SET";
    defparam temp_buffer_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i487 (.D(\temp_array[1] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[487]));
    defparam temp_buffer_i0_i487.REGSET = "SET";
    defparam temp_buffer_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i486 (.D(\temp_array[1] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[486]));
    defparam temp_buffer_i0_i486.REGSET = "SET";
    defparam temp_buffer_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i485 (.D(\temp_array[1] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[485]));
    defparam temp_buffer_i0_i485.REGSET = "SET";
    defparam temp_buffer_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i484 (.D(\temp_array[1] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[484]));
    defparam temp_buffer_i0_i484.REGSET = "SET";
    defparam temp_buffer_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i483 (.D(\temp_array[1] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[483]));
    defparam temp_buffer_i0_i483.REGSET = "SET";
    defparam temp_buffer_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i482 (.D(\temp_array[1] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[482]));
    defparam temp_buffer_i0_i482.REGSET = "SET";
    defparam temp_buffer_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i481 (.D(\temp_array[1] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[481]));
    defparam temp_buffer_i0_i481.REGSET = "SET";
    defparam temp_buffer_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i480 (.D(\temp_array[1] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[480]));
    defparam temp_buffer_i0_i480.REGSET = "SET";
    defparam temp_buffer_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i479 (.D(\temp_array[2] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[479]));
    defparam temp_buffer_i0_i479.REGSET = "SET";
    defparam temp_buffer_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i478 (.D(\temp_array[2] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[478]));
    defparam temp_buffer_i0_i478.REGSET = "SET";
    defparam temp_buffer_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i477 (.D(\temp_array[2] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[477]));
    defparam temp_buffer_i0_i477.REGSET = "SET";
    defparam temp_buffer_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i476 (.D(\temp_array[2] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[476]));
    defparam temp_buffer_i0_i476.REGSET = "SET";
    defparam temp_buffer_i0_i476.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5889_2_lut (.A(n133_adj_2582[20]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[20]));
    defparam i5889_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i475 (.D(\temp_array[2] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[475]));
    defparam temp_buffer_i0_i475.REGSET = "SET";
    defparam temp_buffer_i0_i475.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5888_2_lut (.A(n133_adj_2582[19]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[19]));
    defparam i5888_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i474 (.D(\temp_array[2] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[474]));
    defparam temp_buffer_i0_i474.REGSET = "SET";
    defparam temp_buffer_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i473 (.D(\temp_array[2] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[473]));
    defparam temp_buffer_i0_i473.REGSET = "SET";
    defparam temp_buffer_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i472 (.D(\temp_array[2] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[472]));
    defparam temp_buffer_i0_i472.REGSET = "SET";
    defparam temp_buffer_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i471 (.D(\temp_array[2] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[471]));
    defparam temp_buffer_i0_i471.REGSET = "SET";
    defparam temp_buffer_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i470 (.D(\temp_array[2] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[470]));
    defparam temp_buffer_i0_i470.REGSET = "SET";
    defparam temp_buffer_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i469 (.D(\temp_array[2] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[469]));
    defparam temp_buffer_i0_i469.REGSET = "SET";
    defparam temp_buffer_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i468 (.D(\temp_array[2] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[468]));
    defparam temp_buffer_i0_i468.REGSET = "SET";
    defparam temp_buffer_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i467 (.D(\temp_array[2] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[467]));
    defparam temp_buffer_i0_i467.REGSET = "SET";
    defparam temp_buffer_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i466 (.D(\temp_array[2] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[466]));
    defparam temp_buffer_i0_i466.REGSET = "SET";
    defparam temp_buffer_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i465 (.D(\temp_array[2] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[465]));
    defparam temp_buffer_i0_i465.REGSET = "SET";
    defparam temp_buffer_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i464 (.D(\temp_array[2] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[464]));
    defparam temp_buffer_i0_i464.REGSET = "SET";
    defparam temp_buffer_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i463 (.D(\temp_array[3] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[463]));
    defparam temp_buffer_i0_i463.REGSET = "SET";
    defparam temp_buffer_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i462 (.D(\temp_array[3] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[462]));
    defparam temp_buffer_i0_i462.REGSET = "SET";
    defparam temp_buffer_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i461 (.D(\temp_array[3] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[461]));
    defparam temp_buffer_i0_i461.REGSET = "SET";
    defparam temp_buffer_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i460 (.D(\temp_array[3] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[460]));
    defparam temp_buffer_i0_i460.REGSET = "SET";
    defparam temp_buffer_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i459 (.D(\temp_array[3] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[459]));
    defparam temp_buffer_i0_i459.REGSET = "SET";
    defparam temp_buffer_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i458 (.D(\temp_array[3] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[458]));
    defparam temp_buffer_i0_i458.REGSET = "SET";
    defparam temp_buffer_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i457 (.D(\temp_array[3] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[457]));
    defparam temp_buffer_i0_i457.REGSET = "SET";
    defparam temp_buffer_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i456 (.D(\temp_array[3] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[456]));
    defparam temp_buffer_i0_i456.REGSET = "SET";
    defparam temp_buffer_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i455 (.D(\temp_array[3] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[455]));
    defparam temp_buffer_i0_i455.REGSET = "SET";
    defparam temp_buffer_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i454 (.D(\temp_array[3] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[454]));
    defparam temp_buffer_i0_i454.REGSET = "SET";
    defparam temp_buffer_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i453 (.D(\temp_array[3] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[453]));
    defparam temp_buffer_i0_i453.REGSET = "SET";
    defparam temp_buffer_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i452 (.D(\temp_array[3] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[452]));
    defparam temp_buffer_i0_i452.REGSET = "SET";
    defparam temp_buffer_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i451 (.D(\temp_array[3] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[451]));
    defparam temp_buffer_i0_i451.REGSET = "SET";
    defparam temp_buffer_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i450 (.D(\temp_array[3] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[450]));
    defparam temp_buffer_i0_i450.REGSET = "SET";
    defparam temp_buffer_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i449 (.D(\temp_array[3] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[449]));
    defparam temp_buffer_i0_i449.REGSET = "SET";
    defparam temp_buffer_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i448 (.D(\temp_array[3] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[448]));
    defparam temp_buffer_i0_i448.REGSET = "SET";
    defparam temp_buffer_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i447 (.D(\temp_array[4] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[447]));
    defparam temp_buffer_i0_i447.REGSET = "SET";
    defparam temp_buffer_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i446 (.D(\temp_array[4] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[446]));
    defparam temp_buffer_i0_i446.REGSET = "SET";
    defparam temp_buffer_i0_i446.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5887_2_lut (.A(n133_adj_2582[18]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[18]));
    defparam i5887_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i445 (.D(\temp_array[4] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[445]));
    defparam temp_buffer_i0_i445.REGSET = "SET";
    defparam temp_buffer_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i444 (.D(\temp_array[4] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[444]));
    defparam temp_buffer_i0_i444.REGSET = "SET";
    defparam temp_buffer_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i443 (.D(\temp_array[4] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[443]));
    defparam temp_buffer_i0_i443.REGSET = "SET";
    defparam temp_buffer_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i442 (.D(\temp_array[4] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[442]));
    defparam temp_buffer_i0_i442.REGSET = "SET";
    defparam temp_buffer_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i441 (.D(\temp_array[4] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[441]));
    defparam temp_buffer_i0_i441.REGSET = "SET";
    defparam temp_buffer_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i440 (.D(\temp_array[4] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[440]));
    defparam temp_buffer_i0_i440.REGSET = "SET";
    defparam temp_buffer_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i439 (.D(\temp_array[4] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[439]));
    defparam temp_buffer_i0_i439.REGSET = "SET";
    defparam temp_buffer_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i438 (.D(\temp_array[4] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[438]));
    defparam temp_buffer_i0_i438.REGSET = "SET";
    defparam temp_buffer_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i437 (.D(\temp_array[4] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[437]));
    defparam temp_buffer_i0_i437.REGSET = "SET";
    defparam temp_buffer_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i436 (.D(\temp_array[4] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[436]));
    defparam temp_buffer_i0_i436.REGSET = "SET";
    defparam temp_buffer_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i435 (.D(\temp_array[4] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[435]));
    defparam temp_buffer_i0_i435.REGSET = "SET";
    defparam temp_buffer_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i434 (.D(\temp_array[4] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[434]));
    defparam temp_buffer_i0_i434.REGSET = "SET";
    defparam temp_buffer_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i433 (.D(\temp_array[4] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[433]));
    defparam temp_buffer_i0_i433.REGSET = "SET";
    defparam temp_buffer_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i432 (.D(\temp_array[4] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[432]));
    defparam temp_buffer_i0_i432.REGSET = "SET";
    defparam temp_buffer_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i431 (.D(\temp_array[5] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[431]));
    defparam temp_buffer_i0_i431.REGSET = "SET";
    defparam temp_buffer_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i430 (.D(\temp_array[5] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[430]));
    defparam temp_buffer_i0_i430.REGSET = "SET";
    defparam temp_buffer_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i429 (.D(\temp_array[5] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[429]));
    defparam temp_buffer_i0_i429.REGSET = "SET";
    defparam temp_buffer_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i428 (.D(\temp_array[5] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[428]));
    defparam temp_buffer_i0_i428.REGSET = "SET";
    defparam temp_buffer_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i427 (.D(\temp_array[5] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[427]));
    defparam temp_buffer_i0_i427.REGSET = "SET";
    defparam temp_buffer_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i426 (.D(\temp_array[5] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[426]));
    defparam temp_buffer_i0_i426.REGSET = "SET";
    defparam temp_buffer_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i425 (.D(\temp_array[5] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[425]));
    defparam temp_buffer_i0_i425.REGSET = "SET";
    defparam temp_buffer_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i424 (.D(\temp_array[5] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[424]));
    defparam temp_buffer_i0_i424.REGSET = "SET";
    defparam temp_buffer_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i423 (.D(\temp_array[5] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[423]));
    defparam temp_buffer_i0_i423.REGSET = "SET";
    defparam temp_buffer_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i422 (.D(\temp_array[5] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[422]));
    defparam temp_buffer_i0_i422.REGSET = "SET";
    defparam temp_buffer_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i421 (.D(\temp_array[5] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[421]));
    defparam temp_buffer_i0_i421.REGSET = "SET";
    defparam temp_buffer_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i420 (.D(\temp_array[5] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[420]));
    defparam temp_buffer_i0_i420.REGSET = "SET";
    defparam temp_buffer_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i419 (.D(\temp_array[5] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[419]));
    defparam temp_buffer_i0_i419.REGSET = "SET";
    defparam temp_buffer_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i418 (.D(\temp_array[5] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[418]));
    defparam temp_buffer_i0_i418.REGSET = "SET";
    defparam temp_buffer_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i417 (.D(\temp_array[5] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[417]));
    defparam temp_buffer_i0_i417.REGSET = "SET";
    defparam temp_buffer_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i416 (.D(\temp_array[5] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[416]));
    defparam temp_buffer_i0_i416.REGSET = "SET";
    defparam temp_buffer_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i415 (.D(\temp_array[6] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[415]));
    defparam temp_buffer_i0_i415.REGSET = "SET";
    defparam temp_buffer_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i414 (.D(\temp_array[6] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[414]));
    defparam temp_buffer_i0_i414.REGSET = "SET";
    defparam temp_buffer_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i413 (.D(\temp_array[6] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[413]));
    defparam temp_buffer_i0_i413.REGSET = "SET";
    defparam temp_buffer_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i412 (.D(\temp_array[6] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[412]));
    defparam temp_buffer_i0_i412.REGSET = "SET";
    defparam temp_buffer_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i411 (.D(\temp_array[6] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[411]));
    defparam temp_buffer_i0_i411.REGSET = "SET";
    defparam temp_buffer_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i410 (.D(\temp_array[6] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[410]));
    defparam temp_buffer_i0_i410.REGSET = "SET";
    defparam temp_buffer_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i409 (.D(\temp_array[6] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[409]));
    defparam temp_buffer_i0_i409.REGSET = "SET";
    defparam temp_buffer_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i408 (.D(\temp_array[6] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[408]));
    defparam temp_buffer_i0_i408.REGSET = "SET";
    defparam temp_buffer_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i407 (.D(\temp_array[6] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[407]));
    defparam temp_buffer_i0_i407.REGSET = "SET";
    defparam temp_buffer_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i406 (.D(\temp_array[6] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[406]));
    defparam temp_buffer_i0_i406.REGSET = "SET";
    defparam temp_buffer_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i405 (.D(\temp_array[6] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[405]));
    defparam temp_buffer_i0_i405.REGSET = "SET";
    defparam temp_buffer_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i404 (.D(\temp_array[6] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[404]));
    defparam temp_buffer_i0_i404.REGSET = "SET";
    defparam temp_buffer_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i403 (.D(\temp_array[6] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[403]));
    defparam temp_buffer_i0_i403.REGSET = "SET";
    defparam temp_buffer_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [13]));
    defparam \temp_array[4]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i402 (.D(\temp_array[6] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[402]));
    defparam temp_buffer_i0_i402.REGSET = "SET";
    defparam temp_buffer_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i401 (.D(\temp_array[6] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[401]));
    defparam temp_buffer_i0_i401.REGSET = "SET";
    defparam temp_buffer_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i400 (.D(\temp_array[6] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[400]));
    defparam temp_buffer_i0_i400.REGSET = "SET";
    defparam temp_buffer_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i399 (.D(\temp_array[7] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[399]));
    defparam temp_buffer_i0_i399.REGSET = "SET";
    defparam temp_buffer_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i398 (.D(\temp_array[7] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[398]));
    defparam temp_buffer_i0_i398.REGSET = "SET";
    defparam temp_buffer_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i397 (.D(\temp_array[7] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[397]));
    defparam temp_buffer_i0_i397.REGSET = "SET";
    defparam temp_buffer_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i396 (.D(\temp_array[7] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[396]));
    defparam temp_buffer_i0_i396.REGSET = "SET";
    defparam temp_buffer_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i395 (.D(\temp_array[7] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[395]));
    defparam temp_buffer_i0_i395.REGSET = "SET";
    defparam temp_buffer_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i394 (.D(\temp_array[7] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[394]));
    defparam temp_buffer_i0_i394.REGSET = "SET";
    defparam temp_buffer_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i393 (.D(\temp_array[7] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[393]));
    defparam temp_buffer_i0_i393.REGSET = "SET";
    defparam temp_buffer_i0_i393.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i0 (.D(n167[0]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(w_reset), .Q(index[0]));
    defparam index_1422__i0.REGSET = "RESET";
    defparam index_1422__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5886_2_lut (.A(n133_adj_2582[17]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[17]));
    defparam i5886_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i392 (.D(\temp_array[7] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[392]));
    defparam temp_buffer_i0_i392.REGSET = "SET";
    defparam temp_buffer_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i391 (.D(\temp_array[7] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[391]));
    defparam temp_buffer_i0_i391.REGSET = "SET";
    defparam temp_buffer_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i390 (.D(\temp_array[7] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[390]));
    defparam temp_buffer_i0_i390.REGSET = "SET";
    defparam temp_buffer_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [12]));
    defparam \temp_array[4]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i389 (.D(\temp_array[7] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[389]));
    defparam temp_buffer_i0_i389.REGSET = "SET";
    defparam temp_buffer_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i388 (.D(\temp_array[7] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[388]));
    defparam temp_buffer_i0_i388.REGSET = "SET";
    defparam temp_buffer_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i387 (.D(\temp_array[7] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[387]));
    defparam temp_buffer_i0_i387.REGSET = "SET";
    defparam temp_buffer_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i386 (.D(\temp_array[7] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[386]));
    defparam temp_buffer_i0_i386.REGSET = "SET";
    defparam temp_buffer_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i385 (.D(\temp_array[7] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[385]));
    defparam temp_buffer_i0_i385.REGSET = "SET";
    defparam temp_buffer_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i384 (.D(\temp_array[7] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[384]));
    defparam temp_buffer_i0_i384.REGSET = "SET";
    defparam temp_buffer_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i383 (.D(\temp_array[8] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[383]));
    defparam temp_buffer_i0_i383.REGSET = "SET";
    defparam temp_buffer_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i382 (.D(\temp_array[8] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[382]));
    defparam temp_buffer_i0_i382.REGSET = "SET";
    defparam temp_buffer_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i381 (.D(\temp_array[8] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[381]));
    defparam temp_buffer_i0_i381.REGSET = "SET";
    defparam temp_buffer_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i380 (.D(\temp_array[8] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[380]));
    defparam temp_buffer_i0_i380.REGSET = "SET";
    defparam temp_buffer_i0_i380.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5885_2_lut (.A(n133_adj_2582[16]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[16]));
    defparam i5885_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i379 (.D(\temp_array[8] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[379]));
    defparam temp_buffer_i0_i379.REGSET = "SET";
    defparam temp_buffer_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i378 (.D(\temp_array[8] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[378]));
    defparam temp_buffer_i0_i378.REGSET = "SET";
    defparam temp_buffer_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i377 (.D(\temp_array[8] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[377]));
    defparam temp_buffer_i0_i377.REGSET = "SET";
    defparam temp_buffer_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i376 (.D(\temp_array[8] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[376]));
    defparam temp_buffer_i0_i376.REGSET = "SET";
    defparam temp_buffer_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i375 (.D(\temp_array[8] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[375]));
    defparam temp_buffer_i0_i375.REGSET = "SET";
    defparam temp_buffer_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i374 (.D(\temp_array[8] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[374]));
    defparam temp_buffer_i0_i374.REGSET = "SET";
    defparam temp_buffer_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i373 (.D(\temp_array[8] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[373]));
    defparam temp_buffer_i0_i373.REGSET = "SET";
    defparam temp_buffer_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i372 (.D(\temp_array[8] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[372]));
    defparam temp_buffer_i0_i372.REGSET = "SET";
    defparam temp_buffer_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i371 (.D(\temp_array[8] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[371]));
    defparam temp_buffer_i0_i371.REGSET = "SET";
    defparam temp_buffer_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i370 (.D(\temp_array[8] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[370]));
    defparam temp_buffer_i0_i370.REGSET = "SET";
    defparam temp_buffer_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i369 (.D(\temp_array[8] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[369]));
    defparam temp_buffer_i0_i369.REGSET = "SET";
    defparam temp_buffer_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i368 (.D(\temp_array[8] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[368]));
    defparam temp_buffer_i0_i368.REGSET = "SET";
    defparam temp_buffer_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i367 (.D(\temp_array[9] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[367]));
    defparam temp_buffer_i0_i367.REGSET = "SET";
    defparam temp_buffer_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i366 (.D(\temp_array[9] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[366]));
    defparam temp_buffer_i0_i366.REGSET = "SET";
    defparam temp_buffer_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i365 (.D(\temp_array[9] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[365]));
    defparam temp_buffer_i0_i365.REGSET = "SET";
    defparam temp_buffer_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i364 (.D(\temp_array[9] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[364]));
    defparam temp_buffer_i0_i364.REGSET = "SET";
    defparam temp_buffer_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i363 (.D(\temp_array[9] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[363]));
    defparam temp_buffer_i0_i363.REGSET = "SET";
    defparam temp_buffer_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i362 (.D(\temp_array[9] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[362]));
    defparam temp_buffer_i0_i362.REGSET = "SET";
    defparam temp_buffer_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i361 (.D(\temp_array[9] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[361]));
    defparam temp_buffer_i0_i361.REGSET = "SET";
    defparam temp_buffer_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i360 (.D(\temp_array[9] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[360]));
    defparam temp_buffer_i0_i360.REGSET = "SET";
    defparam temp_buffer_i0_i360.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ stm32_state_i0_i0 (.D(n20641), 
            .SP(n10000), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_state[0]));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i359 (.D(\temp_array[9] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[359]));
    defparam temp_buffer_i0_i359.REGSET = "SET";
    defparam temp_buffer_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i358 (.D(\temp_array[9] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[358]));
    defparam temp_buffer_i0_i358.REGSET = "SET";
    defparam temp_buffer_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i357 (.D(\temp_array[9] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[357]));
    defparam temp_buffer_i0_i357.REGSET = "SET";
    defparam temp_buffer_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i356 (.D(\temp_array[9] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[356]));
    defparam temp_buffer_i0_i356.REGSET = "SET";
    defparam temp_buffer_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i355 (.D(\temp_array[9] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[355]));
    defparam temp_buffer_i0_i355.REGSET = "SET";
    defparam temp_buffer_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i354 (.D(\temp_array[9] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[354]));
    defparam temp_buffer_i0_i354.REGSET = "SET";
    defparam temp_buffer_i0_i354.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5884_2_lut (.A(n133_adj_2582[15]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[15]));
    defparam i5884_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i353 (.D(\temp_array[9] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[353]));
    defparam temp_buffer_i0_i353.REGSET = "SET";
    defparam temp_buffer_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i352 (.D(\temp_array[9] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[352]));
    defparam temp_buffer_i0_i352.REGSET = "SET";
    defparam temp_buffer_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i351 (.D(\temp_array[10] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[351]));
    defparam temp_buffer_i0_i351.REGSET = "SET";
    defparam temp_buffer_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i350 (.D(\temp_array[10] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[350]));
    defparam temp_buffer_i0_i350.REGSET = "SET";
    defparam temp_buffer_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i349 (.D(\temp_array[10] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[349]));
    defparam temp_buffer_i0_i349.REGSET = "SET";
    defparam temp_buffer_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i348 (.D(\temp_array[10] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[348]));
    defparam temp_buffer_i0_i348.REGSET = "SET";
    defparam temp_buffer_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i347 (.D(\temp_array[10] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[347]));
    defparam temp_buffer_i0_i347.REGSET = "SET";
    defparam temp_buffer_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i346 (.D(\temp_array[10] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[346]));
    defparam temp_buffer_i0_i346.REGSET = "SET";
    defparam temp_buffer_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i345 (.D(\temp_array[10] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[345]));
    defparam temp_buffer_i0_i345.REGSET = "SET";
    defparam temp_buffer_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i344 (.D(\temp_array[10] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[344]));
    defparam temp_buffer_i0_i344.REGSET = "SET";
    defparam temp_buffer_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i343 (.D(\temp_array[10] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[343]));
    defparam temp_buffer_i0_i343.REGSET = "SET";
    defparam temp_buffer_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i342 (.D(\temp_array[10] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[342]));
    defparam temp_buffer_i0_i342.REGSET = "SET";
    defparam temp_buffer_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i341 (.D(\temp_array[10] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[341]));
    defparam temp_buffer_i0_i341.REGSET = "SET";
    defparam temp_buffer_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i340 (.D(\temp_array[10] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[340]));
    defparam temp_buffer_i0_i340.REGSET = "SET";
    defparam temp_buffer_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i339 (.D(\temp_array[10] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[339]));
    defparam temp_buffer_i0_i339.REGSET = "SET";
    defparam temp_buffer_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i338 (.D(\temp_array[10] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[338]));
    defparam temp_buffer_i0_i338.REGSET = "SET";
    defparam temp_buffer_i0_i338.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5883_2_lut (.A(n133_adj_2582[14]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[14]));
    defparam i5883_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i337 (.D(\temp_array[10] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[337]));
    defparam temp_buffer_i0_i337.REGSET = "SET";
    defparam temp_buffer_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i336 (.D(\temp_array[10] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[336]));
    defparam temp_buffer_i0_i336.REGSET = "SET";
    defparam temp_buffer_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i335 (.D(\temp_array[11] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[335]));
    defparam temp_buffer_i0_i335.REGSET = "SET";
    defparam temp_buffer_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i334 (.D(\temp_array[11] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[334]));
    defparam temp_buffer_i0_i334.REGSET = "SET";
    defparam temp_buffer_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i333 (.D(\temp_array[11] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[333]));
    defparam temp_buffer_i0_i333.REGSET = "SET";
    defparam temp_buffer_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i332 (.D(\temp_array[11] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[332]));
    defparam temp_buffer_i0_i332.REGSET = "SET";
    defparam temp_buffer_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i331 (.D(\temp_array[11] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[331]));
    defparam temp_buffer_i0_i331.REGSET = "SET";
    defparam temp_buffer_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i330 (.D(\temp_array[11] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[330]));
    defparam temp_buffer_i0_i330.REGSET = "SET";
    defparam temp_buffer_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i329 (.D(\temp_array[11] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[329]));
    defparam temp_buffer_i0_i329.REGSET = "SET";
    defparam temp_buffer_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i328 (.D(\temp_array[11] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[328]));
    defparam temp_buffer_i0_i328.REGSET = "SET";
    defparam temp_buffer_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i327 (.D(\temp_array[11] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[327]));
    defparam temp_buffer_i0_i327.REGSET = "SET";
    defparam temp_buffer_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i326 (.D(\temp_array[11] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[326]));
    defparam temp_buffer_i0_i326.REGSET = "SET";
    defparam temp_buffer_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i325 (.D(\temp_array[11] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[325]));
    defparam temp_buffer_i0_i325.REGSET = "SET";
    defparam temp_buffer_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [11]));
    defparam \temp_array[4]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i324 (.D(\temp_array[11] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[324]));
    defparam temp_buffer_i0_i324.REGSET = "SET";
    defparam temp_buffer_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i323 (.D(\temp_array[11] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[323]));
    defparam temp_buffer_i0_i323.REGSET = "SET";
    defparam temp_buffer_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i322 (.D(\temp_array[11] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[322]));
    defparam temp_buffer_i0_i322.REGSET = "SET";
    defparam temp_buffer_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [8]));
    defparam \temp_array[8]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i321 (.D(\temp_array[11] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[321]));
    defparam temp_buffer_i0_i321.REGSET = "SET";
    defparam temp_buffer_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [9]));
    defparam \temp_array[8]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i9 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(375[9],411[16])" *) FD1P3XZ state_i0_i1 (.D(n17705), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net_2), .Q(state[1]));
    defparam state_i0_i1.REGSET = "RESET";
    defparam state_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i320 (.D(\temp_array[11] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[320]));
    defparam temp_buffer_i0_i320.REGSET = "SET";
    defparam temp_buffer_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i319 (.D(\temp_array[12] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[319]));
    defparam temp_buffer_i0_i319.REGSET = "SET";
    defparam temp_buffer_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i318 (.D(\temp_array[12] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[318]));
    defparam temp_buffer_i0_i318.REGSET = "SET";
    defparam temp_buffer_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i317 (.D(\temp_array[12] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[317]));
    defparam temp_buffer_i0_i317.REGSET = "SET";
    defparam temp_buffer_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i316 (.D(\temp_array[12] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[316]));
    defparam temp_buffer_i0_i316.REGSET = "SET";
    defparam temp_buffer_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i315 (.D(\temp_array[12] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[315]));
    defparam temp_buffer_i0_i315.REGSET = "SET";
    defparam temp_buffer_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i314 (.D(\temp_array[12] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[314]));
    defparam temp_buffer_i0_i314.REGSET = "SET";
    defparam temp_buffer_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i313 (.D(\temp_array[12] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[313]));
    defparam temp_buffer_i0_i313.REGSET = "SET";
    defparam temp_buffer_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i312 (.D(\temp_array[12] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[312]));
    defparam temp_buffer_i0_i312.REGSET = "SET";
    defparam temp_buffer_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i311 (.D(\temp_array[12] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[311]));
    defparam temp_buffer_i0_i311.REGSET = "SET";
    defparam temp_buffer_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i310 (.D(\temp_array[12] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[310]));
    defparam temp_buffer_i0_i310.REGSET = "SET";
    defparam temp_buffer_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i309 (.D(\temp_array[12] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[309]));
    defparam temp_buffer_i0_i309.REGSET = "SET";
    defparam temp_buffer_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i308 (.D(\temp_array[12] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[308]));
    defparam temp_buffer_i0_i308.REGSET = "SET";
    defparam temp_buffer_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i307 (.D(\temp_array[12] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[307]));
    defparam temp_buffer_i0_i307.REGSET = "SET";
    defparam temp_buffer_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i306 (.D(\temp_array[12] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[306]));
    defparam temp_buffer_i0_i306.REGSET = "SET";
    defparam temp_buffer_i0_i306.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5882_2_lut (.A(n133_adj_2582[13]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[13]));
    defparam i5882_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i305 (.D(\temp_array[12] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[305]));
    defparam temp_buffer_i0_i305.REGSET = "SET";
    defparam temp_buffer_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i304 (.D(\temp_array[12] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[304]));
    defparam temp_buffer_i0_i304.REGSET = "SET";
    defparam temp_buffer_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i303 (.D(\temp_array[13] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[303]));
    defparam temp_buffer_i0_i303.REGSET = "SET";
    defparam temp_buffer_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i302 (.D(\temp_array[13] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[302]));
    defparam temp_buffer_i0_i302.REGSET = "SET";
    defparam temp_buffer_i0_i302.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5881_2_lut (.A(n133_adj_2582[12]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[12]));
    defparam i5881_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i301 (.D(\temp_array[13] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[301]));
    defparam temp_buffer_i0_i301.REGSET = "SET";
    defparam temp_buffer_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i300 (.D(\temp_array[13] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[300]));
    defparam temp_buffer_i0_i300.REGSET = "SET";
    defparam temp_buffer_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i299 (.D(\temp_array[13] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[299]));
    defparam temp_buffer_i0_i299.REGSET = "SET";
    defparam temp_buffer_i0_i299.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5880_2_lut (.A(n133_adj_2582[11]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[11]));
    defparam i5880_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i298 (.D(\temp_array[13] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[298]));
    defparam temp_buffer_i0_i298.REGSET = "SET";
    defparam temp_buffer_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i297 (.D(\temp_array[13] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[297]));
    defparam temp_buffer_i0_i297.REGSET = "SET";
    defparam temp_buffer_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i296 (.D(\temp_array[13] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[296]));
    defparam temp_buffer_i0_i296.REGSET = "SET";
    defparam temp_buffer_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i295 (.D(\temp_array[13] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[295]));
    defparam temp_buffer_i0_i295.REGSET = "SET";
    defparam temp_buffer_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i294 (.D(\temp_array[13] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[294]));
    defparam temp_buffer_i0_i294.REGSET = "SET";
    defparam temp_buffer_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i293 (.D(\temp_array[13] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[293]));
    defparam temp_buffer_i0_i293.REGSET = "SET";
    defparam temp_buffer_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i292 (.D(\temp_array[13] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[292]));
    defparam temp_buffer_i0_i292.REGSET = "SET";
    defparam temp_buffer_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i291 (.D(\temp_array[13] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[291]));
    defparam temp_buffer_i0_i291.REGSET = "SET";
    defparam temp_buffer_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i290 (.D(\temp_array[13] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[290]));
    defparam temp_buffer_i0_i290.REGSET = "SET";
    defparam temp_buffer_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i289 (.D(\temp_array[13] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[289]));
    defparam temp_buffer_i0_i289.REGSET = "SET";
    defparam temp_buffer_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i288 (.D(\temp_array[13] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[288]));
    defparam temp_buffer_i0_i288.REGSET = "SET";
    defparam temp_buffer_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i287 (.D(\temp_array[14] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[287]));
    defparam temp_buffer_i0_i287.REGSET = "SET";
    defparam temp_buffer_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [10]));
    defparam \temp_array[4]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i286 (.D(\temp_array[14] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[286]));
    defparam temp_buffer_i0_i286.REGSET = "SET";
    defparam temp_buffer_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i285 (.D(\temp_array[14] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[285]));
    defparam temp_buffer_i0_i285.REGSET = "SET";
    defparam temp_buffer_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [9]));
    defparam \temp_array[4]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i284 (.D(\temp_array[14] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[284]));
    defparam temp_buffer_i0_i284.REGSET = "SET";
    defparam temp_buffer_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i283 (.D(\temp_array[14] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[283]));
    defparam temp_buffer_i0_i283.REGSET = "SET";
    defparam temp_buffer_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i282 (.D(\temp_array[14] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[282]));
    defparam temp_buffer_i0_i282.REGSET = "SET";
    defparam temp_buffer_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i281 (.D(\temp_array[14] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[281]));
    defparam temp_buffer_i0_i281.REGSET = "SET";
    defparam temp_buffer_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i280 (.D(\temp_array[14] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[280]));
    defparam temp_buffer_i0_i280.REGSET = "SET";
    defparam temp_buffer_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i279 (.D(\temp_array[14] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[279]));
    defparam temp_buffer_i0_i279.REGSET = "SET";
    defparam temp_buffer_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i278 (.D(\temp_array[14] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[278]));
    defparam temp_buffer_i0_i278.REGSET = "SET";
    defparam temp_buffer_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i277 (.D(\temp_array[14] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[277]));
    defparam temp_buffer_i0_i277.REGSET = "SET";
    defparam temp_buffer_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [10]));
    defparam \temp_array[8]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i276 (.D(\temp_array[14] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[276]));
    defparam temp_buffer_i0_i276.REGSET = "SET";
    defparam temp_buffer_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i275 (.D(\temp_array[14] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[275]));
    defparam temp_buffer_i0_i275.REGSET = "SET";
    defparam temp_buffer_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [11]));
    defparam \temp_array[8]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i274 (.D(\temp_array[14] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[274]));
    defparam temp_buffer_i0_i274.REGSET = "SET";
    defparam temp_buffer_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i273 (.D(\temp_array[14] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[273]));
    defparam temp_buffer_i0_i273.REGSET = "SET";
    defparam temp_buffer_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i272 (.D(\temp_array[14] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[272]));
    defparam temp_buffer_i0_i272.REGSET = "SET";
    defparam temp_buffer_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [12]));
    defparam \temp_array[8]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i271 (.D(\temp_array[15] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[271]));
    defparam temp_buffer_i0_i271.REGSET = "SET";
    defparam temp_buffer_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i270 (.D(\temp_array[15] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[270]));
    defparam temp_buffer_i0_i270.REGSET = "SET";
    defparam temp_buffer_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i269 (.D(\temp_array[15] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[269]));
    defparam temp_buffer_i0_i269.REGSET = "SET";
    defparam temp_buffer_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i268 (.D(\temp_array[15] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[268]));
    defparam temp_buffer_i0_i268.REGSET = "SET";
    defparam temp_buffer_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i267 (.D(\temp_array[15] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[267]));
    defparam temp_buffer_i0_i267.REGSET = "SET";
    defparam temp_buffer_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i266 (.D(\temp_array[15] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[266]));
    defparam temp_buffer_i0_i266.REGSET = "SET";
    defparam temp_buffer_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i265 (.D(\temp_array[15] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[265]));
    defparam temp_buffer_i0_i265.REGSET = "SET";
    defparam temp_buffer_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i264 (.D(\temp_array[15] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[264]));
    defparam temp_buffer_i0_i264.REGSET = "SET";
    defparam temp_buffer_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i263 (.D(\temp_array[15] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[263]));
    defparam temp_buffer_i0_i263.REGSET = "SET";
    defparam temp_buffer_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i262 (.D(\temp_array[15] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[262]));
    defparam temp_buffer_i0_i262.REGSET = "SET";
    defparam temp_buffer_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i261 (.D(\temp_array[15] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[261]));
    defparam temp_buffer_i0_i261.REGSET = "SET";
    defparam temp_buffer_i0_i261.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5879_2_lut (.A(n133_adj_2582[10]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[10]));
    defparam i5879_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i260 (.D(\temp_array[15] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[260]));
    defparam temp_buffer_i0_i260.REGSET = "SET";
    defparam temp_buffer_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i259 (.D(\temp_array[15] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[259]));
    defparam temp_buffer_i0_i259.REGSET = "SET";
    defparam temp_buffer_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [13]));
    defparam \temp_array[8]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i258 (.D(\temp_array[15] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[258]));
    defparam temp_buffer_i0_i258.REGSET = "SET";
    defparam temp_buffer_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i257 (.D(\temp_array[15] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[257]));
    defparam temp_buffer_i0_i257.REGSET = "SET";
    defparam temp_buffer_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i256 (.D(\temp_array[15] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[256]));
    defparam temp_buffer_i0_i256.REGSET = "SET";
    defparam temp_buffer_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [8]));
    defparam \temp_array[4]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [14]));
    defparam \temp_array[8]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i255 (.D(\temp_array[16] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[255]));
    defparam temp_buffer_i0_i255.REGSET = "SET";
    defparam temp_buffer_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i254 (.D(\temp_array[16] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[254]));
    defparam temp_buffer_i0_i254.REGSET = "SET";
    defparam temp_buffer_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i253 (.D(\temp_array[16] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[253]));
    defparam temp_buffer_i0_i253.REGSET = "SET";
    defparam temp_buffer_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[8]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7453), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[8] [15]));
    defparam \temp_array[8]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [1]));
    defparam \temp_array[9]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [2]));
    defparam \temp_array[9]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i252 (.D(\temp_array[16] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[252]));
    defparam temp_buffer_i0_i252.REGSET = "SET";
    defparam temp_buffer_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i251 (.D(\temp_array[16] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[251]));
    defparam temp_buffer_i0_i251.REGSET = "SET";
    defparam temp_buffer_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i250 (.D(\temp_array[16] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[250]));
    defparam temp_buffer_i0_i250.REGSET = "SET";
    defparam temp_buffer_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i249 (.D(\temp_array[16] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[249]));
    defparam temp_buffer_i0_i249.REGSET = "SET";
    defparam temp_buffer_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i248 (.D(\temp_array[16] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[248]));
    defparam temp_buffer_i0_i248.REGSET = "SET";
    defparam temp_buffer_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i247 (.D(\temp_array[16] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[247]));
    defparam temp_buffer_i0_i247.REGSET = "SET";
    defparam temp_buffer_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i246 (.D(\temp_array[16] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[246]));
    defparam temp_buffer_i0_i246.REGSET = "SET";
    defparam temp_buffer_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i245 (.D(\temp_array[16] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[245]));
    defparam temp_buffer_i0_i245.REGSET = "SET";
    defparam temp_buffer_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [3]));
    defparam \temp_array[9]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [4]));
    defparam \temp_array[9]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [5]));
    defparam \temp_array[9]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i244 (.D(\temp_array[16] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[244]));
    defparam temp_buffer_i0_i244.REGSET = "SET";
    defparam temp_buffer_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i243 (.D(\temp_array[16] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[243]));
    defparam temp_buffer_i0_i243.REGSET = "SET";
    defparam temp_buffer_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i242 (.D(\temp_array[16] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[242]));
    defparam temp_buffer_i0_i242.REGSET = "SET";
    defparam temp_buffer_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i241 (.D(\temp_array[16] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[241]));
    defparam temp_buffer_i0_i241.REGSET = "SET";
    defparam temp_buffer_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i240 (.D(\temp_array[16] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[240]));
    defparam temp_buffer_i0_i240.REGSET = "SET";
    defparam temp_buffer_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i239 (.D(\temp_array[17] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[239]));
    defparam temp_buffer_i0_i239.REGSET = "SET";
    defparam temp_buffer_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i238 (.D(\temp_array[17] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[238]));
    defparam temp_buffer_i0_i238.REGSET = "SET";
    defparam temp_buffer_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i237 (.D(\temp_array[17] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[237]));
    defparam temp_buffer_i0_i237.REGSET = "SET";
    defparam temp_buffer_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [6]));
    defparam \temp_array[9]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i236 (.D(\temp_array[17] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[236]));
    defparam temp_buffer_i0_i236.REGSET = "SET";
    defparam temp_buffer_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i235 (.D(\temp_array[17] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[235]));
    defparam temp_buffer_i0_i235.REGSET = "SET";
    defparam temp_buffer_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i234 (.D(\temp_array[17] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[234]));
    defparam temp_buffer_i0_i234.REGSET = "SET";
    defparam temp_buffer_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i233 (.D(\temp_array[17] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[233]));
    defparam temp_buffer_i0_i233.REGSET = "SET";
    defparam temp_buffer_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i232 (.D(\temp_array[17] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[232]));
    defparam temp_buffer_i0_i232.REGSET = "SET";
    defparam temp_buffer_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [7]));
    defparam \temp_array[4]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i231 (.D(\temp_array[17] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[231]));
    defparam temp_buffer_i0_i231.REGSET = "SET";
    defparam temp_buffer_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i230 (.D(\temp_array[17] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[230]));
    defparam temp_buffer_i0_i230.REGSET = "SET";
    defparam temp_buffer_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i229 (.D(\temp_array[17] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[229]));
    defparam temp_buffer_i0_i229.REGSET = "SET";
    defparam temp_buffer_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i228 (.D(\temp_array[17] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[228]));
    defparam temp_buffer_i0_i228.REGSET = "SET";
    defparam temp_buffer_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [7]));
    defparam \temp_array[9]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i227 (.D(\temp_array[17] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[227]));
    defparam temp_buffer_i0_i227.REGSET = "SET";
    defparam temp_buffer_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i226 (.D(\temp_array[17] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[226]));
    defparam temp_buffer_i0_i226.REGSET = "SET";
    defparam temp_buffer_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i225 (.D(\temp_array[17] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[225]));
    defparam temp_buffer_i0_i225.REGSET = "SET";
    defparam temp_buffer_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [8]));
    defparam \temp_array[9]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [9]));
    defparam \temp_array[9]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i224 (.D(\temp_array[17] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[224]));
    defparam temp_buffer_i0_i224.REGSET = "SET";
    defparam temp_buffer_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i223 (.D(\temp_array[18] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[223]));
    defparam temp_buffer_i0_i223.REGSET = "SET";
    defparam temp_buffer_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i222 (.D(\temp_array[18] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[222]));
    defparam temp_buffer_i0_i222.REGSET = "SET";
    defparam temp_buffer_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i221 (.D(\temp_array[18] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[221]));
    defparam temp_buffer_i0_i221.REGSET = "SET";
    defparam temp_buffer_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i220 (.D(\temp_array[18] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[220]));
    defparam temp_buffer_i0_i220.REGSET = "SET";
    defparam temp_buffer_i0_i220.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5878_2_lut (.A(n133_adj_2582[9]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[9]));
    defparam i5878_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i219 (.D(\temp_array[18] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[219]));
    defparam temp_buffer_i0_i219.REGSET = "SET";
    defparam temp_buffer_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i218 (.D(\temp_array[18] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[218]));
    defparam temp_buffer_i0_i218.REGSET = "SET";
    defparam temp_buffer_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i217 (.D(\temp_array[18] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[217]));
    defparam temp_buffer_i0_i217.REGSET = "SET";
    defparam temp_buffer_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i216 (.D(\temp_array[18] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[216]));
    defparam temp_buffer_i0_i216.REGSET = "SET";
    defparam temp_buffer_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i215 (.D(\temp_array[18] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[215]));
    defparam temp_buffer_i0_i215.REGSET = "SET";
    defparam temp_buffer_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [10]));
    defparam \temp_array[9]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i214 (.D(\temp_array[18] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[214]));
    defparam temp_buffer_i0_i214.REGSET = "SET";
    defparam temp_buffer_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i213 (.D(\temp_array[18] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[213]));
    defparam temp_buffer_i0_i213.REGSET = "SET";
    defparam temp_buffer_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [11]));
    defparam \temp_array[9]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i212 (.D(\temp_array[18] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[212]));
    defparam temp_buffer_i0_i212.REGSET = "SET";
    defparam temp_buffer_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [6]));
    defparam \temp_array[4]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i211 (.D(\temp_array[18] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[211]));
    defparam temp_buffer_i0_i211.REGSET = "SET";
    defparam temp_buffer_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [12]));
    defparam \temp_array[9]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i210 (.D(\temp_array[18] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[210]));
    defparam temp_buffer_i0_i210.REGSET = "SET";
    defparam temp_buffer_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i209 (.D(\temp_array[18] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[209]));
    defparam temp_buffer_i0_i209.REGSET = "SET";
    defparam temp_buffer_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [13]));
    defparam \temp_array[9]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i13 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5877_2_lut (.A(n133_adj_2582[8]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[8]));
    defparam i5877_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i208 (.D(\temp_array[18] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[208]));
    defparam temp_buffer_i0_i208.REGSET = "SET";
    defparam temp_buffer_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i207 (.D(\temp_array[19] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[207]));
    defparam temp_buffer_i0_i207.REGSET = "SET";
    defparam temp_buffer_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i206 (.D(\temp_array[19] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[206]));
    defparam temp_buffer_i0_i206.REGSET = "SET";
    defparam temp_buffer_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i205 (.D(\temp_array[19] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[205]));
    defparam temp_buffer_i0_i205.REGSET = "SET";
    defparam temp_buffer_i0_i205.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5804_2_lut (.A(NUM_DATA[25]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[25]));
    defparam i5804_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i204 (.D(\temp_array[19] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[204]));
    defparam temp_buffer_i0_i204.REGSET = "SET";
    defparam temp_buffer_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i203 (.D(\temp_array[19] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[203]));
    defparam temp_buffer_i0_i203.REGSET = "SET";
    defparam temp_buffer_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i202 (.D(\temp_array[19] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[202]));
    defparam temp_buffer_i0_i202.REGSET = "SET";
    defparam temp_buffer_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i201 (.D(\temp_array[19] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[201]));
    defparam temp_buffer_i0_i201.REGSET = "SET";
    defparam temp_buffer_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i200 (.D(\temp_array[19] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[200]));
    defparam temp_buffer_i0_i200.REGSET = "SET";
    defparam temp_buffer_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i199 (.D(\temp_array[19] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[199]));
    defparam temp_buffer_i0_i199.REGSET = "SET";
    defparam temp_buffer_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i198 (.D(\temp_array[19] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[198]));
    defparam temp_buffer_i0_i198.REGSET = "SET";
    defparam temp_buffer_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i197 (.D(\temp_array[19] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[197]));
    defparam temp_buffer_i0_i197.REGSET = "SET";
    defparam temp_buffer_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i196 (.D(\temp_array[19] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[196]));
    defparam temp_buffer_i0_i196.REGSET = "SET";
    defparam temp_buffer_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i195 (.D(\temp_array[19] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[195]));
    defparam temp_buffer_i0_i195.REGSET = "SET";
    defparam temp_buffer_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i194 (.D(\temp_array[19] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[194]));
    defparam temp_buffer_i0_i194.REGSET = "SET";
    defparam temp_buffer_i0_i194.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5876_2_lut (.A(n133_adj_2582[7]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[7]));
    defparam i5876_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i193 (.D(\temp_array[19] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[193]));
    defparam temp_buffer_i0_i193.REGSET = "SET";
    defparam temp_buffer_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i192 (.D(\temp_array[19] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[192]));
    defparam temp_buffer_i0_i192.REGSET = "SET";
    defparam temp_buffer_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i191 (.D(\temp_array[20] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[191]));
    defparam temp_buffer_i0_i191.REGSET = "SET";
    defparam temp_buffer_i0_i191.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5875_2_lut (.A(n133_adj_2582[6]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[6]));
    defparam i5875_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i190 (.D(\temp_array[20] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[190]));
    defparam temp_buffer_i0_i190.REGSET = "SET";
    defparam temp_buffer_i0_i190.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5874_2_lut (.A(n133_adj_2582[5]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[5]));
    defparam i5874_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5873_2_lut (.A(n133_adj_2582[4]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[4]));
    defparam i5873_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i189 (.D(\temp_array[20] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[189]));
    defparam temp_buffer_i0_i189.REGSET = "SET";
    defparam temp_buffer_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i188 (.D(\temp_array[20] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[188]));
    defparam temp_buffer_i0_i188.REGSET = "SET";
    defparam temp_buffer_i0_i188.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5872_2_lut (.A(n133_adj_2582[3]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[3]));
    defparam i5872_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i187 (.D(\temp_array[20] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[187]));
    defparam temp_buffer_i0_i187.REGSET = "SET";
    defparam temp_buffer_i0_i187.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5805_2_lut (.A(NUM_DATA[24]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[24]));
    defparam i5805_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i186 (.D(\temp_array[20] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[186]));
    defparam temp_buffer_i0_i186.REGSET = "SET";
    defparam temp_buffer_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i185 (.D(\temp_array[20] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[185]));
    defparam temp_buffer_i0_i185.REGSET = "SET";
    defparam temp_buffer_i0_i185.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i34_3_lut (.A(n32), 
            .B(NUM_DATA[16]), .C(stm32_counter[16]), .Z(n34));
    defparam LessThan_10_i34_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i184 (.D(\temp_array[20] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[184]));
    defparam temp_buffer_i0_i184.REGSET = "SET";
    defparam temp_buffer_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i183 (.D(\temp_array[20] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[183]));
    defparam temp_buffer_i0_i183.REGSET = "SET";
    defparam temp_buffer_i0_i183.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5871_2_lut (.A(n133_adj_2582[2]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[2]));
    defparam i5871_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i182 (.D(\temp_array[20] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[182]));
    defparam temp_buffer_i0_i182.REGSET = "SET";
    defparam temp_buffer_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [14]));
    defparam \temp_array[9]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[9]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7329), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[9] [15]));
    defparam \temp_array[9]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [1]));
    defparam \temp_array[10]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [2]));
    defparam \temp_array[10]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [3]));
    defparam \temp_array[10]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [4]));
    defparam \temp_array[10]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [5]));
    defparam \temp_array[10]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [6]));
    defparam \temp_array[10]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i181 (.D(\temp_array[20] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[181]));
    defparam temp_buffer_i0_i181.REGSET = "SET";
    defparam temp_buffer_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i180 (.D(\temp_array[20] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[180]));
    defparam temp_buffer_i0_i180.REGSET = "SET";
    defparam temp_buffer_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i179 (.D(\temp_array[20] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[179]));
    defparam temp_buffer_i0_i179.REGSET = "SET";
    defparam temp_buffer_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i178 (.D(\temp_array[20] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[178]));
    defparam temp_buffer_i0_i178.REGSET = "SET";
    defparam temp_buffer_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i177 (.D(\temp_array[20] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[177]));
    defparam temp_buffer_i0_i177.REGSET = "SET";
    defparam temp_buffer_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i176 (.D(\temp_array[20] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[176]));
    defparam temp_buffer_i0_i176.REGSET = "SET";
    defparam temp_buffer_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i175 (.D(\temp_array[21] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[175]));
    defparam temp_buffer_i0_i175.REGSET = "SET";
    defparam temp_buffer_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i174 (.D(\temp_array[21] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[174]));
    defparam temp_buffer_i0_i174.REGSET = "SET";
    defparam temp_buffer_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [7]));
    defparam \temp_array[10]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i173 (.D(\temp_array[21] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[173]));
    defparam temp_buffer_i0_i173.REGSET = "SET";
    defparam temp_buffer_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i172 (.D(\temp_array[21] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[172]));
    defparam temp_buffer_i0_i172.REGSET = "SET";
    defparam temp_buffer_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [8]));
    defparam \temp_array[10]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i171 (.D(\temp_array[21] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[171]));
    defparam temp_buffer_i0_i171.REGSET = "SET";
    defparam temp_buffer_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [9]));
    defparam \temp_array[10]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i170 (.D(\temp_array[21] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[170]));
    defparam temp_buffer_i0_i170.REGSET = "SET";
    defparam temp_buffer_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i169 (.D(\temp_array[21] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[169]));
    defparam temp_buffer_i0_i169.REGSET = "SET";
    defparam temp_buffer_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i168 (.D(\temp_array[21] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[168]));
    defparam temp_buffer_i0_i168.REGSET = "SET";
    defparam temp_buffer_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i167 (.D(\temp_array[21] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[167]));
    defparam temp_buffer_i0_i167.REGSET = "SET";
    defparam temp_buffer_i0_i167.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(375[9],411[16])" *) FD1P3XZ state_i0_i0 (.D(n6_adj_2518), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(GND_net_2), .Q(state[0]));
    defparam state_i0_i0.REGSET = "RESET";
    defparam state_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i166 (.D(\temp_array[21] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[166]));
    defparam temp_buffer_i0_i166.REGSET = "SET";
    defparam temp_buffer_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i165 (.D(\temp_array[21] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[165]));
    defparam temp_buffer_i0_i165.REGSET = "SET";
    defparam temp_buffer_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i164 (.D(\temp_array[21] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[164]));
    defparam temp_buffer_i0_i164.REGSET = "SET";
    defparam temp_buffer_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i163 (.D(\temp_array[21] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[163]));
    defparam temp_buffer_i0_i163.REGSET = "SET";
    defparam temp_buffer_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i162 (.D(\temp_array[21] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[162]));
    defparam temp_buffer_i0_i162.REGSET = "SET";
    defparam temp_buffer_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i161 (.D(\temp_array[21] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[161]));
    defparam temp_buffer_i0_i161.REGSET = "SET";
    defparam temp_buffer_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i160 (.D(\temp_array[21] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[160]));
    defparam temp_buffer_i0_i160.REGSET = "SET";
    defparam temp_buffer_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i159 (.D(\temp_array[22] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[159]));
    defparam temp_buffer_i0_i159.REGSET = "SET";
    defparam temp_buffer_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i158 (.D(\temp_array[22] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[158]));
    defparam temp_buffer_i0_i158.REGSET = "SET";
    defparam temp_buffer_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i157 (.D(\temp_array[22] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[157]));
    defparam temp_buffer_i0_i157.REGSET = "SET";
    defparam temp_buffer_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i156 (.D(\temp_array[22] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[156]));
    defparam temp_buffer_i0_i156.REGSET = "SET";
    defparam temp_buffer_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i155 (.D(\temp_array[22] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[155]));
    defparam temp_buffer_i0_i155.REGSET = "SET";
    defparam temp_buffer_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i154 (.D(\temp_array[22] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[154]));
    defparam temp_buffer_i0_i154.REGSET = "SET";
    defparam temp_buffer_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i153 (.D(\temp_array[22] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[153]));
    defparam temp_buffer_i0_i153.REGSET = "SET";
    defparam temp_buffer_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i152 (.D(\temp_array[22] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[152]));
    defparam temp_buffer_i0_i152.REGSET = "SET";
    defparam temp_buffer_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i151 (.D(\temp_array[22] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[151]));
    defparam temp_buffer_i0_i151.REGSET = "SET";
    defparam temp_buffer_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i150 (.D(\temp_array[22] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[150]));
    defparam temp_buffer_i0_i150.REGSET = "SET";
    defparam temp_buffer_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i149 (.D(\temp_array[22] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[149]));
    defparam temp_buffer_i0_i149.REGSET = "SET";
    defparam temp_buffer_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i148 (.D(\temp_array[22] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[148]));
    defparam temp_buffer_i0_i148.REGSET = "SET";
    defparam temp_buffer_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i147 (.D(\temp_array[22] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[147]));
    defparam temp_buffer_i0_i147.REGSET = "SET";
    defparam temp_buffer_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i146 (.D(\temp_array[22] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[146]));
    defparam temp_buffer_i0_i146.REGSET = "SET";
    defparam temp_buffer_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i145 (.D(\temp_array[22] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[145]));
    defparam temp_buffer_i0_i145.REGSET = "SET";
    defparam temp_buffer_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i144 (.D(\temp_array[22] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[144]));
    defparam temp_buffer_i0_i144.REGSET = "SET";
    defparam temp_buffer_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i143 (.D(\temp_array[23] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[143]));
    defparam temp_buffer_i0_i143.REGSET = "SET";
    defparam temp_buffer_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i142 (.D(\temp_array[23] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[142]));
    defparam temp_buffer_i0_i142.REGSET = "SET";
    defparam temp_buffer_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i141 (.D(\temp_array[23] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[141]));
    defparam temp_buffer_i0_i141.REGSET = "SET";
    defparam temp_buffer_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i140 (.D(\temp_array[23] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[140]));
    defparam temp_buffer_i0_i140.REGSET = "SET";
    defparam temp_buffer_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i139 (.D(\temp_array[23] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[139]));
    defparam temp_buffer_i0_i139.REGSET = "SET";
    defparam temp_buffer_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i138 (.D(\temp_array[23] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[138]));
    defparam temp_buffer_i0_i138.REGSET = "SET";
    defparam temp_buffer_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i137 (.D(\temp_array[23] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[137]));
    defparam temp_buffer_i0_i137.REGSET = "SET";
    defparam temp_buffer_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i136 (.D(\temp_array[23] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[136]));
    defparam temp_buffer_i0_i136.REGSET = "SET";
    defparam temp_buffer_i0_i136.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5870_2_lut (.A(n133_adj_2582[1]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[1]));
    defparam i5870_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i135 (.D(\temp_array[23] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[135]));
    defparam temp_buffer_i0_i135.REGSET = "SET";
    defparam temp_buffer_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i134 (.D(\temp_array[23] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[134]));
    defparam temp_buffer_i0_i134.REGSET = "SET";
    defparam temp_buffer_i0_i134.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5806_2_lut (.A(NUM_DATA[23]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[23]));
    defparam i5806_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i133 (.D(\temp_array[23] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[133]));
    defparam temp_buffer_i0_i133.REGSET = "SET";
    defparam temp_buffer_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i132 (.D(\temp_array[23] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[132]));
    defparam temp_buffer_i0_i132.REGSET = "SET";
    defparam temp_buffer_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i131 (.D(\temp_array[23] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[131]));
    defparam temp_buffer_i0_i131.REGSET = "SET";
    defparam temp_buffer_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i130 (.D(\temp_array[23] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[130]));
    defparam temp_buffer_i0_i130.REGSET = "SET";
    defparam temp_buffer_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i129 (.D(\temp_array[23] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[129]));
    defparam temp_buffer_i0_i129.REGSET = "SET";
    defparam temp_buffer_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i128 (.D(\temp_array[23] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(temp_buffer[128]));
    defparam temp_buffer_i0_i128.REGSET = "SET";
    defparam temp_buffer_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i127 (.D(\temp_array[24] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[127]));
    defparam temp_buffer_i0_i127.REGSET = "SET";
    defparam temp_buffer_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i126 (.D(\temp_array[24] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[126]));
    defparam temp_buffer_i0_i126.REGSET = "SET";
    defparam temp_buffer_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i125 (.D(\temp_array[24] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[125]));
    defparam temp_buffer_i0_i125.REGSET = "SET";
    defparam temp_buffer_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i124 (.D(\temp_array[24] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[124]));
    defparam temp_buffer_i0_i124.REGSET = "SET";
    defparam temp_buffer_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i123 (.D(\temp_array[24] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[123]));
    defparam temp_buffer_i0_i123.REGSET = "SET";
    defparam temp_buffer_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i122 (.D(\temp_array[24] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[122]));
    defparam temp_buffer_i0_i122.REGSET = "SET";
    defparam temp_buffer_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i121 (.D(\temp_array[24] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[121]));
    defparam temp_buffer_i0_i121.REGSET = "SET";
    defparam temp_buffer_i0_i121.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5807_2_lut (.A(NUM_DATA[22]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[22]));
    defparam i5807_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i120 (.D(\temp_array[24] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[120]));
    defparam temp_buffer_i0_i120.REGSET = "SET";
    defparam temp_buffer_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i119 (.D(\temp_array[24] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[119]));
    defparam temp_buffer_i0_i119.REGSET = "SET";
    defparam temp_buffer_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i118 (.D(\temp_array[24] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[118]));
    defparam temp_buffer_i0_i118.REGSET = "SET";
    defparam temp_buffer_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i117 (.D(\temp_array[24] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[117]));
    defparam temp_buffer_i0_i117.REGSET = "SET";
    defparam temp_buffer_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i116 (.D(\temp_array[24] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[116]));
    defparam temp_buffer_i0_i116.REGSET = "SET";
    defparam temp_buffer_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i115 (.D(\temp_array[24] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[115]));
    defparam temp_buffer_i0_i115.REGSET = "SET";
    defparam temp_buffer_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i114 (.D(\temp_array[24] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[114]));
    defparam temp_buffer_i0_i114.REGSET = "SET";
    defparam temp_buffer_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i113 (.D(\temp_array[24] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[113]));
    defparam temp_buffer_i0_i113.REGSET = "SET";
    defparam temp_buffer_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i112 (.D(\temp_array[24] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[112]));
    defparam temp_buffer_i0_i112.REGSET = "SET";
    defparam temp_buffer_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i111 (.D(\temp_array[25] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[111]));
    defparam temp_buffer_i0_i111.REGSET = "SET";
    defparam temp_buffer_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i110 (.D(\temp_array[25] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[110]));
    defparam temp_buffer_i0_i110.REGSET = "SET";
    defparam temp_buffer_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i109 (.D(\temp_array[25] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[109]));
    defparam temp_buffer_i0_i109.REGSET = "SET";
    defparam temp_buffer_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i108 (.D(\temp_array[25] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[108]));
    defparam temp_buffer_i0_i108.REGSET = "SET";
    defparam temp_buffer_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i107 (.D(\temp_array[25] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[107]));
    defparam temp_buffer_i0_i107.REGSET = "SET";
    defparam temp_buffer_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i106 (.D(\temp_array[25] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[106]));
    defparam temp_buffer_i0_i106.REGSET = "SET";
    defparam temp_buffer_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i105 (.D(\temp_array[25] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[105]));
    defparam temp_buffer_i0_i105.REGSET = "SET";
    defparam temp_buffer_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i104 (.D(\temp_array[25] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[104]));
    defparam temp_buffer_i0_i104.REGSET = "SET";
    defparam temp_buffer_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i103 (.D(\temp_array[25] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[103]));
    defparam temp_buffer_i0_i103.REGSET = "SET";
    defparam temp_buffer_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i102 (.D(\temp_array[25] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[102]));
    defparam temp_buffer_i0_i102.REGSET = "SET";
    defparam temp_buffer_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i101 (.D(\temp_array[25] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[101]));
    defparam temp_buffer_i0_i101.REGSET = "SET";
    defparam temp_buffer_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i100 (.D(\temp_array[25] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[100]));
    defparam temp_buffer_i0_i100.REGSET = "SET";
    defparam temp_buffer_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i99 (.D(\temp_array[25] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[99]));
    defparam temp_buffer_i0_i99.REGSET = "SET";
    defparam temp_buffer_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i98 (.D(\temp_array[25] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[98]));
    defparam temp_buffer_i0_i98.REGSET = "SET";
    defparam temp_buffer_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i97 (.D(\temp_array[25] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[97]));
    defparam temp_buffer_i0_i97.REGSET = "SET";
    defparam temp_buffer_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i96 (.D(\temp_array[25] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[96]));
    defparam temp_buffer_i0_i96.REGSET = "SET";
    defparam temp_buffer_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i95 (.D(\temp_array[26] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[95]));
    defparam temp_buffer_i0_i95.REGSET = "SET";
    defparam temp_buffer_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i94 (.D(\temp_array[26] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[94]));
    defparam temp_buffer_i0_i94.REGSET = "SET";
    defparam temp_buffer_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i93 (.D(\temp_array[26] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[93]));
    defparam temp_buffer_i0_i93.REGSET = "SET";
    defparam temp_buffer_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i92 (.D(\temp_array[26] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[92]));
    defparam temp_buffer_i0_i92.REGSET = "SET";
    defparam temp_buffer_i0_i92.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5808_2_lut (.A(NUM_DATA[21]), 
            .B(w_reset), .Z(NUM_DATA[21]));
    defparam i5808_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i91 (.D(\temp_array[26] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[91]));
    defparam temp_buffer_i0_i91.REGSET = "SET";
    defparam temp_buffer_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i90 (.D(\temp_array[26] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[90]));
    defparam temp_buffer_i0_i90.REGSET = "SET";
    defparam temp_buffer_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i89 (.D(\temp_array[26] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[89]));
    defparam temp_buffer_i0_i89.REGSET = "SET";
    defparam temp_buffer_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i88 (.D(\temp_array[26] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[88]));
    defparam temp_buffer_i0_i88.REGSET = "SET";
    defparam temp_buffer_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i87 (.D(\temp_array[26] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[87]));
    defparam temp_buffer_i0_i87.REGSET = "SET";
    defparam temp_buffer_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i86 (.D(\temp_array[26] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[86]));
    defparam temp_buffer_i0_i86.REGSET = "SET";
    defparam temp_buffer_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i85 (.D(\temp_array[26] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[85]));
    defparam temp_buffer_i0_i85.REGSET = "SET";
    defparam temp_buffer_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i84 (.D(\temp_array[26] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[84]));
    defparam temp_buffer_i0_i84.REGSET = "SET";
    defparam temp_buffer_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i83 (.D(\temp_array[26] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[83]));
    defparam temp_buffer_i0_i83.REGSET = "SET";
    defparam temp_buffer_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i82 (.D(\temp_array[26] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[82]));
    defparam temp_buffer_i0_i82.REGSET = "SET";
    defparam temp_buffer_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i81 (.D(\temp_array[26] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[81]));
    defparam temp_buffer_i0_i81.REGSET = "SET";
    defparam temp_buffer_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i80 (.D(\temp_array[26] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[80]));
    defparam temp_buffer_i0_i80.REGSET = "SET";
    defparam temp_buffer_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i79 (.D(\temp_array[27] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[79]));
    defparam temp_buffer_i0_i79.REGSET = "SET";
    defparam temp_buffer_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i78 (.D(\temp_array[27] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[78]));
    defparam temp_buffer_i0_i78.REGSET = "SET";
    defparam temp_buffer_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i77 (.D(\temp_array[27] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[77]));
    defparam temp_buffer_i0_i77.REGSET = "SET";
    defparam temp_buffer_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i76 (.D(\temp_array[27] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[76]));
    defparam temp_buffer_i0_i76.REGSET = "SET";
    defparam temp_buffer_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i75 (.D(\temp_array[27] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[75]));
    defparam temp_buffer_i0_i75.REGSET = "SET";
    defparam temp_buffer_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i74 (.D(\temp_array[27] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[74]));
    defparam temp_buffer_i0_i74.REGSET = "SET";
    defparam temp_buffer_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i73 (.D(\temp_array[27] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[73]));
    defparam temp_buffer_i0_i73.REGSET = "SET";
    defparam temp_buffer_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i72 (.D(\temp_array[27] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[72]));
    defparam temp_buffer_i0_i72.REGSET = "SET";
    defparam temp_buffer_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i71 (.D(\temp_array[27] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[71]));
    defparam temp_buffer_i0_i71.REGSET = "SET";
    defparam temp_buffer_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i70 (.D(\temp_array[27] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[70]));
    defparam temp_buffer_i0_i70.REGSET = "SET";
    defparam temp_buffer_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i69 (.D(\temp_array[27] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[69]));
    defparam temp_buffer_i0_i69.REGSET = "SET";
    defparam temp_buffer_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i68 (.D(\temp_array[27] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[68]));
    defparam temp_buffer_i0_i68.REGSET = "SET";
    defparam temp_buffer_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i67 (.D(\temp_array[27] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[67]));
    defparam temp_buffer_i0_i67.REGSET = "SET";
    defparam temp_buffer_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i66 (.D(\temp_array[27] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[66]));
    defparam temp_buffer_i0_i66.REGSET = "SET";
    defparam temp_buffer_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i65 (.D(\temp_array[27] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[65]));
    defparam temp_buffer_i0_i65.REGSET = "SET";
    defparam temp_buffer_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i64 (.D(\temp_array[27] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[64]));
    defparam temp_buffer_i0_i64.REGSET = "SET";
    defparam temp_buffer_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i63 (.D(\temp_array[28] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[63]));
    defparam temp_buffer_i0_i63.REGSET = "SET";
    defparam temp_buffer_i0_i63.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5809_2_lut (.A(NUM_DATA[20]), 
            .B(w_reset), .Z(NUM_DATA[20]));
    defparam i5809_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i62 (.D(\temp_array[28] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[62]));
    defparam temp_buffer_i0_i62.REGSET = "SET";
    defparam temp_buffer_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i61 (.D(\temp_array[28] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[61]));
    defparam temp_buffer_i0_i61.REGSET = "SET";
    defparam temp_buffer_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i60 (.D(\temp_array[28] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[60]));
    defparam temp_buffer_i0_i60.REGSET = "SET";
    defparam temp_buffer_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i59 (.D(\temp_array[28] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[59]));
    defparam temp_buffer_i0_i59.REGSET = "SET";
    defparam temp_buffer_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i58 (.D(\temp_array[28] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[58]));
    defparam temp_buffer_i0_i58.REGSET = "SET";
    defparam temp_buffer_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i57 (.D(\temp_array[28] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[57]));
    defparam temp_buffer_i0_i57.REGSET = "SET";
    defparam temp_buffer_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i56 (.D(\temp_array[28] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[56]));
    defparam temp_buffer_i0_i56.REGSET = "SET";
    defparam temp_buffer_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i55 (.D(\temp_array[28] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[55]));
    defparam temp_buffer_i0_i55.REGSET = "SET";
    defparam temp_buffer_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i54 (.D(\temp_array[28] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[54]));
    defparam temp_buffer_i0_i54.REGSET = "SET";
    defparam temp_buffer_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i53 (.D(\temp_array[28] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[53]));
    defparam temp_buffer_i0_i53.REGSET = "SET";
    defparam temp_buffer_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i52 (.D(\temp_array[28] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[52]));
    defparam temp_buffer_i0_i52.REGSET = "SET";
    defparam temp_buffer_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i51 (.D(\temp_array[28] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[51]));
    defparam temp_buffer_i0_i51.REGSET = "SET";
    defparam temp_buffer_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i50 (.D(\temp_array[28] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[50]));
    defparam temp_buffer_i0_i50.REGSET = "SET";
    defparam temp_buffer_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i49 (.D(\temp_array[28] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[49]));
    defparam temp_buffer_i0_i49.REGSET = "SET";
    defparam temp_buffer_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i48 (.D(\temp_array[28] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[48]));
    defparam temp_buffer_i0_i48.REGSET = "SET";
    defparam temp_buffer_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i47 (.D(\temp_array[29] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[47]));
    defparam temp_buffer_i0_i47.REGSET = "SET";
    defparam temp_buffer_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i46 (.D(\temp_array[29] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[46]));
    defparam temp_buffer_i0_i46.REGSET = "SET";
    defparam temp_buffer_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i45 (.D(\temp_array[29] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[45]));
    defparam temp_buffer_i0_i45.REGSET = "SET";
    defparam temp_buffer_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i44 (.D(\temp_array[29] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[44]));
    defparam temp_buffer_i0_i44.REGSET = "SET";
    defparam temp_buffer_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i43 (.D(\temp_array[29] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[43]));
    defparam temp_buffer_i0_i43.REGSET = "SET";
    defparam temp_buffer_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i42 (.D(\temp_array[29] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[42]));
    defparam temp_buffer_i0_i42.REGSET = "SET";
    defparam temp_buffer_i0_i42.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))" *) LUT4 i1_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[3]), .C(stm32_state[2]), .D(stm32_state[0]), 
            .Z(n4_adj_2521));
    defparam i1_4_lut.INIT = "0x3332";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i41 (.D(\temp_array[29] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[41]));
    defparam temp_buffer_i0_i41.REGSET = "SET";
    defparam temp_buffer_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i40 (.D(\temp_array[29] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[40]));
    defparam temp_buffer_i0_i40.REGSET = "SET";
    defparam temp_buffer_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i39 (.D(\temp_array[29] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[39]));
    defparam temp_buffer_i0_i39.REGSET = "SET";
    defparam temp_buffer_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i38 (.D(\temp_array[29] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[38]));
    defparam temp_buffer_i0_i38.REGSET = "SET";
    defparam temp_buffer_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i37 (.D(\temp_array[29] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[37]));
    defparam temp_buffer_i0_i37.REGSET = "SET";
    defparam temp_buffer_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i36 (.D(\temp_array[29] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[36]));
    defparam temp_buffer_i0_i36.REGSET = "SET";
    defparam temp_buffer_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i35 (.D(\temp_array[29] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[35]));
    defparam temp_buffer_i0_i35.REGSET = "SET";
    defparam temp_buffer_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i34 (.D(\temp_array[29] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[34]));
    defparam temp_buffer_i0_i34.REGSET = "SET";
    defparam temp_buffer_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i33 (.D(\temp_array[29] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[33]));
    defparam temp_buffer_i0_i33.REGSET = "SET";
    defparam temp_buffer_i0_i33.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5810_2_lut (.A(NUM_DATA[19]), 
            .B(w_reset), .Z(NUM_DATA[19]));
    defparam i5810_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i32 (.D(\temp_array[29] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[32]));
    defparam temp_buffer_i0_i32.REGSET = "SET";
    defparam temp_buffer_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i31 (.D(\temp_array[30] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[31]));
    defparam temp_buffer_i0_i31.REGSET = "SET";
    defparam temp_buffer_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i30 (.D(\temp_array[30] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[30]));
    defparam temp_buffer_i0_i30.REGSET = "SET";
    defparam temp_buffer_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i29 (.D(\temp_array[30] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[29]));
    defparam temp_buffer_i0_i29.REGSET = "SET";
    defparam temp_buffer_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i28 (.D(\temp_array[30] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[28]));
    defparam temp_buffer_i0_i28.REGSET = "SET";
    defparam temp_buffer_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i27 (.D(\temp_array[30] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[27]));
    defparam temp_buffer_i0_i27.REGSET = "SET";
    defparam temp_buffer_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i26 (.D(\temp_array[30] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[26]));
    defparam temp_buffer_i0_i26.REGSET = "SET";
    defparam temp_buffer_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i25 (.D(\temp_array[30] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[25]));
    defparam temp_buffer_i0_i25.REGSET = "SET";
    defparam temp_buffer_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i24 (.D(\temp_array[30] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[24]));
    defparam temp_buffer_i0_i24.REGSET = "SET";
    defparam temp_buffer_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i23 (.D(\temp_array[30] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[23]));
    defparam temp_buffer_i0_i23.REGSET = "SET";
    defparam temp_buffer_i0_i23.SRMODE = "ASYNC";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C))))" *) LUT4 i2_4_lut (.A(n1214), 
            .B(n4_adj_2521), .C(stm32_state[1]), .D(stm32_state[0]), .Z(n17273));
    defparam i2_4_lut.INIT = "0x4c0c";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i22 (.D(\temp_array[30] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[22]));
    defparam temp_buffer_i0_i22.REGSET = "SET";
    defparam temp_buffer_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i21 (.D(\temp_array[30] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[21]));
    defparam temp_buffer_i0_i21.REGSET = "SET";
    defparam temp_buffer_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i20 (.D(\temp_array[30] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[20]));
    defparam temp_buffer_i0_i20.REGSET = "SET";
    defparam temp_buffer_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i19 (.D(\temp_array[30] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[19]));
    defparam temp_buffer_i0_i19.REGSET = "SET";
    defparam temp_buffer_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i18 (.D(\temp_array[30] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[18]));
    defparam temp_buffer_i0_i18.REGSET = "SET";
    defparam temp_buffer_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i17 (.D(\temp_array[30] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[17]));
    defparam temp_buffer_i0_i17.REGSET = "SET";
    defparam temp_buffer_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i16 (.D(\temp_array[30] [0]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[16]));
    defparam temp_buffer_i0_i16.REGSET = "SET";
    defparam temp_buffer_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i15 (.D(\temp_array[31] [15]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[15]));
    defparam temp_buffer_i0_i15.REGSET = "SET";
    defparam temp_buffer_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i14 (.D(\temp_array[31] [14]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[14]));
    defparam temp_buffer_i0_i14.REGSET = "SET";
    defparam temp_buffer_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i13 (.D(\temp_array[31] [13]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[13]));
    defparam temp_buffer_i0_i13.REGSET = "SET";
    defparam temp_buffer_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i12 (.D(\temp_array[31] [12]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[12]));
    defparam temp_buffer_i0_i12.REGSET = "SET";
    defparam temp_buffer_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i11 (.D(\temp_array[31] [11]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[11]));
    defparam temp_buffer_i0_i11.REGSET = "SET";
    defparam temp_buffer_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i10 (.D(\temp_array[31] [10]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[10]));
    defparam temp_buffer_i0_i10.REGSET = "SET";
    defparam temp_buffer_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i9 (.D(\temp_array[31] [9]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[9]));
    defparam temp_buffer_i0_i9.REGSET = "SET";
    defparam temp_buffer_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i8 (.D(\temp_array[31] [8]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[8]));
    defparam temp_buffer_i0_i8.REGSET = "SET";
    defparam temp_buffer_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i7 (.D(\temp_array[31] [7]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[7]));
    defparam temp_buffer_i0_i7.REGSET = "SET";
    defparam temp_buffer_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i6 (.D(\temp_array[31] [6]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[6]));
    defparam temp_buffer_i0_i6.REGSET = "SET";
    defparam temp_buffer_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i5 (.D(\temp_array[31] [5]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[5]));
    defparam temp_buffer_i0_i5.REGSET = "SET";
    defparam temp_buffer_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i4 (.D(\temp_array[31] [4]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[4]));
    defparam temp_buffer_i0_i4.REGSET = "SET";
    defparam temp_buffer_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i3 (.D(\temp_array[31] [3]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[3]));
    defparam temp_buffer_i0_i3.REGSET = "SET";
    defparam temp_buffer_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i2 (.D(\temp_array[31] [2]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[2]));
    defparam temp_buffer_i0_i2.REGSET = "SET";
    defparam temp_buffer_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ temp_buffer_i0_i1 (.D(\temp_array[31] [1]), 
            .SP(n9993), .CK(pll_clk_internal), .SR(w_reset), .Q(temp_buffer[1]));
    defparam temp_buffer_i0_i1.REGSET = "SET";
    defparam temp_buffer_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n6770[0]), 
            .SP(n17270), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_FIFO_RE_c (.D(n10277), 
            .SP(n16935), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_RE));
    defparam int_FIFO_RE_c.REGSET = "RESET";
    defparam int_FIFO_RE_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[511]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[511]));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[510]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[510]));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5811_2_lut (.A(NUM_DATA[18]), 
            .B(w_reset), .Z(NUM_DATA[18]));
    defparam i5811_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(stm32_counter[0]), .D(stm32_counter[1]), 
            .Z(n14_adj_2522));
    defparam i6_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[509]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[509]));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_2471 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(stm32_counter[0]), .D(stm32_counter[1]), 
            .Z(n14_adj_2523));
    defparam i6_2_lut_3_lut_4_lut_adj_2471.INIT = "0x2000";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(n9835), .Z(n7329));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n11_adj_2473), .D(n9), .Z(n7403));
    defparam i2_3_lut_4_lut.INIT = "0x2000";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_2472 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n11_adj_2473), .D(n9_adj_2524), .Z(n7447));
    defparam i6_2_lut_3_lut_4_lut_adj_2472.INIT = "0x2000";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_2473 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n11), .D(n9_adj_2524), .Z(n7445));
    defparam i6_2_lut_3_lut_4_lut_adj_2473.INIT = "0x2000";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut (.A(n9), .B(n10), 
            .C(n11_adj_2473), .Z(n7419));
    defparam i6_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut_adj_2474 (.A(n9), 
            .B(n10), .C(n11), .Z(n7409));
    defparam i6_2_lut_3_lut_adj_2474.INIT = "0x8080";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i6_2_lut_3_lut_adj_2475 (.A(n9_adj_2524), 
            .B(n12521), .C(n11_adj_2473), .Z(n7435));
    defparam i6_2_lut_3_lut_adj_2475.INIT = "0x2020";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5812_2_lut (.A(NUM_DATA[17]), 
            .B(w_reset), .Z(NUM_DATA[17]));
    defparam i5812_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i6_2_lut_3_lut_adj_2476 (.A(n9_adj_2524), 
            .B(n12521), .C(n11), .Z(n7425));
    defparam i6_2_lut_3_lut_adj_2476.INIT = "0x2020";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_4_lut (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n9_adj_2524), .D(n11_adj_2473), .Z(n7441));
    defparam i6_2_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_4_lut_adj_2477 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n9_adj_2524), .D(n11), .Z(n7437));
    defparam i6_2_lut_4_lut_adj_2477.INIT = "0x4000";
    (* lut_function="(A+(B (C)+!B !(C)))" *) LUT4 i1_3_lut (.A(stm32_state[3]), 
            .B(stm32_state[0]), .C(stm32_state[1]), .Z(n17269));
    defparam i1_3_lut.INIT = "0xebeb";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[508]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[508]));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[507]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[507]));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[506]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[506]));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[505]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[505]));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5813_2_lut (.A(NUM_DATA[16]), 
            .B(w_reset), .Z(NUM_DATA[16]));
    defparam i5813_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[504]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[504]));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[503]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[503]));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[502]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[502]));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[501]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[501]));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[500]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[500]));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[499]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[499]));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[498]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[498]));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[497]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[497]));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[496]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[496]));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[495]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[495]));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut_adj_2478 (.A(n9_adj_2524), 
            .B(n10), .C(n11_adj_2473), .Z(n7457));
    defparam i6_2_lut_3_lut_adj_2478.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[494]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[494]));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut_adj_2479 (.A(n9_adj_2524), 
            .B(n10), .C(n11), .Z(n7449));
    defparam i6_2_lut_3_lut_adj_2479.INIT = "0x8080";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_4_lut_adj_2480 (.A(n12521), 
            .B(stm32_counter[3]), .C(stm32_counter[4]), .D(n11_adj_2473), 
            .Z(n7461));
    defparam i6_2_lut_4_lut_adj_2480.INIT = "0x4000";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[493]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[493]));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[492]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[492]));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[0] [0]));
    defparam \temp_array[0]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[491]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[491]));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[490]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[490]));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[489]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[489]));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_4_lut_adj_2481 (.A(n12521), 
            .B(stm32_counter[3]), .C(stm32_counter[4]), .D(n11), .Z(n7459));
    defparam i6_2_lut_4_lut_adj_2481.INIT = "0x4000";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n13_adj_2525), 
            .B(n11_adj_2526), .C(stm32_counter[0]), .D(stm32_counter[1]), 
            .Z(n7383));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[488]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[488]));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[487]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[487]));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[486]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[486]));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[485]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[485]));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[484]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[484]));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[483]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[483]));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[482]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[482]));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[481]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[481]));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[480]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[480]));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[479]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[479]));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[478]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[478]));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[477]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[477]));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[476]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[476]));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[475]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[475]));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[474]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[474]));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[473]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[473]));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[472]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[472]));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[471]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[471]));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[470]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[470]));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[469]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[469]));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[468]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[468]));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[467]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[467]));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[466]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[466]));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[465]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[465]));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[464]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[464]));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[463]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[463]));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[462]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[462]));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[461]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[461]));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[460]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[460]));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[459]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[459]));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[458]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[458]));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[457]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[457]));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[456]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[456]));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[455]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[455]));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[454]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[454]));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[453]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[453]));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[452]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[452]));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[451]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[451]));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[450]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[450]));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[449]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[449]));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[448]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[448]));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[447]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[447]));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[446]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[446]));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[445]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[445]));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[444]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[444]));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[443]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[443]));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[442]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[442]));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[441]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[441]));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[440]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[440]));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[439]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[439]));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[438]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[438]));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[437]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[437]));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[436]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[436]));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[435]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[435]));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[434]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[434]));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[433]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[433]));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[432]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[432]));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[431]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[431]));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[430]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(w_reset), .Q(int_STM32_TX_Byte[430]));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[429]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[429]));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[428]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[428]));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[427]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[427]));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[426]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[426]));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[425]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[425]));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[424]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[424]));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[423]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[423]));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[422]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[422]));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[421]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[421]));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[420]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[420]));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[419]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[419]));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[418]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[418]));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[417]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[417]));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[416]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[416]));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[415]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[415]));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[414]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[414]));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[413]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[413]));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[412]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[412]));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[411]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[411]));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[410]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[410]));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[409]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[409]));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[408]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[408]));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[407]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[407]));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[406]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[406]));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[405]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[405]));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[404]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[404]));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[403]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[403]));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[402]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[402]));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[401]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[401]));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[400]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[400]));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[399]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[399]));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[398]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[398]));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[397]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[397]));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[396]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[396]));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[395]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[395]));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[394]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[394]));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[393]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[393]));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[392]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[392]));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[391]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[391]));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[390]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[390]));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[389]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[389]));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[388]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[388]));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[387]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[387]));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[386]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[386]));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[385]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[385]));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[384]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[384]));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[383]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[383]));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[382]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[382]));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[381]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[381]));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[380]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[380]));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[379]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[379]));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[378]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[378]));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[377]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[377]));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[376]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[376]));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[375]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[375]));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[374]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[374]));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[373]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[373]));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[372]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[372]));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[371]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[371]));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[370]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[370]));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[369]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[369]));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[368]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[368]));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[367]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[367]));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[366]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[366]));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[365]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[365]));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[364]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[364]));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[363]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[363]));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[362]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[362]));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[361]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[361]));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[360]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[360]));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[359]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[359]));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[358]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[358]));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[357]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[357]));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[356]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[356]));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[355]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[355]));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[354]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[354]));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[353]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[353]));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[352]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[352]));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[351]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[351]));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[350]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[350]));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[349]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[349]));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[348]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[348]));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[347]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[347]));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[346]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[346]));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[345]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[345]));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[344]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[344]));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[343]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[343]));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[342]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[342]));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[341]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[341]));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[340]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[340]));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[339]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[339]));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[338]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[338]));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[337]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[337]));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[336]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[336]));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[335]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[335]));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[334]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[334]));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[333]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[333]));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[332]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[332]));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[331]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[331]));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[330]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[330]));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[329]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[329]));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[328]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[328]));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[327]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[327]));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[326]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[326]));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[325]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[325]));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[324]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[324]));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[323]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[323]));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[322]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[322]));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[321]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[321]));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[320]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[320]));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[319]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[319]));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[318]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[318]));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[317]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[317]));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[316]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[316]));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[315]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[315]));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[314]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[314]));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[313]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[313]));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[312]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[312]));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[311]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[311]));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[310]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[310]));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[309]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[309]));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[308]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[308]));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[307]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[307]));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[306]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[306]));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[305]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[305]));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[304]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[304]));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[303]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[303]));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[302]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[302]));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[301]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[301]));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[300]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[300]));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[299]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[299]));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[298]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[298]));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[297]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[297]));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[296]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[296]));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[295]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[295]));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[294]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[294]));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[293]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[293]));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[292]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[292]));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[291]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[291]));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[290]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[290]));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[289]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[289]));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[288]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[288]));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[287]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[287]));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[286]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[286]));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[285]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[285]));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[284]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[284]));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[283]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[283]));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[282]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[282]));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[281]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[281]));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[280]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[280]));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[279]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[279]));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[278]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[278]));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[277]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[277]));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[276]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[276]));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[275]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[275]));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[274]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[274]));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[273]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[273]));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[272]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[272]));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[271]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[271]));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[270]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[270]));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[269]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[269]));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[268]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[268]));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[267]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[267]));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[266]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[266]));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[265]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[265]));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[264]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[264]));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[263]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[263]));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[262]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[262]));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[261]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[261]));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[260]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[260]));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[259]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[259]));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[258]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[258]));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[257]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[257]));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[256]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[256]));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[255]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[255]));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[254]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[254]));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[253]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[253]));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[252]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[252]));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[251]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[251]));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[250]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[250]));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[249]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[249]));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[248]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[248]));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[247]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[247]));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[246]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[246]));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[245]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[245]));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[244]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[244]));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[243]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[243]));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[242]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_STM32_TX_Byte[242]));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[241]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[241]));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[240]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[240]));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[239]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[239]));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[238]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[238]));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[237]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[237]));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[236]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[236]));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[235]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[235]));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[234]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[234]));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[233]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[233]));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[232]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[232]));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[231]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[231]));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[230]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[230]));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[229]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[229]));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[228]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[228]));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[227]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[227]));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[226]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[226]));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[225]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[225]));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[224]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[224]));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[223]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[223]));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[222]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[222]));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[221]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[221]));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[220]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[220]));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[219]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[219]));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[218]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[218]));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[217]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[217]));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[216]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[216]));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[215]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[215]));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[214]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[214]));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[213]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[213]));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[212]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[212]));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[211]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[211]));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[210]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[210]));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[209]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[209]));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[208]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[208]));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[207]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[207]));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[206]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[206]));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[205]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[205]));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[204]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[204]));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[203]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[203]));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[202]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[202]));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[201]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[201]));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[200]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[200]));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[199]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[199]));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[198]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[198]));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[197]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[197]));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[196]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[196]));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[195]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[195]));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[194]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[194]));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[193]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[193]));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[192]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[192]));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[191]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[191]));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[190]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[190]));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[189]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[189]));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[188]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[188]));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[187]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[187]));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[186]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[186]));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[185]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[185]));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[184]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[184]));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[183]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[183]));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[182]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[182]));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[181]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[181]));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[180]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[180]));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[179]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[179]));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[178]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[178]));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[177]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[177]));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[176]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[176]));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[175]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[175]));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[174]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[174]));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[173]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[173]));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[172]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[172]));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[171]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[171]));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[170]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[170]));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[169]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[169]));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[168]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[168]));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[167]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[167]));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[166]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[166]));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[165]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[165]));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[164]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[164]));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[163]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[163]));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[162]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[162]));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[161]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[161]));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[160]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[160]));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[159]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[159]));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[158]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[158]));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[157]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[157]));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[156]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[156]));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[155]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[155]));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[154]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[154]));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[153]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[153]));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[152]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[152]));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[151]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[151]));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[150]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[150]));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[149]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[149]));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[148]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[148]));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[147]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[147]));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[146]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[146]));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[145]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[145]));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[144]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[144]));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[143]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[143]));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[142]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[142]));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[141]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[141]));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[140]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[140]));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[139]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[139]));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[138]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[138]));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[137]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[137]));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[136]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[136]));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[135]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[135]));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[134]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[134]));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[133]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[133]));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[132]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[132]));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[131]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[131]));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[130]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[130]));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[129]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[129]));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[128]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[128]));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[127]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[127]));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[126]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[126]));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[125]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[125]));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[124]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[124]));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[123]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[123]));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[122]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[122]));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[121]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[121]));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[120]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[120]));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[119]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[119]));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[118]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[118]));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[117]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[117]));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[116]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[116]));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[115]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[115]));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[114]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[114]));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[113]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[113]));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[112]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[112]));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[111]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[111]));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[110]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[110]));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[109]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[109]));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[108]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[108]));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(294[3],354[13])" *) LUT4 i5750_2_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .Z(n6770[0]));
    defparam i5750_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[107]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[107]));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[106]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[106]));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[105]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[105]));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[104]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[104]));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[103]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[103]));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[102]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[102]));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[101]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[101]));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[100]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[100]));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[99]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[99]));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[98]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[98]));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[97]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[97]));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[96]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[96]));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[95]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[95]));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[94]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[94]));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[93]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[93]));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[92]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[92]));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[91]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[91]));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[90]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[90]));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[89]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[89]));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[88]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[88]));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[87]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[87]));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[86]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[86]));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[85]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[85]));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[84]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[84]));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[83]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[83]));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[82]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[82]));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[81]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[81]));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[80]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[80]));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[79]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[79]));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[78]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[78]));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[77]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[77]));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[76]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[76]));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[75]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[75]));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[74]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[74]));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[73]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[73]));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[72]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[72]));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[71]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[71]));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[70]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[70]));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[69]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[69]));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[68]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[68]));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[67]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[67]));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[66]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[66]));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[65]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[65]));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[64]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[64]));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[63]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[62]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[61]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[60]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[59]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[58]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[57]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[56]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[55]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[54]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[53]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[52]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[51]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[50]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[49]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[48]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[47]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[46]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[45]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[44]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[43]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[42]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[41]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[40]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[39]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[38]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[37]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[36]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[35]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[34]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[33]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[32]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[31]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[30]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[29]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[28]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[27]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[26]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[25]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[24]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[23]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[22]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[21]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[20]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[19]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[18]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[17]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[16]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[15]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[14]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[13]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[12]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[11]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[10]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[9]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[8]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[7]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[6]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[5]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[4]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[3]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[2]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[1]), 
            .SP(n7385), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [15]));
    defparam \temp_array[31]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [14]));
    defparam \temp_array[31]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [13]));
    defparam \temp_array[31]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [12]));
    defparam \temp_array[31]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [11]));
    defparam \temp_array[31]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [10]));
    defparam \temp_array[31]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [9]));
    defparam \temp_array[31]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [8]));
    defparam \temp_array[31]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [7]));
    defparam \temp_array[31]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [6]));
    defparam \temp_array[31]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [5]));
    defparam \temp_array[31]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [4]));
    defparam \temp_array[31]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [3]));
    defparam \temp_array[31]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [2]));
    defparam \temp_array[31]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[31]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7389), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[31] [1]));
    defparam \temp_array[31]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [15]));
    defparam \temp_array[30]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [14]));
    defparam \temp_array[30]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [13]));
    defparam \temp_array[30]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [12]));
    defparam \temp_array[30]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [11]));
    defparam \temp_array[30]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [10]));
    defparam \temp_array[30]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [9]));
    defparam \temp_array[30]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [8]));
    defparam \temp_array[30]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [7]));
    defparam \temp_array[30]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [6]));
    defparam \temp_array[30]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [5]));
    defparam \temp_array[30]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [4]));
    defparam \temp_array[30]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [3]));
    defparam \temp_array[30]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [2]));
    defparam \temp_array[30]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[30]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7383), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[30] [1]));
    defparam \temp_array[30]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [15]));
    defparam \temp_array[29]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [14]));
    defparam \temp_array[29]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [13]));
    defparam \temp_array[29]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [12]));
    defparam \temp_array[29]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [11]));
    defparam \temp_array[29]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [10]));
    defparam \temp_array[29]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [9]));
    defparam \temp_array[29]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [8]));
    defparam \temp_array[29]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [7]));
    defparam \temp_array[29]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [6]));
    defparam \temp_array[29]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [5]));
    defparam \temp_array[29]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [4]));
    defparam \temp_array[29]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [3]));
    defparam \temp_array[29]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [2]));
    defparam \temp_array[29]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[29]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7377), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[29] [1]));
    defparam \temp_array[29]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [15]));
    defparam \temp_array[28]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [14]));
    defparam \temp_array[28]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [13]));
    defparam \temp_array[28]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [12]));
    defparam \temp_array[28]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [11]));
    defparam \temp_array[28]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [10]));
    defparam \temp_array[28]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [9]));
    defparam \temp_array[28]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [8]));
    defparam \temp_array[28]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [7]));
    defparam \temp_array[28]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [6]));
    defparam \temp_array[28]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [5]));
    defparam \temp_array[28]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [4]));
    defparam \temp_array[28]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [3]));
    defparam \temp_array[28]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [2]));
    defparam \temp_array[28]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[28]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7373), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[28] [1]));
    defparam \temp_array[28]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [15]));
    defparam \temp_array[27]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [14]));
    defparam \temp_array[27]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [13]));
    defparam \temp_array[27]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [12]));
    defparam \temp_array[27]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [11]));
    defparam \temp_array[27]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [10]));
    defparam \temp_array[27]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [9]));
    defparam \temp_array[27]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [8]));
    defparam \temp_array[27]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [7]));
    defparam \temp_array[27]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [6]));
    defparam \temp_array[27]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [5]));
    defparam \temp_array[27]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [4]));
    defparam \temp_array[27]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [3]));
    defparam \temp_array[27]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [2]));
    defparam \temp_array[27]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[27]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7361), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[27] [1]));
    defparam \temp_array[27]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [15]));
    defparam \temp_array[26]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [14]));
    defparam \temp_array[26]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [13]));
    defparam \temp_array[26]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [12]));
    defparam \temp_array[26]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [11]));
    defparam \temp_array[26]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [10]));
    defparam \temp_array[26]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [9]));
    defparam \temp_array[26]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [8]));
    defparam \temp_array[26]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [7]));
    defparam \temp_array[26]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [6]));
    defparam \temp_array[26]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [5]));
    defparam \temp_array[26]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [4]));
    defparam \temp_array[26]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [3]));
    defparam \temp_array[26]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [2]));
    defparam \temp_array[26]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[26]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7355), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[26] [1]));
    defparam \temp_array[26]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [15]));
    defparam \temp_array[25]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [14]));
    defparam \temp_array[25]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [13]));
    defparam \temp_array[25]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [12]));
    defparam \temp_array[25]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [11]));
    defparam \temp_array[25]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [10]));
    defparam \temp_array[25]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [9]));
    defparam \temp_array[25]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [8]));
    defparam \temp_array[25]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [7]));
    defparam \temp_array[25]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [6]));
    defparam \temp_array[25]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [5]));
    defparam \temp_array[25]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [4]));
    defparam \temp_array[25]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [3]));
    defparam \temp_array[25]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [2]));
    defparam \temp_array[25]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[25]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7461), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[25] [1]));
    defparam \temp_array[25]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [15]));
    defparam \temp_array[24]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [14]));
    defparam \temp_array[24]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [13]));
    defparam \temp_array[24]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [12]));
    defparam \temp_array[24]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [11]));
    defparam \temp_array[24]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [10]));
    defparam \temp_array[24]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [9]));
    defparam \temp_array[24]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [8]));
    defparam \temp_array[24]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [7]));
    defparam \temp_array[24]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [6]));
    defparam \temp_array[24]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [5]));
    defparam \temp_array[24]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [4]));
    defparam \temp_array[24]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [3]));
    defparam \temp_array[24]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [2]));
    defparam \temp_array[24]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[24]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7459), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[24] [1]));
    defparam \temp_array[24]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [15]));
    defparam \temp_array[23]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [14]));
    defparam \temp_array[23]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [13]));
    defparam \temp_array[23]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [12]));
    defparam \temp_array[23]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [11]));
    defparam \temp_array[23]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [10]));
    defparam \temp_array[23]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [9]));
    defparam \temp_array[23]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [8]));
    defparam \temp_array[23]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [7]));
    defparam \temp_array[23]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [6]));
    defparam \temp_array[23]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [5]));
    defparam \temp_array[23]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [4]));
    defparam \temp_array[23]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [3]));
    defparam \temp_array[23]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [2]));
    defparam \temp_array[23]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[23]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7457), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[23] [1]));
    defparam \temp_array[23]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [15]));
    defparam \temp_array[22]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [14]));
    defparam \temp_array[22]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [13]));
    defparam \temp_array[22]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [12]));
    defparam \temp_array[22]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [11]));
    defparam \temp_array[22]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [10]));
    defparam \temp_array[22]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [9]));
    defparam \temp_array[22]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [8]));
    defparam \temp_array[22]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [7]));
    defparam \temp_array[22]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [6]));
    defparam \temp_array[22]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [5]));
    defparam \temp_array[22]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [4]));
    defparam \temp_array[22]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [3]));
    defparam \temp_array[22]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [2]));
    defparam \temp_array[22]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[22]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7449), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[22] [1]));
    defparam \temp_array[22]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [15]));
    defparam \temp_array[21]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [14]));
    defparam \temp_array[21]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [13]));
    defparam \temp_array[21]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [12]));
    defparam \temp_array[21]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [11]));
    defparam \temp_array[21]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [10]));
    defparam \temp_array[21]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [9]));
    defparam \temp_array[21]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [8]));
    defparam \temp_array[21]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [7]));
    defparam \temp_array[21]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [6]));
    defparam \temp_array[21]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [5]));
    defparam \temp_array[21]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [4]));
    defparam \temp_array[21]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [3]));
    defparam \temp_array[21]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [2]));
    defparam \temp_array[21]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[21]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7447), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[21] [1]));
    defparam \temp_array[21]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [15]));
    defparam \temp_array[20]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [14]));
    defparam \temp_array[20]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [13]));
    defparam \temp_array[20]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [12]));
    defparam \temp_array[20]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [11]));
    defparam \temp_array[20]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [10]));
    defparam \temp_array[20]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [9]));
    defparam \temp_array[20]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [8]));
    defparam \temp_array[20]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [7]));
    defparam \temp_array[20]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [6]));
    defparam \temp_array[20]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [5]));
    defparam \temp_array[20]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [4]));
    defparam \temp_array[20]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [3]));
    defparam \temp_array[20]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [2]));
    defparam \temp_array[20]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[20]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7445), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[20] [1]));
    defparam \temp_array[20]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [15]));
    defparam \temp_array[19]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [14]));
    defparam \temp_array[19]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [13]));
    defparam \temp_array[19]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [12]));
    defparam \temp_array[19]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [11]));
    defparam \temp_array[19]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [10]));
    defparam \temp_array[19]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [9]));
    defparam \temp_array[19]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [8]));
    defparam \temp_array[19]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [7]));
    defparam \temp_array[19]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [6]));
    defparam \temp_array[19]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [5]));
    defparam \temp_array[19]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [4]));
    defparam \temp_array[19]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [3]));
    defparam \temp_array[19]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [2]));
    defparam \temp_array[19]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[19]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7441), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[19] [1]));
    defparam \temp_array[19]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [15]));
    defparam \temp_array[18]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [14]));
    defparam \temp_array[18]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [13]));
    defparam \temp_array[18]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [12]));
    defparam \temp_array[18]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [11]));
    defparam \temp_array[18]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [10]));
    defparam \temp_array[18]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [9]));
    defparam \temp_array[18]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [8]));
    defparam \temp_array[18]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [7]));
    defparam \temp_array[18]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [6]));
    defparam \temp_array[18]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [5]));
    defparam \temp_array[18]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [4]));
    defparam \temp_array[18]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [3]));
    defparam \temp_array[18]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [2]));
    defparam \temp_array[18]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[18]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7437), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[18] [1]));
    defparam \temp_array[18]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [15]));
    defparam \temp_array[17]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [14]));
    defparam \temp_array[17]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [13]));
    defparam \temp_array[17]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [12]));
    defparam \temp_array[17]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [11]));
    defparam \temp_array[17]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [10]));
    defparam \temp_array[17]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [9]));
    defparam \temp_array[17]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [8]));
    defparam \temp_array[17]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [7]));
    defparam \temp_array[17]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [6]));
    defparam \temp_array[17]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [5]));
    defparam \temp_array[17]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [4]));
    defparam \temp_array[17]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [3]));
    defparam \temp_array[17]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [2]));
    defparam \temp_array[17]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[17]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7435), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[17] [1]));
    defparam \temp_array[17]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [15]));
    defparam \temp_array[16]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [14]));
    defparam \temp_array[16]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [13]));
    defparam \temp_array[16]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [12]));
    defparam \temp_array[16]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [11]));
    defparam \temp_array[16]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [10]));
    defparam \temp_array[16]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [9]));
    defparam \temp_array[16]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [8]));
    defparam \temp_array[16]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [7]));
    defparam \temp_array[16]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [6]));
    defparam \temp_array[16]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [5]));
    defparam \temp_array[16]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [4]));
    defparam \temp_array[16]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [3]));
    defparam \temp_array[16]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [2]));
    defparam \temp_array[16]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[16]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7425), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[16] [1]));
    defparam \temp_array[16]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [15]));
    defparam \temp_array[15]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [14]));
    defparam \temp_array[15]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [13]));
    defparam \temp_array[15]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [12]));
    defparam \temp_array[15]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [11]));
    defparam \temp_array[15]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [10]));
    defparam \temp_array[15]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [9]));
    defparam \temp_array[15]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [8]));
    defparam \temp_array[15]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [7]));
    defparam \temp_array[15]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [6]));
    defparam \temp_array[15]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [5]));
    defparam \temp_array[15]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [4]));
    defparam \temp_array[15]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [3]));
    defparam \temp_array[15]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [2]));
    defparam \temp_array[15]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[15]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7419), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[15] [1]));
    defparam \temp_array[15]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [15]));
    defparam \temp_array[14]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [14]));
    defparam \temp_array[14]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [13]));
    defparam \temp_array[14]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [12]));
    defparam \temp_array[14]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [11]));
    defparam \temp_array[14]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [10]));
    defparam \temp_array[14]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [9]));
    defparam \temp_array[14]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [8]));
    defparam \temp_array[14]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [7]));
    defparam \temp_array[14]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [6]));
    defparam \temp_array[14]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [5]));
    defparam \temp_array[14]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [4]));
    defparam \temp_array[14]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [3]));
    defparam \temp_array[14]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [2]));
    defparam \temp_array[14]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[14]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7409), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[14] [1]));
    defparam \temp_array[14]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [15]));
    defparam \temp_array[13]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [14]));
    defparam \temp_array[13]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [13]));
    defparam \temp_array[13]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [12]));
    defparam \temp_array[13]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [11]));
    defparam \temp_array[13]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [10]));
    defparam \temp_array[13]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [9]));
    defparam \temp_array[13]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [8]));
    defparam \temp_array[13]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [7]));
    defparam \temp_array[13]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [6]));
    defparam \temp_array[13]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [5]));
    defparam \temp_array[13]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [4]));
    defparam \temp_array[13]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [3]));
    defparam \temp_array[13]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [2]));
    defparam \temp_array[13]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[13]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7403), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[13] [1]));
    defparam \temp_array[13]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [15]));
    defparam \temp_array[12]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [14]));
    defparam \temp_array[12]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [13]));
    defparam \temp_array[12]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [12]));
    defparam \temp_array[12]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [11]));
    defparam \temp_array[12]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [10]));
    defparam \temp_array[12]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [9]));
    defparam \temp_array[12]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [8]));
    defparam \temp_array[12]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [7]));
    defparam \temp_array[12]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [6]));
    defparam \temp_array[12]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [5]));
    defparam \temp_array[12]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [4]));
    defparam \temp_array[12]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [3]));
    defparam \temp_array[12]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [2]));
    defparam \temp_array[12]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[12]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7349), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[12] [1]));
    defparam \temp_array[12]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [15]));
    defparam \temp_array[11]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [14]));
    defparam \temp_array[11]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [13]));
    defparam \temp_array[11]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [12]));
    defparam \temp_array[11]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [11]));
    defparam \temp_array[11]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [10]));
    defparam \temp_array[11]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [9]));
    defparam \temp_array[11]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [8]));
    defparam \temp_array[11]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [7]));
    defparam \temp_array[11]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [6]));
    defparam \temp_array[11]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [5]));
    defparam \temp_array[11]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [4]));
    defparam \temp_array[11]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [3]));
    defparam \temp_array[11]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [2]));
    defparam \temp_array[11]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[11]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7343), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[11] [1]));
    defparam \temp_array[11]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [15]));
    defparam \temp_array[10]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [14]));
    defparam \temp_array[10]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [13]));
    defparam \temp_array[10]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [12]));
    defparam \temp_array[10]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [11]));
    defparam \temp_array[10]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[10]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7335), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[10] [10]));
    defparam \temp_array[10]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [5]));
    defparam \temp_array[4]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [2]));
    defparam \temp_array[2]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [4]));
    defparam \temp_array[4]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [1]));
    defparam \temp_array[2]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [3]));
    defparam \temp_array[4]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [2]));
    defparam \temp_array[4]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[4]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7387), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[4] [1]));
    defparam \temp_array[4]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [15]));
    defparam \temp_array[3]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [14]));
    defparam \temp_array[3]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [13]));
    defparam \temp_array[3]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [12]));
    defparam \temp_array[3]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [11]));
    defparam \temp_array[3]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [10]));
    defparam \temp_array[3]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [9]));
    defparam \temp_array[3]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [8]));
    defparam \temp_array[3]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [7]));
    defparam \temp_array[3]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [6]));
    defparam \temp_array[3]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [5]));
    defparam \temp_array[3]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [4]));
    defparam \temp_array[3]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [3]));
    defparam \temp_array[3]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [15]));
    defparam \temp_array[1]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [2]));
    defparam \temp_array[3]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i2 .SRMODE = "ASYNC";
    (* lut_function="(!(A))" *) LUT4 i3_1_lut (.A(\w_Controller_Mode[0] ), 
            .Z(n3_adj_2527));
    defparam i3_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [14]));
    defparam \temp_array[1]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[3]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7381), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[3] [1]));
    defparam \temp_array[3]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [13]));
    defparam \temp_array[1]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [15]));
    defparam \temp_array[2]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [12]));
    defparam \temp_array[1]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [14]));
    defparam \temp_array[2]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [11]));
    defparam \temp_array[1]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [13]));
    defparam \temp_array[2]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [10]));
    defparam \temp_array[1]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [12]));
    defparam \temp_array[2]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [9]));
    defparam \temp_array[1]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [11]));
    defparam \temp_array[2]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [8]));
    defparam \temp_array[1]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [10]));
    defparam \temp_array[2]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [7]));
    defparam \temp_array[1]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [9]));
    defparam \temp_array[2]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [6]));
    defparam \temp_array[1]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [8]));
    defparam \temp_array[2]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [5]));
    defparam \temp_array[1]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [7]));
    defparam \temp_array[2]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [4]));
    defparam \temp_array[1]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [6]));
    defparam \temp_array[2]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [3]));
    defparam \temp_array[1]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [5]));
    defparam \temp_array[2]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [2]));
    defparam \temp_array[1]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [4]));
    defparam \temp_array[2]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [1]));
    defparam \temp_array[1]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[2]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7371), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[2] [3]));
    defparam \temp_array[2]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[1]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7369), .CK(pll_clk_internal), .SR(w_reset), .Q(\temp_array[1] [0]));
    defparam \temp_array[1]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i0 .SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i1 (.D(n167_adj_2583[1]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[1]));
    defparam stm32_counter_1420__i1.REGSET = "RESET";
    defparam stm32_counter_1420__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i2 (.D(n167_adj_2583[2]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[2]));
    defparam stm32_counter_1420__i2.REGSET = "RESET";
    defparam stm32_counter_1420__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i3 (.D(n167_adj_2583[3]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[3]));
    defparam stm32_counter_1420__i3.REGSET = "RESET";
    defparam stm32_counter_1420__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i36_3_lut (.A(n34), 
            .B(NUM_DATA[17]), .C(stm32_counter[17]), .Z(n36));
    defparam LessThan_10_i36_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i38_3_lut (.A(n36), 
            .B(NUM_DATA[18]), .C(stm32_counter[18]), .Z(n38));
    defparam LessThan_10_i38_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i40_3_lut (.A(n38), 
            .B(NUM_DATA[19]), .C(stm32_counter[19]), .Z(n40));
    defparam LessThan_10_i40_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i42_3_lut (.A(n40), 
            .B(NUM_DATA[20]), .C(stm32_counter[20]), .Z(n42));
    defparam LessThan_10_i42_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i44_3_lut (.A(n42), 
            .B(NUM_DATA[21]), .C(stm32_counter[21]), .Z(n44));
    defparam LessThan_10_i44_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_2482 (.A(n13_adj_2525), 
            .B(n11_adj_2526), .C(stm32_counter[0]), .D(stm32_counter[1]), 
            .Z(n7377));
    defparam i1_2_lut_3_lut_4_lut_adj_2482.INIT = "0x0080";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i46_3_lut (.A(n44), 
            .B(NUM_DATA[22]), .C(stm32_counter[22]), .Z(n46));
    defparam LessThan_10_i46_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i48_3_lut (.A(n46), 
            .B(NUM_DATA[23]), .C(stm32_counter[23]), .Z(n48));
    defparam LessThan_10_i48_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i50_3_lut (.A(n48), 
            .B(NUM_DATA[24]), .C(stm32_counter[24]), .Z(n50));
    defparam LessThan_10_i50_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i52_3_lut (.A(n50), 
            .B(NUM_DATA[25]), .C(stm32_counter[25]), .Z(n52));
    defparam LessThan_10_i52_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i54_3_lut (.A(n52), 
            .B(NUM_DATA[26]), .C(stm32_counter[26]), .Z(n54));
    defparam LessThan_10_i54_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i56_3_lut (.A(n54), 
            .B(NUM_DATA[27]), .C(stm32_counter[27]), .Z(n56));
    defparam LessThan_10_i56_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i58_3_lut (.A(n56), 
            .B(NUM_DATA[28]), .C(stm32_counter[28]), .Z(n58));
    defparam LessThan_10_i58_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i60_3_lut (.A(n58), 
            .B(NUM_DATA[29]), .C(stm32_counter[29]), .Z(n60));
    defparam LessThan_10_i60_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i62_3_lut (.A(n60), 
            .B(NUM_DATA[30]), .C(stm32_counter[30]), .Z(n62));
    defparam LessThan_10_i62_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i64_3_lut (.A(n62), 
            .B(stm32_counter[31]), .C(NUM_DATA[31]), .Z(n1214));
    defparam LessThan_10_i64_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_2483 (.A(n13_adj_2525), 
            .B(n11_adj_2526), .C(stm32_counter[0]), .D(stm32_counter[1]), 
            .Z(n7389));
    defparam i1_2_lut_3_lut_4_lut_adj_2483.INIT = "0x8000";
    (* lut_function="(!(A+!(B)))" *) LUT4 i3_2_lut_adj_2484 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .Z(n11_adj_2528));
    defparam i3_2_lut_adj_2484.INIT = "0x4444";
    (* lut_function="(A (B)+!A !(B))", lineinfo="@3(375[9],411[16])" *) LUT4 i10150_2_lut (.A(state[0]), 
            .B(n7226), .Z(n6_adj_2518));
    defparam i10150_2_lut.INIT = "0x9999";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_9 (.A0(GND_net), 
            .B0(NUM_DATA[7]), .C0(VCC_net), .D0(n15990), .CI0(n15990), 
            .A1(GND_net), .B1(NUM_DATA[8]), .C1(VCC_net), .D1(n21295), 
            .CI1(n21295), .CO0(n21295), .CO1(n15992), .S0(n167_adj_2584[7]), 
            .S1(n17));
    defparam sub_416_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_7 (.A0(GND_net), 
            .B0(NUM_DATA[5]), .C0(VCC_net), .D0(n15988), .CI0(n15988), 
            .A1(GND_net), .B1(NUM_DATA[6]), .C1(VCC_net), .D1(n21292), 
            .CI1(n21292), .CO0(n21292), .CO1(n15990), .S0(n167_adj_2584[5]), 
            .S1(n167_adj_2584[6]));
    defparam sub_416_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n15926), .CI0(n15926), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n21388), 
            .CI1(n21388), .CO0(n21388), .CO1(n15928), .S0(n133_adj_2582[19]), 
            .S1(n133_adj_2582[20]));
    defparam stm32_counter_1420_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_5 (.A0(GND_net), 
            .B0(NUM_DATA[3]), .C0(VCC_net), .D0(n15986), .CI0(n15986), 
            .A1(GND_net), .B1(NUM_DATA[4]), .C1(VCC_net), .D1(n21289), 
            .CI1(n21289), .CO0(n21289), .CO1(n15988), .S0(n167_adj_2584[3]), 
            .S1(n167_adj_2584[4]));
    defparam sub_416_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n15924), .CI0(n15924), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n21385), 
            .CI1(n21385), .CO0(n21385), .CO1(n15926), .S0(n133_adj_2582[17]), 
            .S1(n133_adj_2582[18]));
    defparam stm32_counter_1420_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_3 (.A0(GND_net), 
            .B0(NUM_DATA[1]), .C0(VCC_net), .D0(n15984), .CI0(n15984), 
            .A1(GND_net), .B1(NUM_DATA[2]), .C1(VCC_net), .D1(n21286), 
            .CI1(n21286), .CO0(n21286), .CO1(n15986), .S0(n167_adj_2584[1]), 
            .S1(n167_adj_2584[2]));
    defparam sub_416_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))", lineinfo="@3(393[26],393[27])" *) LUT4 equal_261_i33_2_lut (.A(state[0]), 
            .B(state[1]), .Z(n33));
    defparam equal_261_i33_2_lut.INIT = "0xbbbb";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n15916), .CI0(n15916), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n21373), 
            .CI1(n21373), .CO0(n21373), .CO1(n15918), .S0(n133_adj_2582[9]), 
            .S1(n133_adj_2582[10]));
    defparam stm32_counter_1420_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B (C)+!B (C+!(D))))" *) LUT4 i2_4_lut_adj_2485 (.A(maxfan_replicated_net_999), 
            .B(n33), .C(n3), .D(int_RHD_TX_Ready), .Z(n7226));
    defparam i2_4_lut_adj_2485.INIT = "0xfafb";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(NUM_DATA[0]), 
            .C1(VCC_net), .D1(n21283), .CI1(n21283), .CO0(n21283), .CO1(n15984), 
            .S1(n167_adj_2584[0]));
    defparam sub_416_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))", lineinfo="@3(375[9],411[16])" *) LUT4 i13_3_lut (.A(state[0]), 
            .B(state[1]), .C(n7226), .Z(n17705));
    defparam i13_3_lut.INIT = "0xc6c6";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n15914), .CI0(n15914), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n21370), 
            .CI1(n21370), .CO0(n21370), .CO1(n15916), .S0(n133_adj_2582[7]), 
            .S1(n133_adj_2582[8]));
    defparam stm32_counter_1420_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_9.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i4 (.D(n167_adj_2583[4]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[4]));
    defparam stm32_counter_1420__i4.REGSET = "RESET";
    defparam stm32_counter_1420__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i5 (.D(n167_adj_2583[5]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[5]));
    defparam stm32_counter_1420__i5.REGSET = "RESET";
    defparam stm32_counter_1420__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i6 (.D(n167_adj_2583[6]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[6]));
    defparam stm32_counter_1420__i6.REGSET = "RESET";
    defparam stm32_counter_1420__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i7 (.D(n167_adj_2583[7]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[7]));
    defparam stm32_counter_1420__i7.REGSET = "RESET";
    defparam stm32_counter_1420__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i8 (.D(n167_adj_2583[8]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[8]));
    defparam stm32_counter_1420__i8.REGSET = "RESET";
    defparam stm32_counter_1420__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i9 (.D(n167_adj_2583[9]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[9]));
    defparam stm32_counter_1420__i9.REGSET = "RESET";
    defparam stm32_counter_1420__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i10 (.D(n167_adj_2583[10]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[10]));
    defparam stm32_counter_1420__i10.REGSET = "RESET";
    defparam stm32_counter_1420__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i11 (.D(n167_adj_2583[11]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[11]));
    defparam stm32_counter_1420__i11.REGSET = "RESET";
    defparam stm32_counter_1420__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i12 (.D(n167_adj_2583[12]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[12]));
    defparam stm32_counter_1420__i12.REGSET = "RESET";
    defparam stm32_counter_1420__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i13 (.D(n167_adj_2583[13]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[13]));
    defparam stm32_counter_1420__i13.REGSET = "RESET";
    defparam stm32_counter_1420__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i14 (.D(n167_adj_2583[14]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[14]));
    defparam stm32_counter_1420__i14.REGSET = "RESET";
    defparam stm32_counter_1420__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i15 (.D(n167_adj_2583[15]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[15]));
    defparam stm32_counter_1420__i15.REGSET = "RESET";
    defparam stm32_counter_1420__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i16 (.D(n167_adj_2583[16]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(w_reset), .Q(stm32_counter[16]));
    defparam stm32_counter_1420__i16.REGSET = "RESET";
    defparam stm32_counter_1420__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i17 (.D(n167_adj_2583[17]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[17]));
    defparam stm32_counter_1420__i17.REGSET = "RESET";
    defparam stm32_counter_1420__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i18 (.D(n167_adj_2583[18]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[18]));
    defparam stm32_counter_1420__i18.REGSET = "RESET";
    defparam stm32_counter_1420__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i19 (.D(n167_adj_2583[19]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[19]));
    defparam stm32_counter_1420__i19.REGSET = "RESET";
    defparam stm32_counter_1420__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i20 (.D(n167_adj_2583[20]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[20]));
    defparam stm32_counter_1420__i20.REGSET = "RESET";
    defparam stm32_counter_1420__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i21 (.D(n167_adj_2583[21]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[21]));
    defparam stm32_counter_1420__i21.REGSET = "RESET";
    defparam stm32_counter_1420__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i22 (.D(n167_adj_2583[22]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[22]));
    defparam stm32_counter_1420__i22.REGSET = "RESET";
    defparam stm32_counter_1420__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i23 (.D(n167_adj_2583[23]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[23]));
    defparam stm32_counter_1420__i23.REGSET = "RESET";
    defparam stm32_counter_1420__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i24 (.D(n167_adj_2583[24]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[24]));
    defparam stm32_counter_1420__i24.REGSET = "RESET";
    defparam stm32_counter_1420__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i25 (.D(n167_adj_2583[25]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[25]));
    defparam stm32_counter_1420__i25.REGSET = "RESET";
    defparam stm32_counter_1420__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i26 (.D(n167_adj_2583[26]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[26]));
    defparam stm32_counter_1420__i26.REGSET = "RESET";
    defparam stm32_counter_1420__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i27 (.D(n167_adj_2583[27]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[27]));
    defparam stm32_counter_1420__i27.REGSET = "RESET";
    defparam stm32_counter_1420__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i28 (.D(n167_adj_2583[28]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[28]));
    defparam stm32_counter_1420__i28.REGSET = "RESET";
    defparam stm32_counter_1420__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i29 (.D(n167_adj_2583[29]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[29]));
    defparam stm32_counter_1420__i29.REGSET = "RESET";
    defparam stm32_counter_1420__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i30 (.D(n167_adj_2583[30]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[30]));
    defparam stm32_counter_1420__i30.REGSET = "RESET";
    defparam stm32_counter_1420__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(318[23],318[36])" *) FD1P3XZ stm32_counter_1420__i31 (.D(n167_adj_2583[31]), 
            .SP(n4_adj_2477), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_counter[31]));
    defparam stm32_counter_1420__i31.REGSET = "RESET";
    defparam stm32_counter_1420__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i1 (.D(n167[1]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(index[1]));
    defparam index_1422__i1.REGSET = "RESET";
    defparam index_1422__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i2 (.D(n167[2]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(index[2]));
    defparam index_1422__i2.REGSET = "RESET";
    defparam index_1422__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i3 (.D(n167[3]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(index[3]));
    defparam index_1422__i3.REGSET = "RESET";
    defparam index_1422__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i4 (.D(n167[4]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(index[4]));
    defparam index_1422__i4.REGSET = "RESET";
    defparam index_1422__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i5 (.D(n167[5]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[5]));
    defparam index_1422__i5.REGSET = "RESET";
    defparam index_1422__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i6 (.D(n167[6]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[6]));
    defparam index_1422__i6.REGSET = "RESET";
    defparam index_1422__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i7 (.D(n167[7]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[7]));
    defparam index_1422__i7.REGSET = "RESET";
    defparam index_1422__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i8 (.D(n167[8]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[8]));
    defparam index_1422__i8.REGSET = "RESET";
    defparam index_1422__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i9 (.D(n167[9]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[9]));
    defparam index_1422__i9.REGSET = "RESET";
    defparam index_1422__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i10 (.D(n167[10]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[10]));
    defparam index_1422__i10.REGSET = "RESET";
    defparam index_1422__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i11 (.D(n167[11]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[11]));
    defparam index_1422__i11.REGSET = "RESET";
    defparam index_1422__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i12 (.D(n167[12]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[12]));
    defparam index_1422__i12.REGSET = "RESET";
    defparam index_1422__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i13 (.D(n167[13]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[13]));
    defparam index_1422__i13.REGSET = "RESET";
    defparam index_1422__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i14 (.D(n167[14]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[14]));
    defparam index_1422__i14.REGSET = "RESET";
    defparam index_1422__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i15 (.D(n167[15]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[15]));
    defparam index_1422__i15.REGSET = "RESET";
    defparam index_1422__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i16 (.D(n167[16]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[16]));
    defparam index_1422__i16.REGSET = "RESET";
    defparam index_1422__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i17 (.D(n167[17]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[17]));
    defparam index_1422__i17.REGSET = "RESET";
    defparam index_1422__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i18 (.D(n167[18]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[18]));
    defparam index_1422__i18.REGSET = "RESET";
    defparam index_1422__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i19 (.D(n167[19]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[19]));
    defparam index_1422__i19.REGSET = "RESET";
    defparam index_1422__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i20 (.D(n167[20]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[20]));
    defparam index_1422__i20.REGSET = "RESET";
    defparam index_1422__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i21 (.D(n167[21]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[21]));
    defparam index_1422__i21.REGSET = "RESET";
    defparam index_1422__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i22 (.D(n167[22]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[22]));
    defparam index_1422__i22.REGSET = "RESET";
    defparam index_1422__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i23 (.D(n167[23]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[23]));
    defparam index_1422__i23.REGSET = "RESET";
    defparam index_1422__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i24 (.D(n167[24]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[24]));
    defparam index_1422__i24.REGSET = "RESET";
    defparam index_1422__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i25 (.D(n167[25]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[25]));
    defparam index_1422__i25.REGSET = "RESET";
    defparam index_1422__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i26 (.D(n167[26]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[26]));
    defparam index_1422__i26.REGSET = "RESET";
    defparam index_1422__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i27 (.D(n167[27]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[27]));
    defparam index_1422__i27.REGSET = "RESET";
    defparam index_1422__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i28 (.D(n167[28]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[28]));
    defparam index_1422__i28.REGSET = "RESET";
    defparam index_1422__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i29 (.D(n167[29]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[29]));
    defparam index_1422__i29.REGSET = "RESET";
    defparam index_1422__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i30 (.D(n167[30]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[30]));
    defparam index_1422__i30.REGSET = "RESET";
    defparam index_1422__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(401[38],401[43])" *) FD1P3XZ index_1422__i31 (.D(n167[31]), 
            .SP(n4_adj_2489), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(index[31]));
    defparam index_1422__i31.REGSET = "RESET";
    defparam index_1422__i31.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ stm32_state_i0_i1 (.D(n17264), 
            .SP(n10000), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_state[1]));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5814_2_lut (.A(NUM_DATA[15]), 
            .B(maxfan_replicated_net_1411), .Z(NUM_DATA[15]));
    defparam i5814_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5823_2_lut (.A(NUM_DATA[14]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[14]));
    defparam i5823_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ stm32_state_i0_i2 (.D(n9848), 
            .SP(n10000), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(stm32_state[2]));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ stm32_state_i0_i3 (.D(n3_adj_2545), 
            .SP(n10000), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(stm32_state[3]));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(375[9],411[16])" *) FD1P3XZ int_RHD_TX_Byte__i2 (.D(index[0]), 
            .SP(n7379), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_RHD_TX_Byte[8]));
    defparam int_RHD_TX_Byte__i2.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(375[9],411[16])" *) FD1P3XZ int_RHD_TX_Byte__i3 (.D(index[1]), 
            .SP(n7379), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_RHD_TX_Byte[9]));
    defparam int_RHD_TX_Byte__i3.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(375[9],411[16])" *) FD1P3XZ int_RHD_TX_Byte__i4 (.D(index[2]), 
            .SP(n7379), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[10]));
    defparam int_RHD_TX_Byte__i4.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(375[9],411[16])" *) FD1P3XZ int_RHD_TX_Byte__i5 (.D(n9545[12]), 
            .SP(n7379), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[12]));
    defparam int_RHD_TX_Byte__i5.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[5] [3]));
    defparam \temp_array[5]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\temp_array[0] [1]));
    defparam \temp_array[0]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i1 .SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@3(305[9],305[10])" *) LUT4 i1_2_lut_adj_2486 (.A(stm32_state[0]), 
            .B(stm32_state[2]), .Z(n9849));
    defparam i1_2_lut_adj_2486.INIT = "0xeeee";
    (* lut_function="((B+(C))+!A)", lineinfo="@3(330[9],330[10])" *) LUT4 i2_3_lut_adj_2487 (.A(stm32_state[2]), 
            .B(stm32_state[3]), .C(stm32_state[0]), .Z(n9856));
    defparam i2_3_lut_adj_2487.INIT = "0xfdfd";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5824_2_lut (.A(NUM_DATA[13]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[13]));
    defparam i5824_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5827_2_lut (.A(NUM_DATA[12]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[12]));
    defparam i5827_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5832_2_lut (.A(NUM_DATA[11]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[11]));
    defparam i5832_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5833_2_lut (.A(NUM_DATA[10]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[10]));
    defparam i5833_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i10153_4_lut (.A(stm32_state[1]), 
            .B(n9856), .C(n9849), .D(stm32_state[3]), .Z(n17774));
    defparam i10153_4_lut.INIT = "0xc8c0";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5834_2_lut (.A(NUM_DATA[9]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[9]));
    defparam i5834_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5835_2_lut (.A(NUM_DATA[8]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[8]));
    defparam i5835_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5836_2_lut (.A(NUM_DATA[7]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[7]));
    defparam i5836_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5837_2_lut (.A(NUM_DATA[6]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[6]));
    defparam i5837_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@3(264[3],356[11])" *) LUT4 i5838_2_lut (.A(NUM_DATA[5]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[5]));
    defparam i5838_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5839_2_lut (.A(NUM_DATA[4]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[4]));
    defparam i5839_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5840_2_lut (.A(NUM_DATA[3]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[3]));
    defparam i5840_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B+!(C (D)))))", lineinfo="@3(285[2],355[10])" *) LUT4 i1_4_lut_adj_2488 (.A(n3), 
            .B(n18_adj_2546), .C(n17774), .D(n9888), .Z(n10000));
    defparam i1_4_lut_adj_2488.INIT = "0x4555";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5841_2_lut (.A(NUM_DATA[2]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[2]));
    defparam i5841_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5683_2_lut (.A(NUM_DATA[0]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[0]));
    defparam i5683_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_2489 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n9816), .Z(n7369));
    defparam i1_2_lut_3_lut_adj_2489.INIT = "0x4040";
    (* lut_function="(A+(B))" *) LUT4 i10106_2_lut (.A(n39), .B(n53), .Z(n17727));
    defparam i10106_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_2490 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n13), .Z(n9835));
    defparam i1_2_lut_3_lut_adj_2490.INIT = "0x4040";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_4_lut (.A(n9860), 
            .B(n1214), .C(n3), .D(stm32_counter[4]), .Z(n13_adj_2525));
    defparam i1_2_lut_4_lut.INIT = "0x0400";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10126_4_lut (.A(n37), .B(n51), 
            .C(n47), .D(n19), .Z(n17747));
    defparam i10126_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5846_2_lut (.A(NUM_DATA[1]), 
            .B(maxfan_replicated_net_1411), .Z(NUM_DATA[1]));
    defparam i5846_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_2_lut_4_lut_adj_2491 (.A(n9860), 
            .B(n1214), .C(n3), .D(stm32_counter[4]), .Z(n13));
    defparam i1_2_lut_4_lut_adj_2491.INIT = "0x0004";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5798_2_lut (.A(NUM_DATA[31]), 
            .B(maxfan_replicated_net_1411), .Z(NUM_DATA[31]));
    defparam i5798_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(n167_adj_2584[1]), .D(n167_adj_2584[0]), 
            .Z(n4_adj_2547));
    defparam LessThan_9_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_2492 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n11_adj_2528), .D(n13), .Z(n7413));
    defparam i1_2_lut_3_lut_4_lut_adj_2492.INIT = "0x2000";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_2493 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n9816), .Z(n7371));
    defparam i1_2_lut_3_lut_adj_2493.INIT = "0x2020";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_2494 (.A(n13), 
            .B(n11_adj_2528), .C(stm32_counter[0]), .D(stm32_counter[1]), 
            .Z(n7387));
    defparam i1_2_lut_3_lut_4_lut_adj_2494.INIT = "0x0008";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_2495 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n9816), .Z(n7367));
    defparam i1_2_lut_3_lut_adj_2495.INIT = "0x1010";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_2496 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n9816), .Z(n7381));
    defparam i1_2_lut_3_lut_adj_2496.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i4_2_lut_3_lut (.A(n7423), 
            .B(n1214), .C(stm32_counter[0]), .Z(n11));
    defparam i4_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i6_3_lut (.A(n4_adj_2547), 
            .B(int_FIFO_COUNT[2]), .C(n167_adj_2584[2]), .Z(n6_adj_2548));
    defparam LessThan_9_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C)))" *) LUT4 i4_2_lut_3_lut_adj_2497 (.A(n7423), 
            .B(n1214), .C(stm32_counter[0]), .Z(n11_adj_2473));
    defparam i4_2_lut_3_lut_adj_2497.INIT = "0x8080";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_2498 (.A(\w_Controller_Mode[1] ), 
            .B(\w_Controller_Mode[0] ), .C(state[0]), .D(state[1]), .Z(n4_adj_2489));
    defparam i2_3_lut_4_lut_adj_2498.INIT = "0x2000";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_3_lut_4_lut (.A(\w_Controller_Mode[1] ), 
            .B(\w_Controller_Mode[0] ), .C(state[1]), .D(state[0]), .Z(n7379));
    defparam i1_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_3_lut_4_lut_adj_2499 (.A(\w_Controller_Mode[1] ), 
            .B(\w_Controller_Mode[0] ), .C(n9888), .D(stm32_state[2]), 
            .Z(n7385));
    defparam i1_3_lut_4_lut_adj_2499.INIT = "0x0200";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_2500 (.A(\w_Controller_Mode[1] ), 
            .B(\w_Controller_Mode[0] ), .C(n9860), .Z(n7423));
    defparam i1_2_lut_3_lut_adj_2500.INIT = "0x0202";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_23 (.A0(GND_net), 
            .B0(NUM_DATA[21]), .C0(VCC_net), .D0(n16004), .CI0(n16004), 
            .A1(GND_net), .B1(NUM_DATA[22]), .C1(VCC_net), .D1(n21316), 
            .CI1(n21316), .CO0(n21316), .CO1(n16006), .S0(n43), .S1(n45));
    defparam sub_416_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i8_3_lut (.A(n6_adj_2548), 
            .B(int_FIFO_COUNT[3]), .C(n167_adj_2584[3]), .Z(n8_adj_2549));
    defparam LessThan_9_i8_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_21 (.A0(GND_net), 
            .B0(NUM_DATA[19]), .C0(VCC_net), .D0(n16002), .CI0(n16002), 
            .A1(GND_net), .B1(NUM_DATA[20]), .C1(VCC_net), .D1(n21313), 
            .CI1(n21313), .CO0(n21313), .CO1(n16004), .S0(n39), .S1(n41));
    defparam sub_416_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i10_3_lut (.A(n8_adj_2549), 
            .B(int_FIFO_COUNT[4]), .C(n167_adj_2584[4]), .Z(n10_adj_2550));
    defparam LessThan_9_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i12_3_lut (.A(n10_adj_2550), 
            .B(int_FIFO_COUNT[5]), .C(n167_adj_2584[5]), .Z(n12_adj_2551));
    defparam LessThan_9_i12_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(index[31]), .D0(n15971), .CI0(n15971), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21454), .CI1(n21454), 
            .CO0(n21454), .S0(n133[31]));
    defparam index_1422_add_4_33.INIT0 = "0xc33c";
    defparam index_1422_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n15912), .CI0(n15912), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n21367), 
            .CI1(n21367), .CO0(n21367), .CO1(n15914), .S0(n133_adj_2582[5]), 
            .S1(n133_adj_2582[6]));
    defparam stm32_counter_1420_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_19 (.A0(GND_net), 
            .B0(NUM_DATA[17]), .C0(VCC_net), .D0(n16000), .CI0(n16000), 
            .A1(GND_net), .B1(NUM_DATA[18]), .C1(VCC_net), .D1(n21310), 
            .CI1(n21310), .CO0(n21310), .CO1(n16002), .S0(n35), .S1(n37));
    defparam sub_416_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i14_3_lut (.A(n12_adj_2551), 
            .B(int_FIFO_COUNT[6]), .C(n167_adj_2584[6]), .Z(n14_adj_2553));
    defparam LessThan_9_i14_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_17 (.A0(GND_net), 
            .B0(NUM_DATA[15]), .C0(VCC_net), .D0(n15998), .CI0(n15998), 
            .A1(GND_net), .B1(NUM_DATA[16]), .C1(VCC_net), .D1(n21307), 
            .CI1(n21307), .CO0(n21307), .CO1(n16000), .S0(n31), .S1(n33_adj_2554));
    defparam sub_416_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(index[29]), .D0(n15969), .CI0(n15969), 
            .A1(GND_net), .B1(GND_net), .C1(index[30]), .D1(n21451), 
            .CI1(n21451), .CO0(n21451), .CO1(n15971), .S0(n133[29]), 
            .S1(n133[30]));
    defparam index_1422_add_4_31.INIT0 = "0xc33c";
    defparam index_1422_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10122_4_lut (.A(n57), .B(n55), 
            .C(n61), .D(n25), .Z(n17743));
    defparam i10122_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+((D)+!C))))" *) LUT4 i1_4_lut_adj_2501 (.A(n14_adj_2553), 
            .B(n23), .C(int_FIFO_COUNT[7]), .D(n167_adj_2584[7]), .Z(n25_adj_2557));
    defparam i1_4_lut_adj_2501.INIT = "0x2032";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10132_4_lut (.A(n17), .B(n17747), 
            .C(n17727), .D(n35), .Z(n17753));
    defparam i10132_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10130_4_lut (.A(n31), .B(n59), 
            .C(n45), .D(n27), .Z(n17751));
    defparam i10130_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_15 (.A0(GND_net), 
            .B0(NUM_DATA[13]), .C0(VCC_net), .D0(n15996), .CI0(n15996), 
            .A1(GND_net), .B1(NUM_DATA[14]), .C1(VCC_net), .D1(n21304), 
            .CI1(n21304), .CO0(n21304), .CO1(n15998), .S0(n27), .S1(n29));
    defparam sub_416_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i19_4_lut (.A(n25_adj_2557), 
            .B(n17743), .C(n41), .D(n49), .Z(n43_adj_2558));
    defparam i19_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10128_4_lut (.A(n21), .B(n33_adj_2554), 
            .C(n43), .D(n29), .Z(n17749));
    defparam i10128_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i23_4_lut (.A(n17749), .B(n43_adj_2558), 
            .C(n17751), .D(n17753), .Z(n16933));
    defparam i23_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+(C)))" *) LUT4 i5727_3_lut (.A(n9860), .B(stm32_state[1]), 
            .C(n9856), .Z(n12537));
    defparam i5727_3_lut.INIT = "0xa8a8";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(index[27]), .D0(n15967), .CI0(n15967), 
            .A1(GND_net), .B1(GND_net), .C1(index[28]), .D1(n21448), 
            .CI1(n21448), .CO0(n21448), .CO1(n15969), .S0(n133[27]), 
            .S1(n133[28]));
    defparam index_1422_add_4_29.INIT0 = "0xc33c";
    defparam index_1422_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+(D))+!A (B+((D)+!C))))", lineinfo="@3(294[3],354[13])" *) LUT4 select_93_Select_0_i10_4_lut (.A(n16933), 
            .B(n9849), .C(n167_adj_2584[31]), .D(n9862), .Z(n10_adj_2562));
    defparam select_93_Select_0_i10_4_lut.INIT = "0x0032";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(index[25]), .D0(n15965), .CI0(n15965), 
            .A1(GND_net), .B1(GND_net), .C1(index[26]), .D1(n21445), 
            .CI1(n21445), .CO0(n21445), .CO1(n15967), .S0(n133[25]), 
            .S1(n133[26]));
    defparam index_1422_add_4_27.INIT0 = "0xc33c";
    defparam index_1422_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[3]), .D0(n15910), .CI0(n15910), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[4]), .D1(n21364), 
            .CI1(n21364), .CO0(n21364), .CO1(n15912), .S0(n133_adj_2582[3]), 
            .S1(n133_adj_2582[4]));
    defparam stm32_counter_1420_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(index[23]), .D0(n15963), .CI0(n15963), 
            .A1(GND_net), .B1(GND_net), .C1(index[24]), .D1(n21442), 
            .CI1(n21442), .CO0(n21442), .CO1(n15965), .S0(n133[23]), 
            .S1(n133[24]));
    defparam index_1422_add_4_25.INIT0 = "0xc33c";
    defparam index_1422_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (D))+!A (B (C (D)))))" *) LUT4 i3_4_lut_adj_2502 (.A(n9849), 
            .B(n12566), .C(n9885), .D(n12537), .Z(n8_adj_2567));
    defparam i3_4_lut_adj_2502.INIT = "0x37ff";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C)))" *) LUT4 i4_4_lut (.A(stm32_state[1]), 
            .B(n8_adj_2567), .C(n10_adj_2562), .D(n9856), .Z(n20641));
    defparam i4_4_lut.INIT = "0xfcfe";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(index[21]), .D0(n15961), .CI0(n15961), 
            .A1(GND_net), .B1(GND_net), .C1(index[22]), .D1(n21439), 
            .CI1(n21439), .CO0(n21439), .CO1(n15963), .S0(n133[21]), 
            .S1(n133[22]));
    defparam index_1422_add_4_23.INIT0 = "0xc33c";
    defparam index_1422_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(index[19]), .D0(n15959), .CI0(n15959), 
            .A1(GND_net), .B1(GND_net), .C1(index[20]), .D1(n21436), 
            .CI1(n21436), .CO0(n21436), .CO1(n15961), .S0(n133[19]), 
            .S1(n133[20]));
    defparam index_1422_add_4_21.INIT0 = "0xc33c";
    defparam index_1422_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(index[17]), .D0(n15957), .CI0(n15957), 
            .A1(GND_net), .B1(GND_net), .C1(index[18]), .D1(n21433), 
            .CI1(n21433), .CO0(n21433), .CO1(n15959), .S0(n133[17]), 
            .S1(n133[18]));
    defparam index_1422_add_4_19.INIT0 = "0xc33c";
    defparam index_1422_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B (C)))", lineinfo="@3(385[55],385[60])" *) LUT4 i5852_3_lut (.A(index[0]), 
            .B(index[2]), .C(index[1]), .Z(n9545[12]));
    defparam i5852_3_lut.INIT = "0xc8c8";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[1]), .D0(n15908), .CI0(n15908), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[2]), .D1(n21361), 
            .CI1(n21361), .CO0(n21361), .CO1(n15910), .S0(n133_adj_2582[1]), 
            .S1(n133_adj_2582[2]));
    defparam stm32_counter_1420_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(index[9]), .B(index[20]), 
            .C(index[13]), .D(index[21]), .Z(n48_adj_2569));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(index[15]), .D0(n15955), .CI0(n15955), 
            .A1(GND_net), .B1(GND_net), .C1(index[16]), .D1(n21430), 
            .CI1(n21430), .CO0(n21430), .CO1(n15957), .S0(n133[15]), 
            .S1(n133[16]));
    defparam index_1422_add_4_17.INIT0 = "0xc33c";
    defparam index_1422_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(index[22]), .B(index[27]), 
            .C(index[23]), .D(index[29]), .Z(n46_adj_2570));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut_adj_2503 (.A(index[10]), 
            .B(index[16]), .C(index[12]), .D(index[7]), .Z(n47_adj_2571));
    defparam i19_4_lut_adj_2503.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i10116_2_lut (.A(stm32_state[1]), .B(stm32_state[0]), 
            .Z(n17737));
    defparam i10116_2_lut.INIT = "0x8888";
    (* lut_function="(A ((C)+!B)+!A ((C+!(D))+!B))" *) LUT4 i10686_4_lut (.A(n1439[0]), 
            .B(n17737), .C(int_STM32_TX_DV), .D(n10895), .Z(n18413));
    defparam i10686_4_lut.INIT = "0xf3f7";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(index[13]), .D0(n15953), .CI0(n15953), 
            .A1(GND_net), .B1(GND_net), .C1(index[14]), .D1(n21427), 
            .CI1(n21427), .CO0(n21427), .CO1(n15955), .S0(n133[13]), 
            .S1(n133[14]));
    defparam index_1422_add_4_15.INIT0 = "0xc33c";
    defparam index_1422_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(index[11]), .D0(n15951), .CI0(n15951), 
            .A1(GND_net), .B1(GND_net), .C1(index[12]), .D1(n21424), 
            .CI1(n21424), .CO0(n21424), .CO1(n15953), .S0(n133[11]), 
            .S1(n133[12]));
    defparam index_1422_add_4_13.INIT0 = "0xc33c";
    defparam index_1422_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(index[19]), .B(index[15]), 
            .C(index[11]), .D(index[17]), .Z(n45_adj_2572));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(index[9]), .D0(n15949), .CI0(n15949), 
            .A1(GND_net), .B1(GND_net), .C1(index[10]), .D1(n21421), 
            .CI1(n21421), .CO0(n21421), .CO1(n15951), .S0(n133[9]), 
            .S1(n133[10]));
    defparam index_1422_add_4_11.INIT0 = "0xc33c";
    defparam index_1422_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i10680_3_lut (.A(n1214), .B(stm32_state[0]), 
            .C(stm32_state[1]), .Z(n18412));
    defparam i10680_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_2504 (.A(stm32_state[3]), 
            .B(n18412), .C(n18413), .D(stm32_state[2]), .Z(n9848));
    defparam i1_4_lut_adj_2504.INIT = "0x5044";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_3_lut_adj_2505 (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .Z(n9799));
    defparam i1_3_lut_adj_2505.INIT = "0x1414";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(index[26]), .B(index[14]), 
            .C(index[6]), .D(index[18]), .Z(n44_adj_2573));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="((B+!((D)+!C))+!A)", lineinfo="@3(294[3],354[13])" *) LUT4 i1_4_lut_adj_2506 (.A(n12566), 
            .B(n9799), .C(n1214), .D(n9860), .Z(n17264));
    defparam i1_4_lut_adj_2506.INIT = "0xddfd";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(index[28]), .B(index[3]), 
            .C(index[4]), .D(index[24]), .Z(n43_adj_2574));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n45_adj_2572), 
            .B(n47_adj_2571), .C(n46_adj_2570), .D(n48_adj_2569), .Z(n54_adj_2575));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(index[25]), .B(index[5]), 
            .C(index[8]), .D(index[30]), .Z(n49_adj_2576));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_2507 (.A(index[0]), .B(index[1]), 
            .Z(n4_adj_2577));
    defparam i1_2_lut_adj_2507.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n49_adj_2576), 
            .B(n54_adj_2575), .C(n43_adj_2574), .D(n44_adj_2573), .Z(n16864));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5931_2_lut (.A(n133[31]), 
            .B(n9579), .Z(n167[31]));
    defparam i5931_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5930_2_lut (.A(n133[30]), 
            .B(n9579), .Z(n167[30]));
    defparam i5930_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i1678_4_lut (.A(index[2]), 
            .B(index[31]), .C(n16864), .D(n4_adj_2577), .Z(n9579));
    defparam i1678_4_lut.INIT = "0xcdcf";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5929_2_lut (.A(n133[29]), 
            .B(n9579), .Z(n167[29]));
    defparam i5929_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5928_2_lut (.A(n133[28]), 
            .B(n9579), .Z(n167[28]));
    defparam i5928_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5737_2_lut (.A(n133[0]), 
            .B(n9579), .Z(n167[0]));
    defparam i5737_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5927_2_lut (.A(n133[27]), 
            .B(n9579), .Z(n167[27]));
    defparam i5927_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5926_2_lut (.A(n133[26]), 
            .B(n9579), .Z(n167[26]));
    defparam i5926_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5925_2_lut (.A(n133[25]), 
            .B(n9579), .Z(n167[25]));
    defparam i5925_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5924_2_lut (.A(n133[24]), 
            .B(n9579), .Z(n167[24]));
    defparam i5924_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5923_2_lut (.A(n133[23]), 
            .B(n9579), .Z(n167[23]));
    defparam i5923_2_lut.INIT = "0x8888";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(index[7]), .D0(n15947), .CI0(n15947), 
            .A1(GND_net), .B1(GND_net), .C1(index[8]), .D1(n21418), 
            .CI1(n21418), .CO0(n21418), .CO1(n15949), .S0(n133[7]), 
            .S1(n133[8]));
    defparam index_1422_add_4_9.INIT0 = "0xc33c";
    defparam index_1422_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C+(D))+!B)+!A (((D)+!C)+!B)))", lineinfo="@3(264[3],356[11])" *) LUT4 i3_4_lut_adj_2508 (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .D(stm32_state[3]), 
            .Z(n8_adj_2579));
    defparam i3_4_lut_adj_2508.INIT = "0x0048";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i4_3_lut (.A(\w_Controller_Mode[1] ), 
            .B(n8_adj_2579), .C(\w_Controller_Mode[0] ), .Z(n4_adj_2477));
    defparam i4_3_lut.INIT = "0x0808";
    (* lut_function="(A (B))", lineinfo="@3(318[23],318[36])" *) LUT4 i5734_2_lut (.A(n133_adj_2582[0]), 
            .B(stm32_state[0]), .Z(n167_adj_2583[0]));
    defparam i5734_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D)))+!A (B+!(C+(D))))", lineinfo="@3(375[9],411[16])" *) LUT4 i3907_4_lut (.A(state[0]), 
            .B(int_RHD_TX_DV), .C(state[1]), .D(n3), .Z(n10653));
    defparam i3907_4_lut.INIT = "0xccc5";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n15922), .CI0(n15922), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n21382), 
            .CI1(n21382), .CO0(n21382), .CO1(n15924), .S0(n133_adj_2582[15]), 
            .S1(n133_adj_2582[16]));
    defparam stm32_counter_1420_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(index[5]), .D0(n15945), .CI0(n15945), 
            .A1(GND_net), .B1(GND_net), .C1(index[6]), .D1(n21415), 
            .CI1(n21415), .CO0(n21415), .CO1(n15947), .S0(n133[5]), 
            .S1(n133[6]));
    defparam index_1422_add_4_7.INIT0 = "0xc33c";
    defparam index_1422_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n1214), .C1(stm32_counter[0]), 
            .D1(n21274), .CI1(n21274), .CO0(n21274), .CO1(n15908), .S1(n133_adj_2582[0]));
    defparam stm32_counter_1420_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(index[3]), .D0(n15943), .CI0(n15943), 
            .A1(GND_net), .B1(GND_net), .C1(index[4]), .D1(n21412), 
            .CI1(n21412), .CO0(n21412), .CO1(n15945), .S0(n133[3]), 
            .S1(n133[4]));
    defparam index_1422_add_4_5.INIT0 = "0xc33c";
    defparam index_1422_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n15928), .CI0(n15928), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n21391), 
            .CI1(n21391), .CO0(n21391), .CO1(n15930), .S0(n133_adj_2582[21]), 
            .S1(n133_adj_2582[22]));
    defparam stm32_counter_1420_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(index[1]), .D0(n15941), .CI0(n15941), 
            .A1(GND_net), .B1(GND_net), .C1(index[2]), .D1(n21409), 
            .CI1(n21409), .CO0(n21409), .CO1(n15943), .S0(n133[1]), 
            .S1(n133[2]));
    defparam index_1422_add_4_3.INIT0 = "0xc33c";
    defparam index_1422_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@3(401[38],401[43])" *) FA2 index_1422_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(index[0]), .D1(n21277), .CI1(n21277), .CO0(n21277), 
            .CO1(n15941), .S1(n133[0]));
    defparam index_1422_add_4_1.INIT0 = "0xc33c";
    defparam index_1422_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(375[9],411[16])" *) LUT4 i5816_2_lut (.A(int_RHD_TX_Byte[15]), 
            .B(n7379), .Z(n10655));
    defparam i5816_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 i10950_2_lut (.A(n1214), .B(n7423), 
            .Z(n9993));
    defparam i10950_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B))", lineinfo="@3(334[9],334[10])" *) LUT4 i1_2_lut_adj_2509 (.A(stm32_state[1]), 
            .B(stm32_state[3]), .Z(n9862));
    defparam i1_2_lut_adj_2509.INIT = "0xeeee";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_33 (.A0(GND_net), 
            .B0(NUM_DATA[31]), .C0(VCC_net), .D0(n16014), .CI0(n16014), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21331), .CI1(n21331), 
            .CO0(n21331), .S0(n167_adj_2584[31]));
    defparam sub_416_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_33.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_31 (.A0(GND_net), 
            .B0(NUM_DATA[29]), .C0(VCC_net), .D0(n16012), .CI0(n16012), 
            .A1(GND_net), .B1(NUM_DATA[30]), .C1(VCC_net), .D1(n21328), 
            .CI1(n21328), .CO0(n21328), .CO1(n16014), .S0(n59), .S1(n61));
    defparam sub_416_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_31.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+((D)+!C))+!A !(((D)+!C)+!B)))", lineinfo="@3(264[3],356[11])" *) LUT4 i2523_4_lut (.A(stm32_state[1]), 
            .B(init_FIFO_Read), .C(\w_Controller_Mode[0] ), .D(\w_Controller_Mode[1] ), 
            .Z(n10277));
    defparam i2523_4_lut.INIT = "0x5535";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_29 (.A0(GND_net), 
            .B0(NUM_DATA[27]), .C0(VCC_net), .D0(n16010), .CI0(n16010), 
            .A1(GND_net), .B1(NUM_DATA[28]), .C1(VCC_net), .D1(n21325), 
            .CI1(n21325), .CO0(n21325), .CO1(n16012), .S0(n55), .S1(n57));
    defparam sub_416_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_29.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut (.A(n13_adj_2525), .B(n14_adj_2581), 
            .Z(n7373));
    defparam i7_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_2510 (.A(n13_adj_2525), 
            .B(n14_adj_2523), .Z(n7361));
    defparam i7_2_lut_adj_2510.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_2511 (.A(n13_adj_2525), 
            .B(n14_adj_2522), .Z(n7355));
    defparam i7_2_lut_adj_2511.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_10_i4_4_lut (.A(NUM_DATA[0]), 
            .B(NUM_DATA[1]), .C(stm32_counter[1]), .D(stm32_counter[0]), 
            .Z(n4));
    defparam LessThan_10_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .Z(n9_adj_2524));
    defparam i2_2_lut.INIT = "0x2222";
    (* lut_function="((B+(C))+!A)", lineinfo="@3(334[9],334[10])" *) LUT4 i1_2_lut_3_lut_adj_2512 (.A(stm32_state[0]), 
            .B(stm32_state[1]), .C(stm32_state[3]), .Z(n9888));
    defparam i1_2_lut_3_lut_adj_2512.INIT = "0xfdfd";
    (* lut_function="(A+!((C)+!B))", lineinfo="@3(264[3],356[11])" *) LUT4 i5815_2_lut_3_lut (.A(init_FIFO_Read), 
            .B(\w_Controller_Mode[0] ), .C(\w_Controller_Mode[1] ), .Z(n10654));
    defparam i5815_2_lut_3_lut.INIT = "0xaeae";
    (* lut_function="(A (B))" *) LUT4 i3_2_lut_adj_2513 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .Z(n11_adj_2526));
    defparam i3_2_lut_adj_2513.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5799_2_lut (.A(NUM_DATA[30]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[30]));
    defparam i5799_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_2514 (.A(n13), .B(n14_adj_2581), 
            .Z(n7349));
    defparam i7_2_lut_adj_2514.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_2515 (.A(n13), .B(n14_adj_2523), 
            .Z(n7343));
    defparam i7_2_lut_adj_2515.INIT = "0x8888";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_2516 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(stm32_counter[3]), .D(stm32_counter[2]), 
            .Z(n14_adj_2581));
    defparam i6_2_lut_3_lut_4_lut_adj_2516.INIT = "0x1000";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n15938), .CI0(n15938), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21406), .CI1(n21406), 
            .CO0(n21406), .S0(n133_adj_2582[31]));
    defparam stm32_counter_1420_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_33.INIT1 = "0xc33c";
    (* lut_function="((B+((D)+!C))+!A)", lineinfo="@3(307[9],307[10])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_2517 (.A(stm32_state[0]), 
            .B(stm32_state[3]), .C(stm32_state[1]), .D(stm32_state[2]), 
            .Z(n9860));
    defparam i1_2_lut_3_lut_4_lut_adj_2517.INIT = "0xffdf";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n15918), .CI0(n15918), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n21376), 
            .CI1(n21376), .CO0(n21376), .CO1(n15920), .S0(n133_adj_2582[11]), 
            .S1(n133_adj_2582[12]));
    defparam stm32_counter_1420_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_13.INIT1 = "0xc33c";
    (* lut_function="((B+!(C (D)))+!A)", lineinfo="@3(307[9],307[10])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_2518 (.A(stm32_state[0]), 
            .B(stm32_state[3]), .C(stm32_state[1]), .D(stm32_state[2]), 
            .Z(n9861));
    defparam i1_2_lut_3_lut_4_lut_adj_2518.INIT = "0xdfff";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n15936), .CI0(n15936), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n21403), 
            .CI1(n21403), .CO0(n21403), .CO1(n15938), .S0(n133_adj_2582[29]), 
            .S1(n133_adj_2582[30]));
    defparam stm32_counter_1420_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_2519 (.A(n13), .B(n14_adj_2522), 
            .Z(n7335));
    defparam i7_2_lut_adj_2519.INIT = "0x8888";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n15934), .CI0(n15934), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n21400), 
            .CI1(n21400), .CO0(n21400), .CO1(n15936), .S0(n133_adj_2582[27]), 
            .S1(n133_adj_2582[28]));
    defparam stm32_counter_1420_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(401[38],401[43])" *) LUT4 i5922_2_lut (.A(n133[22]), 
            .B(n9579), .Z(n167[22]));
    defparam i5922_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\temp_array[0] [2]));
    defparam \temp_array[0]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [3]));
    defparam \temp_array[0]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [4]));
    defparam \temp_array[0]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [5]));
    defparam \temp_array[0]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [6]));
    defparam \temp_array[0]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [7]));
    defparam \temp_array[0]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [8]));
    defparam \temp_array[0]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [9]));
    defparam \temp_array[0]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [10]));
    defparam \temp_array[0]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [11]));
    defparam \temp_array[0]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [12]));
    defparam \temp_array[0]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [13]));
    defparam \temp_array[0]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [14]));
    defparam \temp_array[0]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[0]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7367), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [15]));
    defparam \temp_array[0]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i15 .SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@3(285[2],355[10])" *) LUT4 i1_2_lut_3_lut_adj_2520 (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .Z(n18_adj_2546));
    defparam i1_2_lut_3_lut_adj_2520.INIT = "0x4040";
    (* lut_function="(!((B)+!A))", lineinfo="@3(264[3],356[11])" *) LUT4 i5800_2_lut (.A(NUM_DATA[29]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[29]));
    defparam i5800_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_2521 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(n9835), .Z(n7399));
    defparam i1_2_lut_3_lut_adj_2521.INIT = "0x4040";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i10998_4_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(stm32_state[2]), .D(n17269), 
            .Z(n17270));
    defparam i10998_4_lut_4_lut.INIT = "0x0040";
    (* lineinfo="@3(318[23],318[36])" *) FA2 stm32_counter_1420_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n15932), .CI0(n15932), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n21397), 
            .CI1(n21397), .CO0(n21397), .CO1(n15934), .S0(n133_adj_2582[25]), 
            .S1(n133_adj_2582[26]));
    defparam stm32_counter_1420_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_1420_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A (((D)+!C)+!B)))" *) LUT4 i1_4_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(n17273), .D(stm32_state[2]), 
            .Z(n16935));
    defparam i1_4_lut_4_lut.INIT = "0x2262";
    (* lut_function="(A+(B))" *) LUT4 i5711_2_lut (.A(stm32_counter[2]), .B(stm32_counter[1]), 
            .Z(n12521));
    defparam i5711_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 i2_2_lut_adj_2522 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .Z(n9));
    defparam i2_2_lut_adj_2522.INIT = "0x4444";
    (* lineinfo="@3(233[27],233[52])" *) \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512,cs_inactive_clks=1) SPI_Master_CS_STM32_1 (pll_clk_internal, 
            maxfan_replicated_net_999, w_reset, n1439[0], o_STM32_SPI_CS_n_c, 
            int_STM32_TX_DV, n10895, GND_net, VCC_net, maxfan_replicated_net_1411, 
            n9861, n12566, n3_adj_2545, {int_STM32_TX_Byte}, o_STM32_SPI_MOSI_c, 
            o_STM32_SPI_Clk_c);
    (* lineinfo="@3(200[27],200[58])" *) \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=1) Controller_RHD_FIFO_1 (pll_clk_internal, 
            w_reset, n3_adj_2527, maxfan_replicated_net_999, \w_Controller_Mode[0] , 
            \w_Controller_Mode[1] , maxfan_replicated_net_1411, o_RHD_SPI_CS_n_c, 
            int_RHD_TX_DV, int_RHD_TX_Ready, i_RHD_SPI_MISO_c, o_RHD_SPI_MOSI_c, 
            VCC_net, o_RHD_SPI_Clk_c, int_RHD_TX_Byte[8], int_RHD_TX_Byte[9], 
            int_RHD_TX_Byte[10], int_RHD_TX_Byte[12], int_RHD_TX_Byte[15], 
            GND_net, int_FIFO_RE, int_FIFO_Q[0], {int_FIFO_COUNT}, int_FIFO_Q[1], 
            int_FIFO_Q[2], int_FIFO_Q[3], int_FIFO_Q[4], int_FIFO_Q[5], 
            int_FIFO_Q[6], int_FIFO_Q[7], int_FIFO_Q[8], int_FIFO_Q[9], 
            int_FIFO_Q[10], int_FIFO_Q[11], int_FIFO_Q[12], int_FIFO_Q[13], 
            int_FIFO_Q[14], int_FIFO_Q[15]);
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=79, LSE_RLINE=79, lineinfo="@3(264[3],356[11])" *) FD1P3XZ \temp_array[5]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7399), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\temp_array[5] [4]));
    defparam \temp_array[5]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i4 .SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512,cs_inactive_clks=1) 
//

module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512,cs_inactive_clks=1) (input pll_clk_internal, 
            input maxfan_replicated_net_999, input w_reset, output n1443, 
            output o_STM32_SPI_CS_n_c, input int_STM32_TX_DV, output n10895, 
            input GND_net, input VCC_net, input maxfan_replicated_net_1411, 
            input n9861, output n12566, output n3, input [511:0]int_STM32_TX_Byte, 
            output o_STM32_SPI_MOSI_c, output o_STM32_SPI_Clk_c);
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    wire [0:0]r_CS_Inactive_Count_N_2447;
    
    wire r_CS_Inactive_Count;
    wire [9:0]n57;
    
    wire n9999;
    (* lineinfo="@6(81[10],81[20])" *) wire [9:0]r_TX_Count;
    
    wire n59, n50, n10016, w_Master_Ready;
    (* lineinfo="@6(78[10],78[17])" *) wire [1:0]r_SM_CS;
    
    wire n10893, int_STM32_TX_Ready_N_2443, n16831, n81, n15980, n21466;
    wire [9:0]n45;
    
    wire n15978, n21463, n15976, n21460, n17193, n9165, n15974, 
        n21457, n21280, n7, n1, n16, n17, VCC_net_2;
    
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i0 (.D(n57[0]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1424__i0.REGSET = "RESET";
    defparam r_TX_Count_1424__i0.SRMODE = "ASYNC";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n59), .SP(VCC_net_2), 
            .CK(pll_clk_internal), .SR(w_reset), .Q(n1443));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_n (.D(n50), 
            .SP(n10016), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_STM32_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i1 (.D(n57[1]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1424__i1.REGSET = "RESET";
    defparam r_TX_Count_1424__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C))))" *) LUT4 i1_4_lut (.A(w_Master_Ready), 
            .B(r_SM_CS[1]), .C(r_SM_CS[0]), .D(n10893), .Z(n10016));
    defparam i1_4_lut.INIT = "0x0323";
    (* lut_function="(!(A))", lineinfo="@6(207[5],207[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_2443));
    defparam i37_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C)))", lineinfo="@6(82[10],82[24])" *) LUT4 i1_2_lut_3_lut (.A(w_Master_Ready), 
            .B(r_SM_CS[0]), .C(n10893), .Z(n10895));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@6(82[10],82[24])" *) LUT4 i2_2_lut_3_lut (.A(w_Master_Ready), 
            .B(r_SM_CS[0]), .C(n10893), .Z(n16831));
    defparam i2_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B))" *) LUT4 i97_2_lut (.A(int_STM32_TX_DV), .B(o_STM32_SPI_CS_n_c), 
            .Z(n81));
    defparam i97_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@6(78[10],78[17])" *) LUT4 i1_4_lut_adj_2459 (.A(r_SM_CS[1]), 
            .B(n81), .C(r_CS_Inactive_Count), .D(n1443), .Z(n59));
    defparam i1_4_lut_adj_2459.INIT = "0x3b0a";
    (* lineinfo="@6(166[31],166[41])" *) FA2 r_TX_Count_1424_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n15980), .CI0(n15980), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n21466), 
            .CI1(n21466), .CO0(n21466), .S0(n45[8]), .S1(n45[9]));
    defparam r_TX_Count_1424_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_1424_add_4_10.INIT1 = "0xc33c";
    (* lineinfo="@6(166[31],166[41])" *) FA2 r_TX_Count_1424_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n15978), .CI0(n15978), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n21463), 
            .CI1(n21463), .CO0(n21463), .CO1(n15980), .S0(n45[6]), .S1(n45[7]));
    defparam r_TX_Count_1424_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_1424_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@6(166[31],166[41])" *) FA2 r_TX_Count_1424_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n15976), .CI0(n15976), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n21460), 
            .CI1(n21460), .CO0(n21460), .CO1(n15978), .S0(n45[4]), .S1(n45[5]));
    defparam r_TX_Count_1424_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_1424_add_4_6.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i2 (.D(n57[2]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1424__i2.REGSET = "RESET";
    defparam r_TX_Count_1424__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i3 (.D(n57[3]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1424__i3.REGSET = "RESET";
    defparam r_TX_Count_1424__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i4 (.D(n57[4]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1424__i4.REGSET = "RESET";
    defparam r_TX_Count_1424__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i5 (.D(n57[5]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Count[5]));
    defparam r_TX_Count_1424__i5.REGSET = "RESET";
    defparam r_TX_Count_1424__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i6 (.D(n57[6]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Count[6]));
    defparam r_TX_Count_1424__i6.REGSET = "RESET";
    defparam r_TX_Count_1424__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i7 (.D(n57[7]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Count[7]));
    defparam r_TX_Count_1424__i7.REGSET = "RESET";
    defparam r_TX_Count_1424__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i8 (.D(n57[8]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Count[8]));
    defparam r_TX_Count_1424__i8.REGSET = "RESET";
    defparam r_TX_Count_1424__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1424__i9 (.D(n57[9]), 
            .SP(n9999), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Count[9]));
    defparam r_TX_Count_1424__i9.REGSET = "RESET";
    defparam r_TX_Count_1424__i9.SRMODE = "ASYNC";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n17193), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_SM_CS[0]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n9165), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_SM_CS[1]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="(A (D)+!A (B+(C+(D))))", lineinfo="@6(207[5],207[112])" *) LUT4 i5756_2_lut_4_lut (.A(int_STM32_TX_DV), 
            .B(n1443), .C(n10895), .D(n9861), .Z(n12566));
    defparam i5756_2_lut_4_lut.INIT = "0xff54";
    (* lut_function="(!(A+(B (D)+!B ((D)+!C))))", lineinfo="@6(207[5],207[112])" *) LUT4 select_93_Select_3_i3_2_lut_4_lut (.A(int_STM32_TX_DV), 
            .B(n1443), .C(n10895), .D(n9861), .Z(n3));
    defparam select_93_Select_3_i3_2_lut_4_lut.INIT = "0x0054";
    (* lineinfo="@6(166[31],166[41])" *) FA2 r_TX_Count_1424_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n15974), .CI0(n15974), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n21457), 
            .CI1(n21457), .CO0(n21457), .CO1(n15976), .S0(n45[2]), .S1(n45[3]));
    defparam r_TX_Count_1424_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_1424_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@6(166[31],166[41])" *) FA2 r_TX_Count_1424_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_2443), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n21280), 
            .CI1(n21280), .CO0(n21280), .CO1(n15974), .S0(n45[0]), .S1(n45[1]));
    defparam r_TX_Count_1424_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_1424_add_4_2.INIT1 = "0xc33c";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i21_4_lut (.A(o_STM32_SPI_CS_n_c), 
            .B(n10893), .C(r_SM_CS[0]), .D(w_Master_Ready), .Z(n7));
    defparam i21_4_lut.INIT = "0xca0a";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_2460 (.A(r_SM_CS[1]), 
            .B(n10895), .C(n7), .D(int_STM32_TX_DV), .Z(n9999));
    defparam i1_4_lut_adj_2460.INIT = "0x5044";
    (* lut_function="(A+(B (C)))" *) LUT4 i91_3_lut (.A(n16831), .B(r_SM_CS[1]), 
            .C(r_CS_Inactive_Count), .Z(n9165));
    defparam i91_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n10895), .B(n45[0]), 
            .Z(n57[0]));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C)))", lineinfo="@3(174[9],174[24])" *) LUT4 i1_3_lut (.A(int_STM32_TX_DV), 
            .B(o_STM32_SPI_CS_n_c), .C(n1443), .Z(n1));
    defparam i1_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B (C (D))+!B (C)))", lineinfo="@3(174[9],174[24])" *) LUT4 i1_4_lut_adj_2461 (.A(n1), 
            .B(w_Master_Ready), .C(r_SM_CS[0]), .D(n10893), .Z(n17193));
    defparam i1_4_lut_adj_2461.INIT = "0xfaba";
    (* lut_function="(A (B))", lineinfo="@6(166[31],166[41])" *) LUT4 i5933_2_lut (.A(n45[9]), 
            .B(n10895), .Z(n57[9]));
    defparam i5933_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(166[31],166[41])" *) LUT4 i5932_2_lut (.A(n45[8]), 
            .B(n10895), .Z(n57[8]));
    defparam i5932_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_2462 (.A(n10895), .B(n45[7]), 
            .Z(n57[7]));
    defparam i1_2_lut_adj_2462.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_2463 (.A(n10895), .B(n45[6]), 
            .Z(n57[6]));
    defparam i1_2_lut_adj_2463.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_2464 (.A(n10895), .B(n45[5]), 
            .Z(n57[5]));
    defparam i1_2_lut_adj_2464.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_2465 (.A(n10895), .B(n45[4]), 
            .Z(n57[4]));
    defparam i1_2_lut_adj_2465.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_2466 (.A(n10895), .B(n45[3]), 
            .Z(n57[3]));
    defparam i1_2_lut_adj_2466.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_2467 (.A(n10895), .B(n45[2]), 
            .Z(n57[2]));
    defparam i1_2_lut_adj_2467.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_2468 (.A(n10895), .B(n45[1]), 
            .Z(n57[1]));
    defparam i1_2_lut_adj_2468.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_TX_Count[7]), 
            .B(r_TX_Count[3]), .C(r_TX_Count[4]), .D(r_TX_Count[6]), .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_TX_Count[0]), 
            .B(r_TX_Count[8]), .C(r_TX_Count[9]), .D(r_TX_Count[2]), .Z(n17));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17), .B(r_TX_Count[5]), 
            .C(n16), .D(r_TX_Count[1]), .Z(n10893));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+!(B+(C))))", lineinfo="@6(82[10],82[24])" *) LUT4 i1_3_lut_adj_2469 (.A(r_SM_CS[1]), 
            .B(n16831), .C(r_CS_Inactive_Count), .Z(r_CS_Inactive_Count_N_2447[0]));
    defparam i1_3_lut_adj_2469.INIT = "0x5454";
    (* lut_function="(A+!(B+!(C)))", lineinfo="@6(153[7],184[16])" *) LUT4 i1_3_lut_3_lut (.A(r_SM_CS[0]), 
            .B(int_STM32_TX_DV), .C(o_STM32_SPI_CS_n_c), .Z(n50));
    defparam i1_3_lut_3_lut.INIT = "0xbaba";
    (* lineinfo="@6(119[18],119[40])" *) \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) SPI_Master_1 (pll_clk_internal, 
            w_reset, maxfan_replicated_net_999, int_STM32_TX_DV, w_Master_Ready, 
            {int_STM32_TX_Byte}, o_STM32_SPI_MOSI_c, maxfan_replicated_net_1411, 
            VCC_net, o_STM32_SPI_Clk_c, int_STM32_TX_Ready_N_2443, GND_net);
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_c (.D(r_CS_Inactive_Count_N_2447[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count));
    defparam r_CS_Inactive_Count_c.REGSET = "SET";
    defparam r_CS_Inactive_Count_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) 
//

module \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) (input pll_clk_internal, 
            input w_reset, input maxfan_replicated_net_999, input int_STM32_TX_DV, 
            output w_Master_Ready, input [511:0]int_STM32_TX_Byte, output o_STM32_SPI_MOSI_c, 
            input maxfan_replicated_net_1411, input VCC_net, output o_STM32_SPI_Clk_c, 
            input int_STM32_TX_Ready_N_2443, input GND_net);
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    wire n20187;
    (* lineinfo="@5(49[10],49[19])" *) wire [511:0]r_TX_Byte;
    (* lineinfo="@5(52[10],52[24])" *) wire [8:0]r_TX_Bit_Count;
    
    wire n18179, n10624, n10625;
    (* lineinfo="@5(45[10],45[25])" *) wire [10:0]r_SPI_Clk_Edges;
    
    wire n20181, n18182, n20175, n18185, n19407, n19410;
    wire [10:0]r_SPI_Clk_Edges_10__N_1732;
    
    wire n20169, n18188, n20163, n18191, n19356, n18176, n20157, 
        n18170, n19344, n18194, r_TX_DV, n20151, n18197, n20145, 
        n18200, n10622, n20139, n18203, n20133, n18206, w_Master_Ready_N_2448, 
        n19428, n20127, n19374, n18209, n20121, n18212, n20115, 
        n18215, n20109, n18218, r_Trailing_Edge_N_2453, r_Trailing_Edge, 
        n20103, n18221, n20097, n18224, n19404, n20091, n19386, 
        n18227, n20085, n18230, n19476, n20079, n19368, n18233, 
        n20073, n18236, n20067, n18239, n20061, n18245, n20055, 
        n18248, n20049, n18251, n19401;
    wire [8:0]r_TX_Bit_Count_8__N_2255;
    
    wire n17285, n10619, n19446, n20043, n10632, n19440, n18254, 
        n20037, n18257, n10630, n10617, n19347, n10628, n19530, 
        n20031, n1197, n10010, n10626, n19512, n18260, n20025, 
        n18263, n19776, n19818, n18390, n19806, n18397, n10615, 
        n10613, n20019, r_SPI_Clk, n18266, n19500, n18242, n20013, 
        n19494, n18269, n20007, n18272, n20001, n18275, n19995, 
        n96, r_SPI_Clk_Count, r_SPI_Clk_N_2452, n18278, n19989, n18281, 
        n19983, n18284, n19977, n18287, n19971, n18332, n19668, 
        n19965, n19584, n18335, n19959, n18290, n19953, n19956, 
        n21, n502;
    wire [10:0]n62;
    
    wire n14, n15, n16810, n19734, n19878, n18369;
    wire [8:0]n52;
    
    wire n19947, n18344, n19941, n19644, n19812, n18315, n18293, 
        n10027, n19422, n18329, n19935, n19938, n19554, n19929, 
        n19524, n18350, n19923, n18296, n19917, n18353, n19911, 
        n18356, n19905, n19908, n19602, n19899, n19572, n18299, 
        n19893, n18362, n8, n9, n12, n11, n18348, n18360, n19887, 
        n18342, n19398, n19890, n19482, n19881, n19674, n18302, 
        n19704, n19875, n319, n320, n323, n322, n18338, n19680, 
        n19332, n20220, n18165, n19686, n19722, n19869, n18371, 
        n19698, n19863, n18374, n19857, n18305, n19746, n19851, 
        n19710, n18377, n19845, n18380, n19395, n19839, n18308, 
        n19758, n19833, n19590, n18383, n16042, n21478, n19338, 
        n18167, n19389, n19827, n18386, n16040, n21475, n19632, 
        n19821, n16038, n21472, n16036, n21469, n19578, n18311, 
        n21334, n19815, n19809, n19803, n19797, n18395, n19770, 
        n19791, n18394, n18398, n19536, n19785, n19434, n18317, 
        n19779, n18320, n19773, n19767, n20265, n18145, n18, n16, 
        n20259, n16025, n21268, n20, n19488, n19761, n19596, n18382, 
        n20253, n16023, n21265, n19755, n18146, n20247, n19692, 
        n19749, n19656, n18376, n18149, n20241, n19743, n18152, 
        n20235, n19737, n18370, n18155, n20229, n18158, n20223, 
        n18161, n19650, n19731, n19620, n19308, n20217, n20211, 
        n19725, n18361, n20205, n20199, n18173, n19719, n20193, 
        n19713, n18355, n19350, n19707, n19314, n19392, n19470, 
        n19701, n19695, n19341, n19383, n16021, n21262, n19689, 
        n19335, n19683, n19662, n19677, n19614, n19542, n19671, 
        n16019, n21154, n19320, n19377, n19665, n19380, n19626, 
        n19659, n16017, n21151, n19608, n19653, n21148, n19647, 
        n19638, n19641, n19329, n19371, n19560, n19635, n19518, 
        n19629, n19623, n19323, n19617, n19365, n19326, n19566, 
        n19611, n19548, n19299, n19605, n19317, n19359, n19599, 
        n19593, n19362, n19587, n19311, n19581, n19353, n19575, 
        n19569, n19302, n19305, n19563, n19557, n19464, n19551, 
        n19458, n19545, n19539, n19506, n19533, n19452, n19527, 
        n19416, n19521, n19515, n19509, n309, n19503, n310, n19497, 
        n313, n19491, n312, n19485, n19479, n19473, n19467, n19461, 
        n19455, n19449, n19443, n19437, n19431, n19425, n19419, 
        n19413, VCC_net_2;
    
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20187_bdd_4_lut (.A(n20187), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n18179));
    defparam n20187_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(r_SPI_Clk_Edges_10__N_1732[10]), 
            .SP(n10625), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_109  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n20181));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_109 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20181_bdd_4_lut (.A(n20181), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n18182));
    defparam n20181_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_108  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[214]), .C(r_TX_Byte[215]), .D(r_TX_Bit_Count[1]), 
            .Z(n20175));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_108 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20175_bdd_4_lut (.A(n20175), 
            .B(r_TX_Byte[213]), .C(r_TX_Byte[212]), .D(r_TX_Bit_Count[1]), 
            .Z(n18185));
    defparam n20175_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19407_bdd_4_lut (.A(n19407), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n19410));
    defparam n19407_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_107  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n20169));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_107 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20169_bdd_4_lut (.A(n20169), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n18188));
    defparam n20169_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_106  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n20163));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_106 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20163_bdd_4_lut (.A(n20163), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n18191));
    defparam n20163_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_28  (.A(r_TX_Bit_Count[2]), 
            .B(n19356), .C(n18176), .D(r_TX_Bit_Count[3]), .Z(n20157));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20157_bdd_4_lut (.A(n20157), 
            .B(n18170), .C(n19344), .D(r_TX_Bit_Count[3]), .Z(n18194));
    defparam n20157_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n10622), 
            .SP(n10625), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_105  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n20151));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_105 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20151_bdd_4_lut (.A(n20151), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n18197));
    defparam n20151_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_104  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n20145));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_104 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20145_bdd_4_lut (.A(n20145), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n18200));
    defparam n20145_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(w_Master_Ready_N_2448), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_103  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n20139));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_103 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20139_bdd_4_lut (.A(n20139), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n18203));
    defparam n20139_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_102  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[222]), .C(r_TX_Byte[223]), .D(r_TX_Bit_Count[1]), 
            .Z(n20133));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_102 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20133_bdd_4_lut (.A(n20133), 
            .B(r_TX_Byte[221]), .C(r_TX_Byte[220]), .D(r_TX_Bit_Count[1]), 
            .Z(n18206));
    defparam n20133_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2453), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_27  (.A(r_TX_Bit_Count[2]), 
            .B(n19428), .C(n18206), .D(r_TX_Bit_Count[3]), .Z(n20127));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20127_bdd_4_lut (.A(n20127), 
            .B(n18185), .C(n19374), .D(r_TX_Bit_Count[3]), .Z(n18209));
    defparam n20127_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_101  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n20121));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_101 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20121_bdd_4_lut (.A(n20121), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n18212));
    defparam n20121_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_100  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n20115));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_100 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20115_bdd_4_lut (.A(n20115), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n18215));
    defparam n20115_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_99  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[230]), .C(r_TX_Byte[231]), .D(r_TX_Bit_Count[1]), 
            .Z(n20109));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_99 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20109_bdd_4_lut (.A(n20109), 
            .B(r_TX_Byte[229]), .C(r_TX_Byte[228]), .D(r_TX_Bit_Count[1]), 
            .Z(n18218));
    defparam n20109_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_98  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[486]), .C(r_TX_Byte[487]), .D(r_TX_Bit_Count[1]), 
            .Z(n20103));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_98 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20103_bdd_4_lut (.A(n20103), 
            .B(r_TX_Byte[485]), .C(r_TX_Byte[484]), .D(r_TX_Bit_Count[1]), 
            .Z(n18221));
    defparam n20103_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_97  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[494]), .C(r_TX_Byte[495]), .D(r_TX_Bit_Count[1]), 
            .Z(n20097));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_97 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20097_bdd_4_lut (.A(n20097), 
            .B(r_TX_Byte[493]), .C(r_TX_Byte[492]), .D(r_TX_Bit_Count[1]), 
            .Z(n18224));
    defparam n20097_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_26  (.A(r_TX_Bit_Count[2]), 
            .B(n19404), .C(n18197), .D(r_TX_Bit_Count[3]), .Z(n20091));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20091_bdd_4_lut (.A(n20091), 
            .B(n18191), .C(n19386), .D(r_TX_Bit_Count[3]), .Z(n18227));
    defparam n20091_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_96  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n20085));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_96 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20085_bdd_4_lut (.A(n20085), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n18230));
    defparam n20085_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_25  (.A(r_TX_Bit_Count[2]), 
            .B(n19476), .C(n18230), .D(r_TX_Bit_Count[3]), .Z(n20079));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20079_bdd_4_lut (.A(n20079), 
            .B(n18182), .C(n19368), .D(r_TX_Bit_Count[3]), .Z(n18233));
    defparam n20079_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_95  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[46]), .C(r_TX_Byte[47]), .D(r_TX_Bit_Count[1]), 
            .Z(n20073));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_95 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20073_bdd_4_lut (.A(n20073), 
            .B(r_TX_Byte[45]), .C(r_TX_Byte[44]), .D(r_TX_Bit_Count[1]), 
            .Z(n18236));
    defparam n20073_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_94  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[502]), .C(r_TX_Byte[503]), .D(r_TX_Bit_Count[1]), 
            .Z(n20067));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_94 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20067_bdd_4_lut (.A(n20067), 
            .B(r_TX_Byte[501]), .C(r_TX_Byte[500]), .D(r_TX_Bit_Count[1]), 
            .Z(n18239));
    defparam n20067_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_8__N_2255[0]), 
            .SP(n17285), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_93  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n20061));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_93 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20061_bdd_4_lut (.A(n20061), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n18245));
    defparam n20061_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_92  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n20055));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_92 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20055_bdd_4_lut (.A(n20055), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n18248));
    defparam n20055_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_91  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n20049));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_91 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20049_bdd_4_lut (.A(n20049), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n18251));
    defparam n20049_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n19401));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n10619), 
            .SP(n10625), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n10632), 
            .SP(n10625), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_24  (.A(r_TX_Bit_Count[2]), 
            .B(n19446), .C(n18215), .D(r_TX_Bit_Count[3]), .Z(n20043));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n10630), 
            .SP(n10625), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20043_bdd_4_lut (.A(n20043), 
            .B(n18212), .C(n19440), .D(r_TX_Bit_Count[3]), .Z(n18254));
    defparam n20043_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_90  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[254]), .C(r_TX_Byte[255]), .D(r_TX_Bit_Count[1]), 
            .Z(n20037));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_90 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20037_bdd_4_lut (.A(n20037), 
            .B(r_TX_Byte[253]), .C(r_TX_Byte[252]), .D(r_TX_Bit_Count[1]), 
            .Z(n18257));
    defparam n20037_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n10617), 
            .SP(n10625), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n10628), 
            .SP(n10625), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[202]), .C(r_TX_Byte[203]), .D(r_TX_Bit_Count[1]), 
            .Z(n19347));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n1197), 
            .SP(n10010), .CK(pll_clk_internal), .SR(w_reset), .Q(o_STM32_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_23  (.A(r_TX_Bit_Count[2]), 
            .B(n19530), .C(n18257), .D(r_TX_Bit_Count[3]), .Z(n20031));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19401_bdd_4_lut (.A(n19401), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n19404));
    defparam n19401_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n10626), 
            .SP(n10625), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n10615), 
            .SP(n10625), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20031_bdd_4_lut (.A(n20031), 
            .B(n18248), .C(n19512), .D(r_TX_Bit_Count[3]), .Z(n18260));
    defparam n20031_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_89  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[78]), .C(r_TX_Byte[79]), .D(r_TX_Bit_Count[1]), 
            .Z(n20025));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_89 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20025_bdd_4_lut (.A(n20025), 
            .B(r_TX_Byte[77]), .C(r_TX_Byte[76]), .D(r_TX_Bit_Count[1]), 
            .Z(n18263));
    defparam n20025_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10646_3_lut (.A(n19776), 
            .B(n19818), .C(r_TX_Bit_Count[2]), .Z(n18390));
    defparam i10646_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10653_3_lut (.A(n18390), 
            .B(n19806), .C(r_TX_Bit_Count[3]), .Z(n18397));
    defparam i10653_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n10613), 
            .SP(n10625), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_STM32_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_88  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[262]), .C(r_TX_Byte[263]), .D(r_TX_Bit_Count[1]), 
            .Z(n20019));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_88 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Count_c (.D(n96), 
            .SP(int_STM32_TX_Ready_N_2443), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(r_SPI_Clk_Count));
    defparam r_SPI_Clk_Count_c.REGSET = "RESET";
    defparam r_SPI_Clk_Count_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20019_bdd_4_lut (.A(n20019), 
            .B(r_TX_Byte[261]), .C(r_TX_Byte[260]), .D(r_TX_Bit_Count[1]), 
            .Z(n18266));
    defparam n20019_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_22  (.A(r_TX_Bit_Count[2]), 
            .B(n19500), .C(n18242), .D(r_TX_Bit_Count[3]), .Z(n20013));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20013_bdd_4_lut (.A(n20013), 
            .B(n18239), .C(n19494), .D(r_TX_Bit_Count[3]), .Z(n18269));
    defparam n20013_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_87  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[142]), .C(r_TX_Byte[143]), .D(r_TX_Bit_Count[1]), 
            .Z(n20007));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_87 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20007_bdd_4_lut (.A(n20007), 
            .B(r_TX_Byte[141]), .C(r_TX_Byte[140]), .D(r_TX_Bit_Count[1]), 
            .Z(n18272));
    defparam n20007_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_86  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[270]), .C(r_TX_Byte[271]), .D(r_TX_Bit_Count[1]), 
            .Z(n20001));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_86 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20001_bdd_4_lut (.A(n20001), 
            .B(r_TX_Byte[269]), .C(r_TX_Byte[268]), .D(r_TX_Bit_Count[1]), 
            .Z(n18275));
    defparam n20001_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_85  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[278]), .C(r_TX_Byte[279]), .D(r_TX_Bit_Count[1]), 
            .Z(n19995));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_85 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(r_SPI_Clk_N_2452), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19995_bdd_4_lut (.A(n19995), 
            .B(r_TX_Byte[277]), .C(r_TX_Byte[276]), .D(r_TX_Bit_Count[1]), 
            .Z(n18278));
    defparam n19995_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_84  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[150]), .C(r_TX_Byte[151]), .D(r_TX_Bit_Count[1]), 
            .Z(n19989));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_84 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19989_bdd_4_lut (.A(n19989), 
            .B(r_TX_Byte[149]), .C(r_TX_Byte[148]), .D(r_TX_Bit_Count[1]), 
            .Z(n18281));
    defparam n19989_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_83  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[86]), .C(r_TX_Byte[87]), .D(r_TX_Bit_Count[1]), 
            .Z(n19983));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_83 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19983_bdd_4_lut (.A(n19983), 
            .B(r_TX_Byte[85]), .C(r_TX_Byte[84]), .D(r_TX_Bit_Count[1]), 
            .Z(n18284));
    defparam n19983_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_82  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n19977));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_82 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19977_bdd_4_lut (.A(n19977), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n18287));
    defparam n19977_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[94]), .C(r_TX_Byte[95]), .D(r_TX_Bit_Count[1]), 
            .Z(n19971));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19971_bdd_4_lut (.A(n19971), 
            .B(r_TX_Byte[93]), .C(r_TX_Byte[92]), .D(r_TX_Bit_Count[1]), 
            .Z(n18332));
    defparam n19971_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_21  (.A(r_TX_Bit_Count[2]), 
            .B(n19668), .C(n18332), .D(r_TX_Bit_Count[3]), .Z(n19965));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19965_bdd_4_lut (.A(n19965), 
            .B(n18284), .C(n19584), .D(r_TX_Bit_Count[3]), .Z(n18335));
    defparam n19965_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[38]), .C(r_TX_Byte[39]), .D(r_TX_Bit_Count[1]), 
            .Z(n19959));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19959_bdd_4_lut (.A(n19959), 
            .B(r_TX_Byte[37]), .C(r_TX_Byte[36]), .D(r_TX_Bit_Count[1]), 
            .Z(n18290));
    defparam n19959_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[334]), .C(r_TX_Byte[335]), .D(r_TX_Bit_Count[1]), 
            .Z(n19953));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19953_bdd_4_lut (.A(n19953), 
            .B(r_TX_Byte[333]), .C(r_TX_Byte[332]), .D(r_TX_Bit_Count[1]), 
            .Z(n19956));
    defparam n19953_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(84[7],105[14])" *) LUT4 i1917_2_lut (.A(r_SPI_Clk_Count), 
            .B(n21), .Z(n96));
    defparam i1917_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_49_i502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10498_3_lut (.A(n502), 
            .B(r_TX_Byte[510]), .C(r_TX_Bit_Count[1]), .Z(n18242));
    defparam i10498_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5684_2_lut (.A(n62[9]), 
            .B(int_STM32_TX_DV), .Z(n10613));
    defparam i5684_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@5(71[5],106[12])" *) LUT4 i2933_2_lut_3_lut (.A(n21), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk), .Z(r_SPI_Clk_N_2452));
    defparam i2933_2_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5716_2_lut_3_lut (.A(n21), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk_Count), .Z(r_Trailing_Edge_N_2453));
    defparam i5716_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5685_2_lut (.A(n62[8]), 
            .B(int_STM32_TX_DV), .Z(n10615));
    defparam i5685_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@5(71[5],106[12])" *) LUT4 i3879_2_lut (.A(int_STM32_TX_DV), 
            .B(n21), .Z(n10625));
    defparam i3879_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5691_2_lut (.A(n62[4]), 
            .B(int_STM32_TX_DV), .Z(n10624));
    defparam i5691_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5692_2_lut (.A(n62[3]), 
            .B(int_STM32_TX_DV), .Z(n10626));
    defparam i5692_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5_3_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .C(r_TX_Bit_Count[8]), .Z(n14));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i6_4_lut (.A(r_TX_Bit_Count[7]), 
            .B(r_TX_Bit_Count[5]), .C(r_TX_Bit_Count[6]), .D(r_TX_Bit_Count[4]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i8_4_lut (.A(n15), 
            .B(r_TX_Bit_Count[3]), .C(n14), .D(r_TX_Bit_Count[2]), .Z(n16810));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10625_3_lut (.A(n19734), 
            .B(n19878), .C(r_TX_Bit_Count[8]), .Z(n18369));
    defparam i10625_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i55_4_lut (.A(n18369), 
            .B(r_TX_Byte[511]), .C(n16810), .D(r_TX_DV), .Z(n1197));
    defparam i55_4_lut.INIT = "0xccca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5693_2_lut (.A(n62[2]), 
            .B(int_STM32_TX_DV), .Z(n10628));
    defparam i5693_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5686_2_lut (.A(n62[7]), 
            .B(int_STM32_TX_DV), .Z(n10617));
    defparam i5686_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5694_2_lut (.A(n62[1]), 
            .B(int_STM32_TX_DV), .Z(n10630));
    defparam i5694_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5701_2_lut (.A(n62[0]), 
            .B(int_STM32_TX_DV), .Z(n10632));
    defparam i5701_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5687_2_lut (.A(n62[6]), 
            .B(int_STM32_TX_DV), .Z(n10619));
    defparam i5687_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@5(135[7],145[14])" *) LUT4 i5708_3_lut (.A(n52[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_8__N_2255[0]));
    defparam i5708_3_lut.INIT = "0xcece";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[174]), .C(r_TX_Byte[175]), .D(r_TX_Bit_Count[1]), 
            .Z(n19947));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19947_bdd_4_lut (.A(n19947), 
            .B(r_TX_Byte[173]), .C(r_TX_Byte[172]), .D(r_TX_Bit_Count[1]), 
            .Z(n18344));
    defparam n19947_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[286]), .C(r_TX_Byte[287]), .D(r_TX_Bit_Count[1]), 
            .Z(n19941));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10571_3_lut (.A(n19644), 
            .B(n19812), .C(r_TX_Bit_Count[2]), .Z(n18315));
    defparam i10571_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19941_bdd_4_lut (.A(n19941), 
            .B(r_TX_Byte[285]), .C(r_TX_Byte[284]), .D(r_TX_Bit_Count[1]), 
            .Z(n18293));
    defparam n19941_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(int_STM32_TX_Byte[64]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(int_STM32_TX_Byte[65]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(int_STM32_TX_Byte[66]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(int_STM32_TX_Byte[67]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(int_STM32_TX_Byte[68]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(int_STM32_TX_Byte[69]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(int_STM32_TX_Byte[70]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(int_STM32_TX_Byte[71]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(int_STM32_TX_Byte[72]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(int_STM32_TX_Byte[73]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(int_STM32_TX_Byte[74]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(int_STM32_TX_Byte[75]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(int_STM32_TX_Byte[76]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(int_STM32_TX_Byte[77]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(int_STM32_TX_Byte[78]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(int_STM32_TX_Byte[79]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(int_STM32_TX_Byte[80]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(int_STM32_TX_Byte[81]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(int_STM32_TX_Byte[82]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(int_STM32_TX_Byte[83]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(int_STM32_TX_Byte[84]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(int_STM32_TX_Byte[85]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(int_STM32_TX_Byte[86]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(int_STM32_TX_Byte[87]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(int_STM32_TX_Byte[88]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(int_STM32_TX_Byte[89]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(int_STM32_TX_Byte[90]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(int_STM32_TX_Byte[91]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(int_STM32_TX_Byte[92]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(int_STM32_TX_Byte[93]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(int_STM32_TX_Byte[94]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(int_STM32_TX_Byte[95]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(int_STM32_TX_Byte[96]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(int_STM32_TX_Byte[97]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(int_STM32_TX_Byte[98]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(int_STM32_TX_Byte[99]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(int_STM32_TX_Byte[100]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(int_STM32_TX_Byte[101]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(int_STM32_TX_Byte[102]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(int_STM32_TX_Byte[103]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(int_STM32_TX_Byte[104]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(int_STM32_TX_Byte[105]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(int_STM32_TX_Byte[106]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(int_STM32_TX_Byte[107]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(int_STM32_TX_Byte[108]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(int_STM32_TX_Byte[109]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(int_STM32_TX_Byte[110]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(int_STM32_TX_Byte[111]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(int_STM32_TX_Byte[112]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(int_STM32_TX_Byte[113]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(int_STM32_TX_Byte[114]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(int_STM32_TX_Byte[115]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(int_STM32_TX_Byte[116]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(int_STM32_TX_Byte[117]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(int_STM32_TX_Byte[118]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(int_STM32_TX_Byte[119]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(int_STM32_TX_Byte[120]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(int_STM32_TX_Byte[121]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(int_STM32_TX_Byte[122]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(int_STM32_TX_Byte[123]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(int_STM32_TX_Byte[124]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(int_STM32_TX_Byte[125]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(int_STM32_TX_Byte[126]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(int_STM32_TX_Byte[127]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(int_STM32_TX_Byte[128]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(int_STM32_TX_Byte[129]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(int_STM32_TX_Byte[130]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(int_STM32_TX_Byte[131]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(int_STM32_TX_Byte[132]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(int_STM32_TX_Byte[133]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(int_STM32_TX_Byte[134]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(int_STM32_TX_Byte[135]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(int_STM32_TX_Byte[136]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(int_STM32_TX_Byte[137]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(int_STM32_TX_Byte[138]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(int_STM32_TX_Byte[139]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(int_STM32_TX_Byte[140]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(int_STM32_TX_Byte[141]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(int_STM32_TX_Byte[142]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(int_STM32_TX_Byte[143]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(int_STM32_TX_Byte[144]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(int_STM32_TX_Byte[145]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(int_STM32_TX_Byte[146]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(int_STM32_TX_Byte[147]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(int_STM32_TX_Byte[148]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(int_STM32_TX_Byte[149]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(int_STM32_TX_Byte[150]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(int_STM32_TX_Byte[151]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(int_STM32_TX_Byte[152]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(int_STM32_TX_Byte[153]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(int_STM32_TX_Byte[154]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(int_STM32_TX_Byte[155]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(int_STM32_TX_Byte[156]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(int_STM32_TX_Byte[157]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(int_STM32_TX_Byte[158]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(int_STM32_TX_Byte[159]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(int_STM32_TX_Byte[160]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(int_STM32_TX_Byte[161]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(int_STM32_TX_Byte[162]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(int_STM32_TX_Byte[163]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(int_STM32_TX_Byte[164]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(int_STM32_TX_Byte[165]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(int_STM32_TX_Byte[166]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(int_STM32_TX_Byte[167]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(int_STM32_TX_Byte[168]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(int_STM32_TX_Byte[169]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(int_STM32_TX_Byte[170]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(int_STM32_TX_Byte[171]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(int_STM32_TX_Byte[172]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(int_STM32_TX_Byte[173]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(int_STM32_TX_Byte[174]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(int_STM32_TX_Byte[175]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(int_STM32_TX_Byte[176]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(int_STM32_TX_Byte[177]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(int_STM32_TX_Byte[178]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(int_STM32_TX_Byte[179]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(int_STM32_TX_Byte[180]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(int_STM32_TX_Byte[181]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(int_STM32_TX_Byte[182]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(int_STM32_TX_Byte[183]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(int_STM32_TX_Byte[184]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(int_STM32_TX_Byte[185]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(int_STM32_TX_Byte[186]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(int_STM32_TX_Byte[187]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(int_STM32_TX_Byte[188]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(int_STM32_TX_Byte[189]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(int_STM32_TX_Byte[190]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(int_STM32_TX_Byte[191]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(int_STM32_TX_Byte[192]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(int_STM32_TX_Byte[193]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(int_STM32_TX_Byte[194]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(int_STM32_TX_Byte[195]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(int_STM32_TX_Byte[196]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(int_STM32_TX_Byte[197]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(int_STM32_TX_Byte[198]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(int_STM32_TX_Byte[199]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(int_STM32_TX_Byte[200]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(int_STM32_TX_Byte[201]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(int_STM32_TX_Byte[202]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(int_STM32_TX_Byte[203]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(int_STM32_TX_Byte[204]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(int_STM32_TX_Byte[205]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(int_STM32_TX_Byte[206]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(int_STM32_TX_Byte[207]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(int_STM32_TX_Byte[208]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(int_STM32_TX_Byte[209]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(int_STM32_TX_Byte[210]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(int_STM32_TX_Byte[211]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(int_STM32_TX_Byte[212]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(int_STM32_TX_Byte[213]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(int_STM32_TX_Byte[214]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(int_STM32_TX_Byte[215]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(int_STM32_TX_Byte[216]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(int_STM32_TX_Byte[217]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(int_STM32_TX_Byte[218]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(int_STM32_TX_Byte[219]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(int_STM32_TX_Byte[220]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(int_STM32_TX_Byte[221]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(int_STM32_TX_Byte[222]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(int_STM32_TX_Byte[223]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(int_STM32_TX_Byte[224]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(int_STM32_TX_Byte[225]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(int_STM32_TX_Byte[226]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(int_STM32_TX_Byte[227]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(int_STM32_TX_Byte[228]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(int_STM32_TX_Byte[229]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(int_STM32_TX_Byte[230]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(int_STM32_TX_Byte[231]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(int_STM32_TX_Byte[232]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(int_STM32_TX_Byte[233]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(int_STM32_TX_Byte[234]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(int_STM32_TX_Byte[235]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(int_STM32_TX_Byte[236]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(int_STM32_TX_Byte[237]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(int_STM32_TX_Byte[238]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(int_STM32_TX_Byte[239]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(int_STM32_TX_Byte[240]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(int_STM32_TX_Byte[241]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(int_STM32_TX_Byte[242]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(int_STM32_TX_Byte[243]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(int_STM32_TX_Byte[244]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(int_STM32_TX_Byte[245]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(int_STM32_TX_Byte[246]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(int_STM32_TX_Byte[247]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(int_STM32_TX_Byte[248]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(int_STM32_TX_Byte[249]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(int_STM32_TX_Byte[250]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(int_STM32_TX_Byte[251]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(int_STM32_TX_Byte[252]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(int_STM32_TX_Byte[253]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(int_STM32_TX_Byte[254]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(int_STM32_TX_Byte[255]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(int_STM32_TX_Byte[256]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(int_STM32_TX_Byte[257]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(int_STM32_TX_Byte[258]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(int_STM32_TX_Byte[259]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(int_STM32_TX_Byte[260]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(int_STM32_TX_Byte[261]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(int_STM32_TX_Byte[262]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(int_STM32_TX_Byte[263]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(int_STM32_TX_Byte[264]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(int_STM32_TX_Byte[265]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(int_STM32_TX_Byte[266]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(int_STM32_TX_Byte[267]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(int_STM32_TX_Byte[268]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(int_STM32_TX_Byte[269]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(int_STM32_TX_Byte[270]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(int_STM32_TX_Byte[271]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(int_STM32_TX_Byte[272]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(int_STM32_TX_Byte[273]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(int_STM32_TX_Byte[274]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(int_STM32_TX_Byte[275]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(int_STM32_TX_Byte[276]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(int_STM32_TX_Byte[277]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(int_STM32_TX_Byte[278]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(int_STM32_TX_Byte[279]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(int_STM32_TX_Byte[280]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(int_STM32_TX_Byte[281]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(int_STM32_TX_Byte[282]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(int_STM32_TX_Byte[283]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(int_STM32_TX_Byte[284]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(int_STM32_TX_Byte[285]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(int_STM32_TX_Byte[286]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(int_STM32_TX_Byte[287]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(int_STM32_TX_Byte[288]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(int_STM32_TX_Byte[289]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(int_STM32_TX_Byte[290]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(int_STM32_TX_Byte[291]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(int_STM32_TX_Byte[292]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(int_STM32_TX_Byte[293]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(int_STM32_TX_Byte[294]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(int_STM32_TX_Byte[295]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(int_STM32_TX_Byte[296]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(int_STM32_TX_Byte[297]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(int_STM32_TX_Byte[298]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(int_STM32_TX_Byte[299]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(int_STM32_TX_Byte[300]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(int_STM32_TX_Byte[301]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(int_STM32_TX_Byte[302]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(int_STM32_TX_Byte[303]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(int_STM32_TX_Byte[304]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(int_STM32_TX_Byte[305]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(int_STM32_TX_Byte[306]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(int_STM32_TX_Byte[307]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(int_STM32_TX_Byte[308]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(int_STM32_TX_Byte[309]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(int_STM32_TX_Byte[310]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(int_STM32_TX_Byte[311]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(int_STM32_TX_Byte[312]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(int_STM32_TX_Byte[313]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(int_STM32_TX_Byte[314]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(int_STM32_TX_Byte[315]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(int_STM32_TX_Byte[316]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(int_STM32_TX_Byte[317]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(int_STM32_TX_Byte[318]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(int_STM32_TX_Byte[319]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(int_STM32_TX_Byte[320]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(int_STM32_TX_Byte[321]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(int_STM32_TX_Byte[322]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(int_STM32_TX_Byte[323]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(int_STM32_TX_Byte[324]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(int_STM32_TX_Byte[325]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(int_STM32_TX_Byte[326]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(int_STM32_TX_Byte[327]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(int_STM32_TX_Byte[328]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(int_STM32_TX_Byte[329]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(int_STM32_TX_Byte[330]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(int_STM32_TX_Byte[331]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(int_STM32_TX_Byte[332]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(int_STM32_TX_Byte[333]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(int_STM32_TX_Byte[334]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(int_STM32_TX_Byte[335]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(int_STM32_TX_Byte[336]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(int_STM32_TX_Byte[337]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(int_STM32_TX_Byte[338]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(int_STM32_TX_Byte[339]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(int_STM32_TX_Byte[340]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(int_STM32_TX_Byte[341]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(int_STM32_TX_Byte[342]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(int_STM32_TX_Byte[343]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(int_STM32_TX_Byte[344]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(int_STM32_TX_Byte[345]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(int_STM32_TX_Byte[346]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(int_STM32_TX_Byte[347]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(int_STM32_TX_Byte[348]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(int_STM32_TX_Byte[349]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(int_STM32_TX_Byte[350]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(int_STM32_TX_Byte[351]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(int_STM32_TX_Byte[352]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(int_STM32_TX_Byte[353]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(int_STM32_TX_Byte[354]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(int_STM32_TX_Byte[355]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(int_STM32_TX_Byte[356]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(int_STM32_TX_Byte[357]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(int_STM32_TX_Byte[358]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(int_STM32_TX_Byte[359]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(int_STM32_TX_Byte[360]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(int_STM32_TX_Byte[361]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(int_STM32_TX_Byte[362]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(int_STM32_TX_Byte[363]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(int_STM32_TX_Byte[364]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(int_STM32_TX_Byte[365]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(int_STM32_TX_Byte[366]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(int_STM32_TX_Byte[367]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(int_STM32_TX_Byte[368]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(int_STM32_TX_Byte[369]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(int_STM32_TX_Byte[370]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(int_STM32_TX_Byte[371]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(int_STM32_TX_Byte[372]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(int_STM32_TX_Byte[373]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(int_STM32_TX_Byte[374]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(int_STM32_TX_Byte[375]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(int_STM32_TX_Byte[376]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(int_STM32_TX_Byte[377]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(int_STM32_TX_Byte[378]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(int_STM32_TX_Byte[379]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(int_STM32_TX_Byte[380]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(int_STM32_TX_Byte[381]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(int_STM32_TX_Byte[382]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(int_STM32_TX_Byte[383]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(int_STM32_TX_Byte[384]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(int_STM32_TX_Byte[385]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(int_STM32_TX_Byte[386]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(int_STM32_TX_Byte[387]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(int_STM32_TX_Byte[388]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(int_STM32_TX_Byte[389]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(int_STM32_TX_Byte[390]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(int_STM32_TX_Byte[391]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(int_STM32_TX_Byte[392]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(int_STM32_TX_Byte[393]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(int_STM32_TX_Byte[394]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(int_STM32_TX_Byte[395]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(int_STM32_TX_Byte[396]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(int_STM32_TX_Byte[397]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(int_STM32_TX_Byte[398]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(int_STM32_TX_Byte[399]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(int_STM32_TX_Byte[400]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(int_STM32_TX_Byte[401]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(int_STM32_TX_Byte[402]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(int_STM32_TX_Byte[403]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(int_STM32_TX_Byte[404]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(int_STM32_TX_Byte[405]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(int_STM32_TX_Byte[406]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(int_STM32_TX_Byte[407]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(int_STM32_TX_Byte[408]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(int_STM32_TX_Byte[409]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(int_STM32_TX_Byte[410]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(int_STM32_TX_Byte[411]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(int_STM32_TX_Byte[412]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(int_STM32_TX_Byte[413]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(int_STM32_TX_Byte[414]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(int_STM32_TX_Byte[415]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(int_STM32_TX_Byte[416]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(int_STM32_TX_Byte[417]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(int_STM32_TX_Byte[418]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(int_STM32_TX_Byte[419]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(int_STM32_TX_Byte[420]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(int_STM32_TX_Byte[421]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(int_STM32_TX_Byte[422]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(int_STM32_TX_Byte[423]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(int_STM32_TX_Byte[424]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(int_STM32_TX_Byte[425]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(int_STM32_TX_Byte[426]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(int_STM32_TX_Byte[427]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(int_STM32_TX_Byte[428]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(int_STM32_TX_Byte[429]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(int_STM32_TX_Byte[430]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(int_STM32_TX_Byte[431]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(int_STM32_TX_Byte[432]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(int_STM32_TX_Byte[433]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(int_STM32_TX_Byte[434]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(int_STM32_TX_Byte[435]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(int_STM32_TX_Byte[436]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(int_STM32_TX_Byte[437]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(int_STM32_TX_Byte[438]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(int_STM32_TX_Byte[439]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(int_STM32_TX_Byte[440]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(int_STM32_TX_Byte[441]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(int_STM32_TX_Byte[442]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(int_STM32_TX_Byte[443]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(int_STM32_TX_Byte[444]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(int_STM32_TX_Byte[445]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(int_STM32_TX_Byte[446]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(int_STM32_TX_Byte[447]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(int_STM32_TX_Byte[448]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(int_STM32_TX_Byte[449]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(int_STM32_TX_Byte[450]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(int_STM32_TX_Byte[451]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(int_STM32_TX_Byte[452]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(int_STM32_TX_Byte[453]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(int_STM32_TX_Byte[454]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(int_STM32_TX_Byte[455]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(int_STM32_TX_Byte[456]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(int_STM32_TX_Byte[457]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(int_STM32_TX_Byte[458]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(int_STM32_TX_Byte[459]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(int_STM32_TX_Byte[460]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(int_STM32_TX_Byte[461]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(int_STM32_TX_Byte[462]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(int_STM32_TX_Byte[463]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(int_STM32_TX_Byte[464]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(int_STM32_TX_Byte[465]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(int_STM32_TX_Byte[466]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(int_STM32_TX_Byte[467]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(int_STM32_TX_Byte[468]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(int_STM32_TX_Byte[469]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(int_STM32_TX_Byte[470]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(int_STM32_TX_Byte[471]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(int_STM32_TX_Byte[472]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(int_STM32_TX_Byte[473]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(int_STM32_TX_Byte[474]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(int_STM32_TX_Byte[475]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(int_STM32_TX_Byte[476]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(int_STM32_TX_Byte[477]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(int_STM32_TX_Byte[478]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(int_STM32_TX_Byte[479]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(int_STM32_TX_Byte[480]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(int_STM32_TX_Byte[481]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(int_STM32_TX_Byte[482]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(int_STM32_TX_Byte[483]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(int_STM32_TX_Byte[484]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(int_STM32_TX_Byte[485]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(int_STM32_TX_Byte[486]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(int_STM32_TX_Byte[487]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(int_STM32_TX_Byte[488]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(int_STM32_TX_Byte[489]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(int_STM32_TX_Byte[490]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(int_STM32_TX_Byte[491]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(int_STM32_TX_Byte[492]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(int_STM32_TX_Byte[493]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(int_STM32_TX_Byte[494]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(int_STM32_TX_Byte[495]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(int_STM32_TX_Byte[496]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(int_STM32_TX_Byte[497]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(int_STM32_TX_Byte[498]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(int_STM32_TX_Byte[499]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(int_STM32_TX_Byte[500]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(int_STM32_TX_Byte[501]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(int_STM32_TX_Byte[502]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(int_STM32_TX_Byte[503]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(int_STM32_TX_Byte[504]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(int_STM32_TX_Byte[505]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(int_STM32_TX_Byte[506]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(int_STM32_TX_Byte[507]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(int_STM32_TX_Byte[508]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(int_STM32_TX_Byte[509]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(int_STM32_TX_Byte[510]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(int_STM32_TX_Byte[511]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_8__N_2255[1]), 
            .SP(n10027), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_8__N_2255[2]), 
            .SP(n10027), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_8__N_2255[3]), 
            .SP(n10027), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_8__N_2255[4]), 
            .SP(n10027), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_8__N_2255[5]), 
            .SP(n10027), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_8__N_2255[6]), 
            .SP(n10027), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_8__N_2255[7]), 
            .SP(n10027), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_8__N_2255[8]), 
            .SP(n10027), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5743_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[7]), .Z(r_TX_Bit_Count_8__N_2255[7]));
    defparam i5743_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10585_3_lut (.A(n18315), 
            .B(n19422), .C(r_TX_Bit_Count[3]), .Z(n18329));
    defparam i10585_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[342]), .C(r_TX_Byte[343]), .D(r_TX_Bit_Count[1]), 
            .Z(n19935));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5742_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[6]), .Z(r_TX_Bit_Count_8__N_2255[6]));
    defparam i5742_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19935_bdd_4_lut (.A(n19935), 
            .B(r_TX_Byte[341]), .C(r_TX_Byte[340]), .D(r_TX_Bit_Count[1]), 
            .Z(n19938));
    defparam n19935_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5741_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[5]), .Z(r_TX_Bit_Count_8__N_2255[5]));
    defparam i5741_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut  (.A(r_TX_Bit_Count[4]), 
            .B(n19554), .C(n18269), .D(r_TX_Bit_Count[5]), .Z(n19929));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19929_bdd_4_lut (.A(n19929), 
            .B(n18254), .C(n19524), .D(r_TX_Bit_Count[5]), .Z(n18350));
    defparam n19929_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[294]), .C(r_TX_Byte[295]), .D(r_TX_Bit_Count[1]), 
            .Z(n19923));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19923_bdd_4_lut (.A(n19923), 
            .B(r_TX_Byte[293]), .C(r_TX_Byte[292]), .D(r_TX_Bit_Count[1]), 
            .Z(n18296));
    defparam n19923_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[182]), .C(r_TX_Byte[183]), .D(r_TX_Bit_Count[1]), 
            .Z(n19917));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19917_bdd_4_lut (.A(n19917), 
            .B(r_TX_Byte[181]), .C(r_TX_Byte[180]), .D(r_TX_Bit_Count[1]), 
            .Z(n18353));
    defparam n19917_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[102]), .C(r_TX_Byte[103]), .D(r_TX_Bit_Count[1]), 
            .Z(n19911));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19911_bdd_4_lut (.A(n19911), 
            .B(r_TX_Byte[101]), .C(r_TX_Byte[100]), .D(r_TX_Bit_Count[1]), 
            .Z(n18356));
    defparam n19911_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5740_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[4]), .Z(r_TX_Bit_Count_8__N_2255[4]));
    defparam i5740_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5739_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[3]), .Z(r_TX_Bit_Count_8__N_2255[3]));
    defparam i5739_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5744_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[8]), .Z(r_TX_Bit_Count_8__N_2255[8]));
    defparam i5744_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5736_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[2]), .Z(r_TX_Bit_Count_8__N_2255[2]));
    defparam i5736_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i1_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n10027));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5735_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[1]), .Z(r_TX_Bit_Count_8__N_2255[1]));
    defparam i5735_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[350]), .C(r_TX_Byte[351]), .D(r_TX_Bit_Count[1]), 
            .Z(n19905));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19905_bdd_4_lut (.A(n19905), 
            .B(r_TX_Byte[349]), .C(r_TX_Byte[348]), .D(r_TX_Bit_Count[1]), 
            .Z(n19908));
    defparam n19905_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_20  (.A(r_TX_Bit_Count[2]), 
            .B(n19602), .C(n18293), .D(r_TX_Bit_Count[3]), .Z(n19899));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19899_bdd_4_lut (.A(n19899), 
            .B(n18278), .C(n19572), .D(r_TX_Bit_Count[3]), .Z(n18299));
    defparam n19899_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[358]), .C(r_TX_Byte[359]), .D(r_TX_Bit_Count[1]), 
            .Z(n19893));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19893_bdd_4_lut (.A(n19893), 
            .B(r_TX_Byte[357]), .C(r_TX_Byte[356]), .D(r_TX_Bit_Count[1]), 
            .Z(n18362));
    defparam n19893_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_2457 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n10010));
    defparam i1_2_lut_3_lut_adj_2457.INIT = "0x0e0e";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_2458 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n17285));
    defparam i1_2_lut_3_lut_adj_2458.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_49_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i9_3_lut (.A(r_TX_Byte[10]), 
            .B(r_TX_Byte[11]), .C(r_TX_Bit_Count[0]), .Z(n9));
    defparam Mux_49_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i12_3_lut (.A(r_TX_Byte[14]), 
            .B(r_TX_Byte[15]), .C(r_TX_Bit_Count[0]), .Z(n12));
    defparam Mux_49_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i11_3_lut (.A(r_TX_Byte[12]), 
            .B(r_TX_Byte[13]), .C(r_TX_Bit_Count[0]), .Z(n11));
    defparam Mux_49_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n18348), .C(n18360), .D(r_TX_Bit_Count[4]), .Z(n19887));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19887_bdd_4_lut (.A(n19887), 
            .B(n18342), .C(n19398), .D(r_TX_Bit_Count[4]), .Z(n19890));
    defparam n19887_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_7  (.A(r_TX_Bit_Count[4]), 
            .B(n19482), .C(n18233), .D(r_TX_Bit_Count[5]), .Z(n19881));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19881_bdd_4_lut (.A(n19881), 
            .B(n18335), .C(n19674), .D(r_TX_Bit_Count[5]), .Z(n18302));
    defparam n19881_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[6]_bdd_4_lut  (.A(r_TX_Bit_Count[6]), 
            .B(n19704), .C(n18350), .D(r_TX_Bit_Count[7]), .Z(n19875));
    defparam \r_TX_Bit_Count[6]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i319_3_lut (.A(r_TX_Byte[320]), 
            .B(r_TX_Byte[321]), .C(r_TX_Bit_Count[0]), .Z(n319));
    defparam Mux_49_i319_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i320_3_lut (.A(r_TX_Byte[322]), 
            .B(r_TX_Byte[323]), .C(r_TX_Bit_Count[0]), .Z(n320));
    defparam Mux_49_i320_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i323_3_lut (.A(r_TX_Byte[326]), 
            .B(r_TX_Byte[327]), .C(r_TX_Bit_Count[0]), .Z(n323));
    defparam Mux_49_i323_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i322_3_lut (.A(r_TX_Byte[324]), 
            .B(r_TX_Byte[325]), .C(r_TX_Bit_Count[0]), .Z(n322));
    defparam Mux_49_i322_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19875_bdd_4_lut (.A(n19875), 
            .B(n18338), .C(n19680), .D(r_TX_Bit_Count[7]), .Z(n19878));
    defparam n19875_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10421_3_lut (.A(n19332), 
            .B(n20220), .C(r_TX_Bit_Count[4]), .Z(n18165));
    defparam i10421_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10594_3_lut (.A(n19890), 
            .B(n18165), .C(r_TX_Bit_Count[5]), .Z(n18338));
    defparam i10594_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10598_3_lut (.A(n19686), 
            .B(n19956), .C(r_TX_Bit_Count[2]), .Z(n18342));
    defparam i10598_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10616_3_lut (.A(n19722), 
            .B(n19908), .C(r_TX_Bit_Count[2]), .Z(n18360));
    defparam i10616_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[366]), .C(r_TX_Byte[367]), .D(r_TX_Bit_Count[1]), 
            .Z(n19869));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19869_bdd_4_lut (.A(n19869), 
            .B(r_TX_Byte[365]), .C(r_TX_Byte[364]), .D(r_TX_Bit_Count[1]), 
            .Z(n18371));
    defparam n19869_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10604_3_lut (.A(n19698), 
            .B(n19938), .C(r_TX_Bit_Count[2]), .Z(n18348));
    defparam i10604_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[190]), .C(r_TX_Byte[191]), .D(r_TX_Bit_Count[1]), 
            .Z(n19863));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19863_bdd_4_lut (.A(n19863), 
            .B(r_TX_Byte[189]), .C(r_TX_Byte[188]), .D(r_TX_Bit_Count[1]), 
            .Z(n18374));
    defparam n19863_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[302]), .C(r_TX_Byte[303]), .D(r_TX_Bit_Count[1]), 
            .Z(n19857));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19857_bdd_4_lut (.A(n19857), 
            .B(r_TX_Byte[301]), .C(r_TX_Byte[300]), .D(r_TX_Bit_Count[1]), 
            .Z(n18305));
    defparam n19857_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_19  (.A(r_TX_Bit_Count[2]), 
            .B(n19746), .C(n18374), .D(r_TX_Bit_Count[3]), .Z(n19851));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19851_bdd_4_lut (.A(n19851), 
            .B(n18353), .C(n19710), .D(r_TX_Bit_Count[3]), .Z(n18377));
    defparam n19851_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[62]), .C(r_TX_Byte[63]), .D(r_TX_Bit_Count[1]), 
            .Z(n19845));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19845_bdd_4_lut (.A(n19845), 
            .B(r_TX_Byte[61]), .C(r_TX_Byte[60]), .D(r_TX_Bit_Count[1]), 
            .Z(n18380));
    defparam n19845_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n322), .C(n323), .D(r_TX_Bit_Count[2]), .Z(n19395));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[158]), .C(r_TX_Byte[159]), .D(r_TX_Bit_Count[1]), 
            .Z(n19839));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19395_bdd_4_lut (.A(n19395), 
            .B(n320), .C(n319), .D(r_TX_Bit_Count[2]), .Z(n19398));
    defparam n19395_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19839_bdd_4_lut (.A(n19839), 
            .B(r_TX_Byte[157]), .C(r_TX_Byte[156]), .D(r_TX_Bit_Count[1]), 
            .Z(n18308));
    defparam n19839_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_18  (.A(r_TX_Bit_Count[2]), 
            .B(n19758), .C(n18380), .D(r_TX_Bit_Count[3]), .Z(n19833));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19833_bdd_4_lut (.A(n19833), 
            .B(n18287), .C(n19590), .D(r_TX_Bit_Count[3]), .Z(n18383));
    defparam n19833_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1125_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n16042), .CI0(n16042), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n21478), .CI1(n21478), .CO0(n21478), .S0(n52[7]), 
        .S1(n52[8]));
    defparam sub_1125_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n19338), .C(n18167), .D(r_TX_Bit_Count[3]), .Z(n19389));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[30]), .C(r_TX_Byte[31]), .D(r_TX_Bit_Count[1]), 
            .Z(n19827));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19827_bdd_4_lut (.A(n19827), 
            .B(r_TX_Byte[29]), .C(r_TX_Byte[28]), .D(r_TX_Bit_Count[1]), 
            .Z(n18386));
    defparam n19827_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1125_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n16040), .CI0(n16040), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n21475), .CI1(n21475), .CO0(n21475), .CO1(n16042), 
        .S0(n52[5]), .S1(n52[6]));
    defparam sub_1125_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_17  (.A(r_TX_Bit_Count[2]), 
            .B(n19632), .C(n18308), .D(r_TX_Bit_Count[3]), .Z(n19821));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_17 .INIT = "0xe4aa";
    FA2 sub_1125_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n16038), .CI0(n16038), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n21472), .CI1(n21472), .CO0(n21472), .CO1(n16040), 
        .S0(n52[3]), .S1(n52[4]));
    defparam sub_1125_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_1125_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n16036), .CI0(n16036), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n21469), .CI1(n21469), .CO0(n21469), .CO1(n16038), 
        .S0(n52[1]), .S1(n52[2]));
    defparam sub_1125_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19821_bdd_4_lut (.A(n19821), 
            .B(n18281), .C(n19578), .D(r_TX_Bit_Count[3]), .Z(n18311));
    defparam n19821_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1125_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n21334), 
        .CI1(n21334), .CO0(n21334), .CO1(n16036), .S1(n52[0]));
    defparam sub_1125_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[6]), .C(r_TX_Byte[7]), .D(r_TX_Bit_Count[1]), 
            .Z(n19815));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19815_bdd_4_lut (.A(n19815), 
            .B(r_TX_Byte[5]), .C(r_TX_Byte[4]), .D(r_TX_Bit_Count[1]), 
            .Z(n19818));
    defparam n19815_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[310]), .C(r_TX_Byte[311]), .D(r_TX_Bit_Count[1]), 
            .Z(n19809));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19809_bdd_4_lut (.A(n19809), 
            .B(r_TX_Byte[309]), .C(r_TX_Byte[308]), .D(r_TX_Bit_Count[1]), 
            .Z(n19812));
    defparam n19809_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n11), .C(n12), .D(r_TX_Bit_Count[2]), .Z(n19803));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19803_bdd_4_lut (.A(n19803), 
            .B(n9), .C(n8), .D(r_TX_Bit_Count[2]), .Z(n19806));
    defparam n19803_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[22]), .C(r_TX_Byte[23]), .D(r_TX_Bit_Count[1]), 
            .Z(n19797));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19797_bdd_4_lut (.A(n19797), 
            .B(r_TX_Byte[21]), .C(r_TX_Byte[20]), .D(r_TX_Bit_Count[1]), 
            .Z(n18395));
    defparam n19797_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_16  (.A(r_TX_Bit_Count[2]), 
            .B(n19770), .C(n18386), .D(r_TX_Bit_Count[3]), .Z(n19791));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19791_bdd_4_lut (.A(n19791), 
            .B(n18395), .C(n18394), .D(r_TX_Bit_Count[3]), .Z(n18398));
    defparam n19791_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_6  (.A(r_TX_Bit_Count[4]), 
            .B(n19536), .C(n18260), .D(r_TX_Bit_Count[5]), .Z(n19785));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19785_bdd_4_lut (.A(n19785), 
            .B(n18209), .C(n19434), .D(r_TX_Bit_Count[5]), .Z(n18317));
    defparam n19785_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[166]), .C(r_TX_Byte[167]), .D(r_TX_Bit_Count[1]), 
            .Z(n19779));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19779_bdd_4_lut (.A(n19779), 
            .B(r_TX_Byte[165]), .C(r_TX_Byte[164]), .D(r_TX_Bit_Count[1]), 
            .Z(n18320));
    defparam n19779_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[2]), .C(r_TX_Byte[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n19773));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19773_bdd_4_lut (.A(n19773), 
            .B(r_TX_Byte[1]), .C(r_TX_Byte[0]), .D(r_TX_Bit_Count[1]), 
            .Z(n19776));
    defparam n19773_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[26]), .C(r_TX_Byte[27]), .D(r_TX_Bit_Count[1]), 
            .Z(n19767));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[370]), .C(r_TX_Byte[371]), .D(r_TX_Bit_Count[1]), 
            .Z(n20265));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20265_bdd_4_lut (.A(n20265), 
            .B(r_TX_Byte[369]), .C(r_TX_Byte[368]), .D(r_TX_Bit_Count[1]), 
            .Z(n18145));
    defparam n20265_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_SPI_Clk_Edges[7]), 
            .B(r_SPI_Clk_Edges[2]), .C(r_SPI_Clk_Edges[9]), .D(r_SPI_Clk_Edges[0]), 
            .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(r_SPI_Clk_Edges[1]), .B(r_SPI_Clk_Edges[5]), 
            .Z(n16));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_121  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[18]), .C(r_TX_Byte[19]), .D(r_TX_Bit_Count[1]), 
            .Z(n20259));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_121 .INIT = "0xe4aa";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n16025), .CI0(n16025), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n21268), 
            .CI1(n21268), .CO0(n21268), .S0(n62[9]), .S1(n62[10]));
    defparam sub_1124_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20259_bdd_4_lut (.A(n20259), 
            .B(r_TX_Byte[17]), .C(r_TX_Byte[16]), .D(r_TX_Bit_Count[1]), 
            .Z(n18394));
    defparam n20259_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19767_bdd_4_lut (.A(n19767), 
            .B(r_TX_Byte[25]), .C(r_TX_Byte[24]), .D(r_TX_Bit_Count[1]), 
            .Z(n19770));
    defparam n19767_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(r_SPI_Clk_Edges[6]), 
            .B(n18), .C(r_SPI_Clk_Edges[3]), .D(r_SPI_Clk_Edges[10]), 
            .Z(n20));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(r_SPI_Clk_Edges[4]), 
            .B(n20), .C(n16), .D(r_SPI_Clk_Edges[8]), .Z(n21));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_15  (.A(r_TX_Bit_Count[2]), 
            .B(n19488), .C(n18236), .D(r_TX_Bit_Count[3]), .Z(n19761));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19761_bdd_4_lut (.A(n19761), 
            .B(n18290), .C(n19596), .D(r_TX_Bit_Count[3]), .Z(n18382));
    defparam n19761_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_120  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[374]), .C(r_TX_Byte[375]), .D(r_TX_Bit_Count[1]), 
            .Z(n20253));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_120 .INIT = "0xe4aa";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n16023), .CI0(n16023), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n21265), 
            .CI1(n21265), .CO0(n21265), .CO1(n16025), .S0(n62[7]), .S1(n62[8]));
    defparam sub_1124_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[58]), .C(r_TX_Byte[59]), .D(r_TX_Bit_Count[1]), 
            .Z(n19755));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20253_bdd_4_lut (.A(n20253), 
            .B(r_TX_Byte[373]), .C(r_TX_Byte[372]), .D(r_TX_Bit_Count[1]), 
            .Z(n18146));
    defparam n20253_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19755_bdd_4_lut (.A(n19755), 
            .B(r_TX_Byte[57]), .C(r_TX_Byte[56]), .D(r_TX_Bit_Count[1]), 
            .Z(n19758));
    defparam n19755_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_119  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n20247));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_119 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_14  (.A(r_TX_Bit_Count[2]), 
            .B(n19692), .C(n18344), .D(r_TX_Bit_Count[3]), .Z(n19749));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19749_bdd_4_lut (.A(n19749), 
            .B(n18320), .C(n19656), .D(r_TX_Bit_Count[3]), .Z(n18376));
    defparam n19749_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20247_bdd_4_lut (.A(n20247), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n18149));
    defparam n20247_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_118  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[382]), .C(r_TX_Byte[383]), .D(r_TX_Bit_Count[1]), 
            .Z(n20241));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_118 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[186]), .C(r_TX_Byte[187]), .D(r_TX_Bit_Count[1]), 
            .Z(n19743));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19743_bdd_4_lut (.A(n19743), 
            .B(r_TX_Byte[185]), .C(r_TX_Byte[184]), .D(r_TX_Bit_Count[1]), 
            .Z(n19746));
    defparam n19743_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20241_bdd_4_lut (.A(n20241), 
            .B(r_TX_Byte[381]), .C(r_TX_Byte[380]), .D(r_TX_Bit_Count[1]), 
            .Z(n18152));
    defparam n20241_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_117  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[390]), .C(r_TX_Byte[391]), .D(r_TX_Bit_Count[1]), 
            .Z(n20235));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_117 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[362]), .C(r_TX_Byte[363]), .D(r_TX_Bit_Count[1]), 
            .Z(n19737));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19737_bdd_4_lut (.A(n19737), 
            .B(r_TX_Byte[361]), .C(r_TX_Byte[360]), .D(r_TX_Bit_Count[1]), 
            .Z(n18370));
    defparam n19737_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20235_bdd_4_lut (.A(n20235), 
            .B(r_TX_Byte[389]), .C(r_TX_Byte[388]), .D(r_TX_Bit_Count[1]), 
            .Z(n18155));
    defparam n20235_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_116  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[70]), .C(r_TX_Byte[71]), .D(r_TX_Bit_Count[1]), 
            .Z(n20229));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_116 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20229_bdd_4_lut (.A(n20229), 
            .B(r_TX_Byte[69]), .C(r_TX_Byte[68]), .D(r_TX_Bit_Count[1]), 
            .Z(n18158));
    defparam n20229_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_115  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[110]), .C(r_TX_Byte[111]), .D(r_TX_Bit_Count[1]), 
            .Z(n20223));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_115 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20223_bdd_4_lut (.A(n20223), 
            .B(r_TX_Byte[109]), .C(r_TX_Byte[108]), .D(r_TX_Bit_Count[1]), 
            .Z(n18161));
    defparam n20223_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[6]_bdd_4_lut_2  (.A(r_TX_Bit_Count[6]), 
            .B(n19650), .C(n18317), .D(r_TX_Bit_Count[7]), .Z(n19731));
    defparam \r_TX_Bit_Count[6]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19731_bdd_4_lut (.A(n19731), 
            .B(n18302), .C(n19620), .D(r_TX_Bit_Count[7]), .Z(n19734));
    defparam n19731_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n19308), .C(n18152), .D(r_TX_Bit_Count[3]), .Z(n20217));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20217_bdd_4_lut (.A(n20217), 
            .B(n18146), .C(n18145), .D(r_TX_Bit_Count[3]), .Z(n20220));
    defparam n20217_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5690_2_lut (.A(n62[5]), 
            .B(int_STM32_TX_DV), .Z(n10622));
    defparam i5690_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_114  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[398]), .C(r_TX_Byte[399]), .D(r_TX_Bit_Count[1]), 
            .Z(n20211));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_114 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[354]), .C(r_TX_Byte[355]), .D(r_TX_Bit_Count[1]), 
            .Z(n19725));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19725_bdd_4_lut (.A(n19725), 
            .B(r_TX_Byte[353]), .C(r_TX_Byte[352]), .D(r_TX_Bit_Count[1]), 
            .Z(n18361));
    defparam n19725_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20211_bdd_4_lut (.A(n20211), 
            .B(r_TX_Byte[397]), .C(r_TX_Byte[396]), .D(r_TX_Bit_Count[1]), 
            .Z(n18167));
    defparam n20211_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_113  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n20205));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_113 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20205_bdd_4_lut (.A(n20205), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n18170));
    defparam n20205_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_112  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[206]), .C(r_TX_Byte[207]), .D(r_TX_Bit_Count[1]), 
            .Z(n20199));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_112 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20199_bdd_4_lut (.A(n20199), 
            .B(r_TX_Byte[205]), .C(r_TX_Byte[204]), .D(r_TX_Bit_Count[1]), 
            .Z(n18173));
    defparam n20199_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[346]), .C(r_TX_Byte[347]), .D(r_TX_Bit_Count[1]), 
            .Z(n19719));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19719_bdd_4_lut (.A(n19719), 
            .B(r_TX_Byte[345]), .C(r_TX_Byte[344]), .D(r_TX_Bit_Count[1]), 
            .Z(n19722));
    defparam n19719_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_111  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n20193));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_111 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n20193_bdd_4_lut (.A(n20193), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n18176));
    defparam n20193_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_110  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n20187));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_110 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[98]), .C(r_TX_Byte[99]), .D(r_TX_Bit_Count[1]), 
            .Z(n19713));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19713_bdd_4_lut (.A(n19713), 
            .B(r_TX_Byte[97]), .C(r_TX_Byte[96]), .D(r_TX_Bit_Count[1]), 
            .Z(n18355));
    defparam n19713_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19347_bdd_4_lut (.A(n19347), 
            .B(r_TX_Byte[201]), .C(r_TX_Byte[200]), .D(r_TX_Bit_Count[1]), 
            .Z(n19350));
    defparam n19347_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[178]), .C(r_TX_Byte[179]), .D(r_TX_Bit_Count[1]), 
            .Z(n19707));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19389_bdd_4_lut (.A(n19389), 
            .B(n18155), .C(n19314), .D(r_TX_Bit_Count[3]), .Z(n19392));
    defparam n19389_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19707_bdd_4_lut (.A(n19707), 
            .B(r_TX_Byte[177]), .C(r_TX_Byte[176]), .D(r_TX_Bit_Count[1]), 
            .Z(n19710));
    defparam n19707_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_5  (.A(r_TX_Bit_Count[4]), 
            .B(n19470), .C(n18227), .D(r_TX_Bit_Count[5]), .Z(n19701));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19701_bdd_4_lut (.A(n19701), 
            .B(n18194), .C(n19392), .D(r_TX_Bit_Count[5]), .Z(n19704));
    defparam n19701_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[338]), .C(r_TX_Byte[339]), .D(r_TX_Bit_Count[1]), 
            .Z(n19695));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n19341));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n19383));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19695_bdd_4_lut (.A(n19695), 
            .B(r_TX_Byte[337]), .C(r_TX_Byte[336]), .D(r_TX_Bit_Count[1]), 
            .Z(n19698));
    defparam n19695_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19341_bdd_4_lut (.A(n19341), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n19344));
    defparam n19341_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19383_bdd_4_lut (.A(n19383), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n19386));
    defparam n19383_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n16021), .CI0(n16021), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n21262), 
            .CI1(n21262), .CO0(n21262), .CO1(n16023), .S0(n62[5]), .S1(n62[6]));
    defparam sub_1124_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[170]), .C(r_TX_Byte[171]), .D(r_TX_Bit_Count[1]), 
            .Z(n19689));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19689_bdd_4_lut (.A(n19689), 
            .B(r_TX_Byte[169]), .C(r_TX_Byte[168]), .D(r_TX_Bit_Count[1]), 
            .Z(n19692));
    defparam n19689_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[394]), .C(r_TX_Byte[395]), .D(r_TX_Bit_Count[1]), 
            .Z(n19335));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[330]), .C(r_TX_Byte[331]), .D(r_TX_Bit_Count[1]), 
            .Z(n19683));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19683_bdd_4_lut (.A(n19683), 
            .B(r_TX_Byte[329]), .C(r_TX_Byte[328]), .D(r_TX_Bit_Count[1]), 
            .Z(n19686));
    defparam n19683_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_4  (.A(r_TX_Bit_Count[4]), 
            .B(n19662), .C(n18329), .D(r_TX_Bit_Count[5]), .Z(n19677));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19677_bdd_4_lut (.A(n19677), 
            .B(n18299), .C(n19614), .D(r_TX_Bit_Count[5]), .Z(n19680));
    defparam n19677_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_13  (.A(r_TX_Bit_Count[2]), 
            .B(n19542), .C(n18263), .D(r_TX_Bit_Count[3]), .Z(n19671));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n16019), .CI0(n16019), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n21154), 
            .CI1(n21154), .CO0(n21154), .CO1(n16021), .S0(n62[3]), .S1(n62[4]));
    defparam sub_1124_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19671_bdd_4_lut (.A(n19671), 
            .B(n18158), .C(n19320), .D(r_TX_Bit_Count[3]), .Z(n19674));
    defparam n19671_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n19377));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19335_bdd_4_lut (.A(n19335), 
            .B(r_TX_Byte[393]), .C(r_TX_Byte[392]), .D(r_TX_Bit_Count[1]), 
            .Z(n19338));
    defparam n19335_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[90]), .C(r_TX_Byte[91]), .D(r_TX_Bit_Count[1]), 
            .Z(n19665));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19665_bdd_4_lut (.A(n19665), 
            .B(r_TX_Byte[89]), .C(r_TX_Byte[88]), .D(r_TX_Bit_Count[1]), 
            .Z(n19668));
    defparam n19665_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19377_bdd_4_lut (.A(n19377), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n19380));
    defparam n19377_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n19626), .C(n18305), .D(r_TX_Bit_Count[3]), .Z(n19659));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n16017), .CI0(n16017), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n21151), 
            .CI1(n21151), .CO0(n21151), .CO1(n16019), .S0(n62[1]), .S1(n62[2]));
    defparam sub_1124_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19659_bdd_4_lut (.A(n19659), 
            .B(n18296), .C(n19608), .D(r_TX_Bit_Count[3]), .Z(n19662));
    defparam n19659_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[162]), .C(r_TX_Byte[163]), .D(r_TX_Bit_Count[1]), 
            .Z(n19653));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19653_bdd_4_lut (.A(n19653), 
            .B(r_TX_Byte[161]), .C(r_TX_Byte[160]), .D(r_TX_Bit_Count[1]), 
            .Z(n19656));
    defparam n19653_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n21148), .CI1(n21148), .CO0(n21148), .CO1(n16017), 
            .S1(n62[0]));
    defparam sub_1124_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_3  (.A(r_TX_Bit_Count[4]), 
            .B(n18376), .C(n18377), .D(r_TX_Bit_Count[5]), .Z(n19647));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19647_bdd_4_lut (.A(n19647), 
            .B(n18311), .C(n19638), .D(r_TX_Bit_Count[5]), .Z(n19650));
    defparam n19647_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[306]), .C(r_TX_Byte[307]), .D(r_TX_Bit_Count[1]), 
            .Z(n19641));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19641_bdd_4_lut (.A(n19641), 
            .B(r_TX_Byte[305]), .C(r_TX_Byte[304]), .D(r_TX_Bit_Count[1]), 
            .Z(n19644));
    defparam n19641_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n18370), .C(n18371), .D(r_TX_Bit_Count[3]), .Z(n19329));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[210]), .C(r_TX_Byte[211]), .D(r_TX_Bit_Count[1]), 
            .Z(n19371));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n19560), .C(n18272), .D(r_TX_Bit_Count[3]), .Z(n19635));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19329_bdd_4_lut (.A(n19329), 
            .B(n18362), .C(n18361), .D(r_TX_Bit_Count[3]), .Z(n19332));
    defparam n19329_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19371_bdd_4_lut (.A(n19371), 
            .B(r_TX_Byte[209]), .C(r_TX_Byte[208]), .D(r_TX_Bit_Count[1]), 
            .Z(n19374));
    defparam n19371_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19635_bdd_4_lut (.A(n19635), 
            .B(n18251), .C(n19518), .D(r_TX_Bit_Count[3]), .Z(n19638));
    defparam n19635_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[154]), .C(r_TX_Byte[155]), .D(r_TX_Bit_Count[1]), 
            .Z(n19629));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19629_bdd_4_lut (.A(n19629), 
            .B(r_TX_Byte[153]), .C(r_TX_Byte[152]), .D(r_TX_Bit_Count[1]), 
            .Z(n19632));
    defparam n19629_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))", lineinfo="@5(84[7],105[14])" *) LUT4 i5700_2_lut (.A(n62[10]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_10__N_1732[10]));
    defparam i5700_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[298]), .C(r_TX_Byte[299]), .D(r_TX_Bit_Count[1]), 
            .Z(n19623));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19623_bdd_4_lut (.A(n19623), 
            .B(r_TX_Byte[297]), .C(r_TX_Byte[296]), .D(r_TX_Bit_Count[1]), 
            .Z(n19626));
    defparam n19623_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[106]), .C(r_TX_Byte[107]), .D(r_TX_Bit_Count[1]), 
            .Z(n19323));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_2  (.A(r_TX_Bit_Count[4]), 
            .B(n18382), .C(n18383), .D(r_TX_Bit_Count[5]), .Z(n19617));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n19365));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19617_bdd_4_lut (.A(n19617), 
            .B(n18398), .C(n18397), .D(r_TX_Bit_Count[5]), .Z(n19620));
    defparam n19617_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19323_bdd_4_lut (.A(n19323), 
            .B(r_TX_Byte[105]), .C(r_TX_Byte[104]), .D(r_TX_Bit_Count[1]), 
            .Z(n19326));
    defparam n19323_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19365_bdd_4_lut (.A(n19365), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n19368));
    defparam n19365_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n19566), .C(n18275), .D(r_TX_Bit_Count[3]), .Z(n19611));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19611_bdd_4_lut (.A(n19611), 
            .B(n18266), .C(n19548), .D(r_TX_Bit_Count[3]), .Z(n19614));
    defparam n19611_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n19299));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[290]), .C(r_TX_Byte[291]), .D(r_TX_Bit_Count[1]), 
            .Z(n19605));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[66]), .C(r_TX_Byte[67]), .D(r_TX_Bit_Count[1]), 
            .Z(n19317));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19605_bdd_4_lut (.A(n19605), 
            .B(r_TX_Byte[289]), .C(r_TX_Byte[288]), .D(r_TX_Bit_Count[1]), 
            .Z(n19608));
    defparam n19605_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n19359));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[282]), .C(r_TX_Byte[283]), .D(r_TX_Bit_Count[1]), 
            .Z(n19599));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19599_bdd_4_lut (.A(n19599), 
            .B(r_TX_Byte[281]), .C(r_TX_Byte[280]), .D(r_TX_Bit_Count[1]), 
            .Z(n19602));
    defparam n19599_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[34]), .C(r_TX_Byte[35]), .D(r_TX_Bit_Count[1]), 
            .Z(n19593));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19593_bdd_4_lut (.A(n19593), 
            .B(r_TX_Byte[33]), .C(r_TX_Byte[32]), .D(r_TX_Bit_Count[1]), 
            .Z(n19596));
    defparam n19593_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19317_bdd_4_lut (.A(n19317), 
            .B(r_TX_Byte[65]), .C(r_TX_Byte[64]), .D(r_TX_Bit_Count[1]), 
            .Z(n19320));
    defparam n19317_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19359_bdd_4_lut (.A(n19359), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n19362));
    defparam n19359_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n19587));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19587_bdd_4_lut (.A(n19587), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n19590));
    defparam n19587_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[386]), .C(r_TX_Byte[387]), .D(r_TX_Bit_Count[1]), 
            .Z(n19311));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[82]), .C(r_TX_Byte[83]), .D(r_TX_Bit_Count[1]), 
            .Z(n19581));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19581_bdd_4_lut (.A(n19581), 
            .B(r_TX_Byte[81]), .C(r_TX_Byte[80]), .D(r_TX_Bit_Count[1]), 
            .Z(n19584));
    defparam n19581_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n19353));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[146]), .C(r_TX_Byte[147]), .D(r_TX_Bit_Count[1]), 
            .Z(n19575));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19575_bdd_4_lut (.A(n19575), 
            .B(r_TX_Byte[145]), .C(r_TX_Byte[144]), .D(r_TX_Bit_Count[1]), 
            .Z(n19578));
    defparam n19575_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19311_bdd_4_lut (.A(n19311), 
            .B(r_TX_Byte[385]), .C(r_TX_Byte[384]), .D(r_TX_Bit_Count[1]), 
            .Z(n19314));
    defparam n19311_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[274]), .C(r_TX_Byte[275]), .D(r_TX_Bit_Count[1]), 
            .Z(n19569));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19569_bdd_4_lut (.A(n19569), 
            .B(r_TX_Byte[273]), .C(r_TX_Byte[272]), .D(r_TX_Bit_Count[1]), 
            .Z(n19572));
    defparam n19569_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19299_bdd_4_lut (.A(n19299), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n19302));
    defparam n19299_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[378]), .C(r_TX_Byte[379]), .D(r_TX_Bit_Count[1]), 
            .Z(n19305));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19353_bdd_4_lut (.A(n19353), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n19356));
    defparam n19353_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[266]), .C(r_TX_Byte[267]), .D(r_TX_Bit_Count[1]), 
            .Z(n19563));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19563_bdd_4_lut (.A(n19563), 
            .B(r_TX_Byte[265]), .C(r_TX_Byte[264]), .D(r_TX_Bit_Count[1]), 
            .Z(n19566));
    defparam n19563_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[138]), .C(r_TX_Byte[139]), .D(r_TX_Bit_Count[1]), 
            .Z(n19557));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19557_bdd_4_lut (.A(n19557), 
            .B(r_TX_Byte[137]), .C(r_TX_Byte[136]), .D(r_TX_Bit_Count[1]), 
            .Z(n19560));
    defparam n19557_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n19464), .C(n18224), .D(r_TX_Bit_Count[3]), .Z(n19551));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19551_bdd_4_lut (.A(n19551), 
            .B(n18221), .C(n19458), .D(r_TX_Bit_Count[3]), .Z(n19554));
    defparam n19551_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[258]), .C(r_TX_Byte[259]), .D(r_TX_Bit_Count[1]), 
            .Z(n19545));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19545_bdd_4_lut (.A(n19545), 
            .B(r_TX_Byte[257]), .C(r_TX_Byte[256]), .D(r_TX_Bit_Count[1]), 
            .Z(n19548));
    defparam n19545_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[74]), .C(r_TX_Byte[75]), .D(r_TX_Bit_Count[1]), 
            .Z(n19539));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19539_bdd_4_lut (.A(n19539), 
            .B(r_TX_Byte[73]), .C(r_TX_Byte[72]), .D(r_TX_Bit_Count[1]), 
            .Z(n19542));
    defparam n19539_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n19506), .C(n18245), .D(r_TX_Bit_Count[3]), .Z(n19533));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19533_bdd_4_lut (.A(n19533), 
            .B(n18218), .C(n19452), .D(r_TX_Bit_Count[3]), .Z(n19536));
    defparam n19533_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[250]), .C(r_TX_Byte[251]), .D(r_TX_Bit_Count[1]), 
            .Z(n19527));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19305_bdd_4_lut (.A(n19305), 
            .B(r_TX_Byte[377]), .C(r_TX_Byte[376]), .D(r_TX_Bit_Count[1]), 
            .Z(n19308));
    defparam n19305_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19527_bdd_4_lut (.A(n19527), 
            .B(r_TX_Byte[249]), .C(r_TX_Byte[248]), .D(r_TX_Bit_Count[1]), 
            .Z(n19530));
    defparam n19527_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n19416), .C(n18203), .D(r_TX_Bit_Count[3]), .Z(n19521));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19521_bdd_4_lut (.A(n19521), 
            .B(n18200), .C(n19410), .D(r_TX_Bit_Count[3]), .Z(n19524));
    defparam n19521_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n19515));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19515_bdd_4_lut (.A(n19515), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n19518));
    defparam n19515_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))" *) LUT4 i5947_1_lut_2_lut (.A(int_STM32_TX_DV), 
            .B(n21), .Z(w_Master_Ready_N_2448));
    defparam i5947_1_lut_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n19509));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19509_bdd_4_lut (.A(n19509), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n19512));
    defparam n19509_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i309_3_lut (.A(r_TX_Byte[312]), 
            .B(r_TX_Byte[313]), .C(r_TX_Bit_Count[0]), .Z(n309));
    defparam Mux_49_i309_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n19503));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19503_bdd_4_lut (.A(n19503), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n19506));
    defparam n19503_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i310_3_lut (.A(r_TX_Byte[314]), 
            .B(r_TX_Byte[315]), .C(r_TX_Bit_Count[0]), .Z(n310));
    defparam Mux_49_i310_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[506]), .C(r_TX_Byte[507]), .D(r_TX_Bit_Count[1]), 
            .Z(n19497));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19497_bdd_4_lut (.A(n19497), 
            .B(r_TX_Byte[505]), .C(r_TX_Byte[504]), .D(r_TX_Bit_Count[1]), 
            .Z(n19500));
    defparam n19497_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i313_3_lut (.A(r_TX_Byte[318]), 
            .B(r_TX_Byte[319]), .C(r_TX_Bit_Count[0]), .Z(n313));
    defparam Mux_49_i313_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[498]), .C(r_TX_Byte[499]), .D(r_TX_Bit_Count[1]), 
            .Z(n19491));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_49_i312_3_lut (.A(r_TX_Byte[316]), 
            .B(r_TX_Byte[317]), .C(r_TX_Bit_Count[0]), .Z(n312));
    defparam Mux_49_i312_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19491_bdd_4_lut (.A(n19491), 
            .B(r_TX_Byte[497]), .C(r_TX_Byte[496]), .D(r_TX_Bit_Count[1]), 
            .Z(n19494));
    defparam n19491_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[42]), .C(r_TX_Byte[43]), .D(r_TX_Bit_Count[1]), 
            .Z(n19485));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19485_bdd_4_lut (.A(n19485), 
            .B(r_TX_Byte[41]), .C(r_TX_Byte[40]), .D(r_TX_Bit_Count[1]), 
            .Z(n19488));
    defparam n19485_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n19326), .C(n18161), .D(r_TX_Bit_Count[3]), .Z(n19479));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19479_bdd_4_lut (.A(n19479), 
            .B(n18356), .C(n18355), .D(r_TX_Bit_Count[3]), .Z(n19482));
    defparam n19479_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n19473));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19473_bdd_4_lut (.A(n19473), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n19476));
    defparam n19473_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n19380), .C(n18188), .D(r_TX_Bit_Count[3]), .Z(n19467));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19467_bdd_4_lut (.A(n19467), 
            .B(n18179), .C(n19362), .D(r_TX_Bit_Count[3]), .Z(n19470));
    defparam n19467_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[490]), .C(r_TX_Byte[491]), .D(r_TX_Bit_Count[1]), 
            .Z(n19461));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19461_bdd_4_lut (.A(n19461), 
            .B(r_TX_Byte[489]), .C(r_TX_Byte[488]), .D(r_TX_Bit_Count[1]), 
            .Z(n19464));
    defparam n19461_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[482]), .C(r_TX_Byte[483]), .D(r_TX_Bit_Count[1]), 
            .Z(n19455));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19455_bdd_4_lut (.A(n19455), 
            .B(r_TX_Byte[481]), .C(r_TX_Byte[480]), .D(r_TX_Bit_Count[1]), 
            .Z(n19458));
    defparam n19455_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[226]), .C(r_TX_Byte[227]), .D(r_TX_Bit_Count[1]), 
            .Z(n19449));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19449_bdd_4_lut (.A(n19449), 
            .B(r_TX_Byte[225]), .C(r_TX_Byte[224]), .D(r_TX_Bit_Count[1]), 
            .Z(n19452));
    defparam n19449_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n19443));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19443_bdd_4_lut (.A(n19443), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n19446));
    defparam n19443_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n19437));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19437_bdd_4_lut (.A(n19437), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n19440));
    defparam n19437_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n19350), .C(n18173), .D(r_TX_Bit_Count[3]), .Z(n19431));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19431_bdd_4_lut (.A(n19431), 
            .B(n18149), .C(n19302), .D(r_TX_Bit_Count[3]), .Z(n19434));
    defparam n19431_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[218]), .C(r_TX_Byte[219]), .D(r_TX_Bit_Count[1]), 
            .Z(n19425));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19425_bdd_4_lut (.A(n19425), 
            .B(r_TX_Byte[217]), .C(r_TX_Byte[216]), .D(r_TX_Bit_Count[1]), 
            .Z(n19428));
    defparam n19425_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_3  (.A(r_TX_Bit_Count[1]), 
            .B(n312), .C(n313), .D(r_TX_Bit_Count[2]), .Z(n19419));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19419_bdd_4_lut (.A(n19419), 
            .B(n310), .C(n309), .D(r_TX_Bit_Count[2]), .Z(n19422));
    defparam n19419_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n19413));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19413_bdd_4_lut (.A(n19413), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n19416));
    defparam n19413_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n19407));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n10624), 
            .SP(n10625), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=1) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=1) (input pll_clk_internal, 
            input w_reset, input n3, input maxfan_replicated_net_999, 
            input \w_Controller_Mode[0] , input \w_Controller_Mode[1] , 
            input maxfan_replicated_net_1411, output o_RHD_SPI_CS_n_c, input int_RHD_TX_DV, 
            output int_RHD_TX_Ready, input i_RHD_SPI_MISO_c, output o_RHD_SPI_MOSI_c, 
            input VCC_net, output o_RHD_SPI_Clk_c, input \int_RHD_TX_Byte[8] , 
            input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[12] , 
            input \int_RHD_TX_Byte[15] , input GND_net, input int_FIFO_RE, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    wire n10652, init_FIFO_State;
    wire [15:0]n8046;
    
    wire n10006;
    (* lineinfo="@3(44[5],44[16])" *) wire [31:0]o_FIFO_Data;
    
    wire n9029, o_FIFO_WE;
    (* lineinfo="@3(68[5],68[26])" *) wire [15:0]o_RHD_RX_Byte_Falling;
    
    wire o_RHD_RX_DV, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i1 (.D(n8046[0]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(w_reset), .Q(o_FIFO_Data[0]));
    defparam int_FIFO_DATA__i1.REGSET = "SET";
    defparam int_FIFO_DATA__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_WE (.D(n9029), 
            .SP(n3), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i2 (.D(n8046[1]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_FIFO_Data[1]));
    defparam int_FIFO_DATA__i2.REGSET = "SET";
    defparam int_FIFO_DATA__i2.SRMODE = "ASYNC";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5853_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[15]), .D(init_FIFO_State), 
            .Z(n8046[15]));
    defparam i5853_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5854_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[14]), .D(init_FIFO_State), 
            .Z(n8046[14]));
    defparam i5854_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5855_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[13]), .D(init_FIFO_State), 
            .Z(n8046[13]));
    defparam i5855_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5856_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[12]), .D(init_FIFO_State), 
            .Z(n8046[12]));
    defparam i5856_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5857_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[11]), .D(init_FIFO_State), 
            .Z(n8046[11]));
    defparam i5857_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5858_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[10]), .D(init_FIFO_State), 
            .Z(n8046[10]));
    defparam i5858_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5859_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[9]), .D(init_FIFO_State), 
            .Z(n8046[9]));
    defparam i5859_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5860_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[8]), .D(init_FIFO_State), 
            .Z(n8046[8]));
    defparam i5860_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5861_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[7]), .D(init_FIFO_State), 
            .Z(n8046[7]));
    defparam i5861_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5862_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[6]), .D(init_FIFO_State), 
            .Z(n8046[6]));
    defparam i5862_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5863_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[5]), .D(init_FIFO_State), 
            .Z(n8046[5]));
    defparam i5863_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5864_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[4]), .D(init_FIFO_State), 
            .Z(n8046[4]));
    defparam i5864_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5865_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[3]), .D(init_FIFO_State), 
            .Z(n8046[3]));
    defparam i5865_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5866_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[2]), .D(init_FIFO_State), 
            .Z(n8046[2]));
    defparam i5866_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A ((C)+!B))", lineinfo="@2(173[6],173[30])" *) LUT4 i5765_2_lut_3_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(init_FIFO_State), .Z(n10652));
    defparam i5765_2_lut_3_lut.INIT = "0xf1f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5867_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[1]), .D(init_FIFO_State), 
            .Z(n8046[1]));
    defparam i5867_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@2(173[6],173[30])" *) LUT4 i5676_2_lut_3_lut_4_lut (.A(\w_Controller_Mode[0] ), 
            .B(\w_Controller_Mode[1] ), .C(o_RHD_RX_Byte_Falling[0]), .D(init_FIFO_State), 
            .Z(n8046[0]));
    defparam i5676_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i3 (.D(n8046[2]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_FIFO_Data[2]));
    defparam int_FIFO_DATA__i3.REGSET = "SET";
    defparam int_FIFO_DATA__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i4 (.D(n8046[3]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[3]));
    defparam int_FIFO_DATA__i4.REGSET = "SET";
    defparam int_FIFO_DATA__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i5 (.D(n8046[4]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[4]));
    defparam int_FIFO_DATA__i5.REGSET = "SET";
    defparam int_FIFO_DATA__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i6 (.D(n8046[5]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[5]));
    defparam int_FIFO_DATA__i6.REGSET = "SET";
    defparam int_FIFO_DATA__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i7 (.D(n8046[6]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[6]));
    defparam int_FIFO_DATA__i7.REGSET = "SET";
    defparam int_FIFO_DATA__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i8 (.D(n8046[7]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[7]));
    defparam int_FIFO_DATA__i8.REGSET = "SET";
    defparam int_FIFO_DATA__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i9 (.D(n8046[8]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[8]));
    defparam int_FIFO_DATA__i9.REGSET = "SET";
    defparam int_FIFO_DATA__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i10 (.D(n8046[9]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[9]));
    defparam int_FIFO_DATA__i10.REGSET = "SET";
    defparam int_FIFO_DATA__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i11 (.D(n8046[10]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[10]));
    defparam int_FIFO_DATA__i11.REGSET = "SET";
    defparam int_FIFO_DATA__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i12 (.D(n8046[11]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[11]));
    defparam int_FIFO_DATA__i12.REGSET = "SET";
    defparam int_FIFO_DATA__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i13 (.D(n8046[12]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[12]));
    defparam int_FIFO_DATA__i13.REGSET = "SET";
    defparam int_FIFO_DATA__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i14 (.D(n8046[13]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[13]));
    defparam int_FIFO_DATA__i14.REGSET = "SET";
    defparam int_FIFO_DATA__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i15 (.D(n8046[14]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[14]));
    defparam int_FIFO_DATA__i15.REGSET = "SET";
    defparam int_FIFO_DATA__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i16 (.D(n8046[15]), 
            .SP(n10006), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[15]));
    defparam int_FIFO_DATA__i16.REGSET = "SET";
    defparam int_FIFO_DATA__i16.SRMODE = "ASYNC";
    (* lut_function="(A ((C+(D))+!B)+!A !(B+(C+(D))))", lineinfo="@2(167[5],201[9])" *) LUT4 i2529_4_lut (.A(o_RHD_RX_DV), 
            .B(init_FIFO_State), .C(\w_Controller_Mode[0] ), .D(\w_Controller_Mode[1] ), 
            .Z(n9029));
    defparam i2529_4_lut.INIT = "0xaaa3";
    (* lut_function="(!(A (B (C+!(D))+!B (C))+!A (B+(C+(D)))))", lineinfo="@2(173[3],190[10])" *) LUT4 i1253_4_lut (.A(o_RHD_RX_DV), 
            .B(init_FIFO_State), .C(\w_Controller_Mode[0] ), .D(\w_Controller_Mode[1] ), 
            .Z(n10006));
    defparam i1253_4_lut.INIT = "0x0a03";
    (* lineinfo="@2(126[21],126[34])" *) \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=1) SPI_Master_CS_1 (pll_clk_internal, 
            w_reset, maxfan_replicated_net_999, o_RHD_SPI_CS_n_c, int_RHD_TX_DV, 
            int_RHD_TX_Ready, maxfan_replicated_net_1411, o_RHD_RX_DV, 
            i_RHD_SPI_MISO_c, {o_RHD_RX_Byte_Falling}, o_RHD_SPI_MOSI_c, 
            VCC_net, o_RHD_SPI_Clk_c, \int_RHD_TX_Byte[8] , \int_RHD_TX_Byte[9] , 
            \int_RHD_TX_Byte[10] , \int_RHD_TX_Byte[12] , \int_RHD_TX_Byte[15] , 
            GND_net);
    (* lineinfo="@2(149[12],149[32])" *) FIFO_MEM FIFO_1 (GND_net, pll_clk_internal, 
            w_reset, maxfan_replicated_net_1411, maxfan_replicated_net_999, 
            int_FIFO_RE, \int_FIFO_Q[0] , o_FIFO_WE, {int_FIFO_COUNT}, 
            o_FIFO_Data[0], o_FIFO_Data[1], o_FIFO_Data[2], o_FIFO_Data[3], 
            o_FIFO_Data[4], o_FIFO_Data[5], o_FIFO_Data[6], o_FIFO_Data[7], 
            o_FIFO_Data[8], o_FIFO_Data[9], o_FIFO_Data[10], o_FIFO_Data[11], 
            o_FIFO_Data[12], o_FIFO_Data[13], o_FIFO_Data[14], o_FIFO_Data[15], 
            VCC_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ init_FIFO_State_c (.D(n10652), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(init_FIFO_State));
    defparam init_FIFO_State_c.REGSET = "RESET";
    defparam init_FIFO_State_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=1) 
//

module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=1) (input pll_clk_internal, 
            input w_reset, input maxfan_replicated_net_999, output o_RHD_SPI_CS_n_c, 
            input int_RHD_TX_DV, output int_RHD_TX_Ready, input maxfan_replicated_net_1411, 
            output o_RHD_RX_DV, input i_RHD_SPI_MISO_c, output [15:0]o_RHD_RX_Byte_Falling, 
            output o_RHD_SPI_MOSI_c, input VCC_net, output o_RHD_SPI_Clk_c, 
            input \int_RHD_TX_Byte[8] , input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[10] , 
            input \int_RHD_TX_Byte[12] , input \int_RHD_TX_Byte[15] , input GND_net);
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    wire [0:0]r_CS_Inactive_Count_N_2449;
    
    wire r_CS_Inactive_Count;
    wire [4:0]n32;
    
    wire n10001;
    (* lineinfo="@6(81[10],81[20])" *) wire [4:0]r_TX_Count;
    
    wire n9159;
    wire [3:0]n1532;
    
    wire n1565, n17769;
    (* lineinfo="@6(78[10],78[17])" *) wire [1:0]r_SM_CS;
    
    wire n59, w_Master_Ready, n9813, n70, n1857, n1864, n2, n9157, 
        n9155, n9044, n15865, n6, VCC_net_2;
    
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1426__i0 (.D(n32[0]), 
            .SP(n10001), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[0]));
    defparam r_TX_Count_1426__i0.REGSET = "RESET";
    defparam r_TX_Count_1426__i0.SRMODE = "ASYNC";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n9159), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(n1532[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_n (.D(n1565), 
            .SP(n17769), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1426__i1 (.D(n32[1]), 
            .SP(n10001), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1426__i1.REGSET = "RESET";
    defparam r_TX_Count_1426__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@6(153[7],184[16])" *) LUT4 i5760_3_lut (.A(int_RHD_TX_DV), 
            .B(r_SM_CS[0]), .C(o_RHD_SPI_CS_n_c), .Z(n1565));
    defparam i5760_3_lut.INIT = "0xdcdc";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@6(153[7],184[16])" *) LUT4 i2655_4_lut (.A(n1532[0]), 
            .B(r_CS_Inactive_Count), .C(n59), .D(r_SM_CS[1]), .Z(n9159));
    defparam i2655_4_lut.INIT = "0x3b0a";
    (* lut_function="(A (B))", lineinfo="@6(207[48],207[110])" *) LUT4 i1_2_lut (.A(w_Master_Ready), 
            .B(r_SM_CS[0]), .Z(n9813));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B+(C (D)))))", lineinfo="@6(207[5],207[112])" *) LUT4 int_RHD_TX_Ready_I_0_4_lut (.A(int_RHD_TX_DV), 
            .B(n1532[0]), .C(n70), .D(n9813), .Z(int_RHD_TX_Ready));
    defparam int_RHD_TX_Ready_I_0_4_lut.INIT = "0x5444";
    (* lut_function="(A (B))", lineinfo="@6(163[11],173[18])" *) LUT4 i534_2_lut (.A(n70), 
            .B(w_Master_Ready), .Z(n1857));
    defparam i534_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(155[14],155[44])" *) LUT4 i5_2_lut (.A(o_RHD_SPI_CS_n_c), 
            .B(int_RHD_TX_DV), .Z(n59));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@6(146[5],185[12])" *) LUT4 i10948_4_lut (.A(n59), 
            .B(r_SM_CS[1]), .C(n1857), .D(r_SM_CS[0]), .Z(n10001));
    defparam i10948_4_lut.INIT = "0x3022";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@6(166[31],166[41])" *) LUT4 i5738_3_lut (.A(int_RHD_TX_DV), 
            .B(n1864), .C(r_TX_Count[0]), .Z(n32[0]));
    defparam i5738_3_lut.INIT = "0x4848";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !((D)+!C)))", lineinfo="@6(166[31],166[41])" *) LUT4 i5935_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2), .C(n1864), .D(r_TX_Count[2]), .Z(n32[2]));
    defparam i5935_3_lut_4_lut.INIT = "0xe010";
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1426__i2 (.D(n32[2]), 
            .SP(n10001), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1426__i2.REGSET = "RESET";
    defparam r_TX_Count_1426__i2.SRMODE = "ASYNC";
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1426__i3 (.D(n32[3]), 
            .SP(n10001), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1426__i3.REGSET = "RESET";
    defparam r_TX_Count_1426__i3.SRMODE = "ASYNC";
    (* lineinfo="@6(166[31],166[41])" *) FD1P3XZ r_TX_Count_1426__i4 (.D(n32[4]), 
            .SP(n10001), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1426__i4.REGSET = "RESET";
    defparam r_TX_Count_1426__i4.SRMODE = "ASYNC";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n9157), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SM_CS[0]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lineinfo="@6(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n9155), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SM_CS[1]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C (D)))+!A (C (D)))", lineinfo="@6(153[7],184[16])" *) LUT4 i2653_3_lut_4_lut (.A(r_SM_CS[0]), 
            .B(n9044), .C(n1532[0]), .D(n59), .Z(n9157));
    defparam i2653_3_lut_4_lut.INIT = "0xf888";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))", lineinfo="@6(153[7],184[16])" *) LUT4 i2651_4_lut (.A(r_SM_CS[1]), 
            .B(n70), .C(r_CS_Inactive_Count), .D(n9813), .Z(n9155));
    defparam i2651_4_lut.INIT = "0xb3a0";
    (* lut_function="(A (B (C+(D)))+!A !((C+(D))+!B))", lineinfo="@6(166[31],166[41])" *) LUT4 i5937_4_lut (.A(r_TX_Count[4]), 
            .B(n1864), .C(r_TX_Count[3]), .D(n15865), .Z(n32[4]));
    defparam i5937_4_lut.INIT = "0x8884";
    (* lut_function="(A (B (C))+!A !((C)+!B))", lineinfo="@6(166[31],166[41])" *) LUT4 i5936_3_lut (.A(r_TX_Count[3]), 
            .B(n1864), .C(n15865), .Z(n32[3]));
    defparam i5936_3_lut.INIT = "0x8484";
    (* lut_function="((B)+!A)", lineinfo="@6(166[31],166[41])" *) LUT4 i8774_2_lut (.A(int_RHD_TX_DV), 
            .B(r_TX_Count[0]), .Z(n2));
    defparam i8774_2_lut.INIT = "0xdddd";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_2456 (.A(r_TX_Count[3]), 
            .B(r_TX_Count[1]), .Z(n6));
    defparam i1_2_lut_adj_2456.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_TX_Count[2]), 
            .B(r_TX_Count[4]), .C(r_TX_Count[0]), .D(n6), .Z(n70));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B))", lineinfo="@6(163[11],173[18])" *) LUT4 i2544_2_lut (.A(n70), 
            .B(w_Master_Ready), .Z(n9044));
    defparam i2544_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B)+!A (B+((D)+!C))))", lineinfo="@6(153[7],184[16])" *) LUT4 i5710_4_lut (.A(r_CS_Inactive_Count), 
            .B(r_SM_CS[1]), .C(r_SM_CS[0]), .D(n9044), .Z(r_CS_Inactive_Count_N_2449[0]));
    defparam i5710_4_lut.INIT = "0x2232";
    (* lut_function="(A (B ((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@6(166[31],166[41])" *) LUT4 i5934_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n1864), .C(int_RHD_TX_DV), .D(r_TX_Count[0]), .Z(n32[1]));
    defparam i5934_3_lut_4_lut.INIT = "0x8848";
    (* lut_function="(!(A (B+((D)+!C))+!A (D)))", lineinfo="@6(153[7],184[16])" *) LUT4 i10942_2_lut_3_lut_4_lut (.A(r_SM_CS[0]), 
            .B(n70), .C(w_Master_Ready), .D(r_SM_CS[1]), .Z(n17769));
    defparam i10942_2_lut_3_lut_4_lut.INIT = "0x0075";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@6(166[31],166[41])" *) LUT4 i8789_2_lut_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .D(r_TX_Count[2]), .Z(n15865));
    defparam i8789_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A (B (C)))", lineinfo="@6(153[7],184[16])" *) LUT4 i541_2_lut_3_lut (.A(r_SM_CS[0]), 
            .B(n70), .C(w_Master_Ready), .Z(n1864));
    defparam i541_2_lut_3_lut.INIT = "0x8080";
    (* lineinfo="@6(119[18],119[40])" *) SPI_Master SPI_Master_1 (pll_clk_internal, 
            maxfan_replicated_net_999, w_reset, maxfan_replicated_net_1411, 
            o_RHD_RX_DV, w_Master_Ready, i_RHD_SPI_MISO_c, {o_RHD_RX_Byte_Falling}, 
            int_RHD_TX_DV, o_RHD_SPI_MOSI_c, VCC_net, o_RHD_SPI_Clk_c, 
            \int_RHD_TX_Byte[8] , \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[10] , 
            \int_RHD_TX_Byte[12] , \int_RHD_TX_Byte[15] , GND_net);
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_c (.D(r_CS_Inactive_Count_N_2449[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_CS_Inactive_Count));
    defparam r_CS_Inactive_Count_c.REGSET = "SET";
    defparam r_CS_Inactive_Count_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module SPI_Master
//

module SPI_Master (input pll_clk_internal, input maxfan_replicated_net_999, 
            input w_reset, input maxfan_replicated_net_1411, output o_RHD_RX_DV, 
            output w_Master_Ready, input i_RHD_SPI_MISO_c, output [15:0]o_RHD_RX_Byte_Falling, 
            input int_RHD_TX_DV, output o_RHD_SPI_MOSI_c, input VCC_net, 
            output o_RHD_SPI_Clk_c, input \int_RHD_TX_Byte[8] , input \int_RHD_TX_Byte[9] , 
            input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[12] , input \int_RHD_TX_Byte[15] , 
            input GND_net);
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    wire n10639, n10642;
    (* lineinfo="@5(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n10643, n10641, n20640, r_Leading_Edge, n10637, n10635, 
        r_Trailing_Edge_N_2456, r_Trailing_Edge;
    wire [1:0]r_SPI_Clk_Count_1__N_2264;
    (* lineinfo="@5(43[10],43[25])" *) wire [1:0]r_SPI_Clk_Count;
    
    wire o_RHD_RX_DV_N_2437, n12794, n9842, r_TX_DV, n9204;
    (* lineinfo="@5(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    wire [3:0]r_TX_Bit_Count_3__N_2283;
    (* lineinfo="@5(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire n163, n10008, n18431, n9152, r_SPI_Clk, n10, n3;
    wire [5:0]n37;
    (* lineinfo="@5(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    
    wire n8, n10_adj_2466, n6, n18406, n6_adj_2467, n1905, n7, 
        n16837;
    wire [5:0]r_SPI_Clk_Edges_5__N_2266;
    
    wire n9843, n9844, n9845, n9880, n9876, n9872, n9868, n9881, 
        n9877, n9873, n9869, n9879, n9875, n9871, n12778, n9273, 
        n10062, n9275, n9277, n9279, n10070, n12776, n9870, n9874, 
        n9878, n6_adj_2468, n12640, n5, n5_adj_2469, n9841, n9254, 
        n9250, n16033, n21481, n16031, n21271, n16029, n21163, 
        n21160, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n10643), 
            .SP(n10642), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n10641), 
            .SP(n10642), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n20640), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n10637), 
            .SP(n10642), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n10635), 
            .SP(n10642), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2456), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1427__i0 (.D(r_SPI_Clk_Count_1__N_2264[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1427__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1427__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD_RX_DV_N_2437), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(o_RHD_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n12794), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9842), .CK(pll_clk_internal), .SR(w_reset), .Q(o_RHD_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n9204), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_2283[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n163), 
            .SP(n10008), .CK(pll_clk_internal), .SR(w_reset), .Q(o_RHD_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n18431), 
            .SP(n9152), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1427__i1 (.D(r_SPI_Clk_Count_1__N_2264[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1427__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1427__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(90[9],102[16])" *) LUT4 i10687_2_lut (.A(r_SPI_Clk), 
            .B(r_SPI_Clk_Count[0]), .Z(n18431));
    defparam i10687_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Edges[2]), 
            .B(r_SPI_Clk_Edges[5]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[1]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10), .C(r_SPI_Clk_Edges[4]), .Z(n3));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B (C)))", lineinfo="@5(71[5],106[12])" *) LUT4 i3896_3_lut (.A(int_RHD_TX_DV), 
            .B(r_SPI_Clk_Count[0]), .C(n3), .Z(n10642));
    defparam i3896_3_lut.INIT = "0xeaea";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5940_2_lut (.A(n37[2]), 
            .B(int_RHD_TX_DV), .Z(n10639));
    defparam i5940_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n10008));
    defparam i1_3_lut.INIT = "0x3232";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_50_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i10_3_lut (.A(n8), 
            .B(r_TX_Byte[10]), .C(r_TX_Bit_Count[1]), .Z(n10_adj_2466));
    defparam Mux_50_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B (C (D))))" *) LUT4 i1_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(r_TX_Bit_Count[1]), .C(r_TX_Bit_Count[2]), .D(r_TX_Bit_Count[0]), 
            .Z(n6));
    defparam i1_4_lut.INIT = "0xa880";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i10674_4_lut (.A(n10_adj_2466), 
            .B(r_TX_Bit_Count[3]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[2]), 
            .Z(n18406));
    defparam i10674_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i56_4_lut (.A(n18406), 
            .B(r_TX_Byte[15]), .C(r_TX_DV), .D(n6), .Z(n163));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i5773_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_2283[0]));
    defparam i5773_4_lut.INIT = "0xcdce";
    (* lut_function="(!(A+(B)))" *) LUT4 i10939_2_lut (.A(n3), .B(int_RHD_TX_DV), 
            .Z(n12794));
    defparam i10939_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B))", lineinfo="@5(166[10],166[56])" *) LUT4 equal_78_i7_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2467));
    defparam equal_78_i7_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(159[5],175[12])" *) LUT4 i569_2_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .Z(n1905));
    defparam i569_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(159[5],175[12])" *) LUT4 i2_2_lut (.A(r_RX_Bit_Count[2]), 
            .B(r_RX_Bit_Count[1]), .Z(n7));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@5(159[5],175[12])" *) LUT4 i3_4_lut (.A(n7), 
            .B(n1905), .C(n6_adj_2467), .D(r_RX_Bit_Count[0]), .Z(n16837));
    defparam i3_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B)+!A (B+(C))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5709_3_lut (.A(o_RHD_RX_DV), 
            .B(w_Master_Ready), .C(n16837), .Z(o_RHD_RX_DV_N_2437));
    defparam i5709_3_lut.INIT = "0x2323";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i2 (.D(\int_RHD_TX_Byte[8] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte__i2.REGSET = "RESET";
    defparam r_TX_Byte__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i3 (.D(\int_RHD_TX_Byte[9] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte__i3.REGSET = "RESET";
    defparam r_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i4 (.D(\int_RHD_TX_Byte[10] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte__i4.REGSET = "RESET";
    defparam r_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i5 (.D(\int_RHD_TX_Byte[12] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte__i5.REGSET = "RESET";
    defparam r_TX_Byte__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i6 (.D(\int_RHD_TX_Byte[15] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte__i6.REGSET = "RESET";
    defparam r_TX_Byte__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_2266[5]), 
            .SP(n10642), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9843), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9844), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9845), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9880), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9876), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9872), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9868), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9881), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9877), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9873), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9869), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9879), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9875), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(i_RHD_SPI_MISO_c), 
            .SP(n9871), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(i_RHD_SPI_MISO_c), 
            .SP(n12778), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(o_RHD_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n9273), 
            .SP(n10062), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n9275), 
            .SP(n10062), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n9277), 
            .SP(n10062), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n9279), 
            .SP(n10062), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_2283[1]), 
            .SP(n10070), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_2283[2]), 
            .SP(n10070), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_2283[3]), 
            .SP(n10070), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@5(164[24],164[62])" *) LUT4 i10971_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n12776), .Z(n9868));
    defparam i10971_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(164[24],164[62])" *) LUT4 i10981_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n9870), .Z(n9872));
    defparam i10981_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(164[24],164[62])" *) LUT4 i10984_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n9874), .Z(n9876));
    defparam i10984_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(164[24],164[62])" *) LUT4 i10987_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n9878), .Z(n9880));
    defparam i10987_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@5(164[24],164[62])" *) LUT4 i10960_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n12776), .Z(n9869));
    defparam i10960_2_lut_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@5(164[24],164[62])" *) LUT4 i10963_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n9870), .Z(n9873));
    defparam i10963_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@5(164[24],164[62])" *) LUT4 i10966_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n9874), .Z(n9877));
    defparam i10966_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@5(164[24],164[62])" *) LUT4 i10969_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n9878), .Z(n9881));
    defparam i10969_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B (C)))" *) LUT4 i5968_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n12776), .Z(n12778));
    defparam i5968_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i10952_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n9870), .Z(n9871));
    defparam i10952_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i10956_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n9874), .Z(n9875));
    defparam i10956_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i10958_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n9878), .Z(n9879));
    defparam i10958_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i5762_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n9275));
    defparam i5762_3_lut_4_lut.INIT = "0xfef1";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1737_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_2468));
    defparam i1737_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B+!(C (D)))))", lineinfo="@5(159[5],175[12])" *) LUT4 i5966_2_lut_4_lut (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n12640), .Z(n12776));
    defparam i5966_2_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@5(159[5],175[12])" *) LUT4 i1_2_lut_4_lut (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n5), .Z(n9870));
    defparam i1_2_lut_4_lut.INIT = "0xffef";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@5(159[5],175[12])" *) LUT4 i1_2_lut_4_lut_adj_2451 (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n5_adj_2469), 
            .Z(n9874));
    defparam i1_2_lut_4_lut_adj_2451.INIT = "0xffef";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@5(159[5],175[12])" *) LUT4 i1_2_lut_4_lut_adj_2452 (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n7), .Z(n9878));
    defparam i1_2_lut_4_lut_adj_2452.INIT = "0xffef";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@5(159[5],175[12])" *) LUT4 i1_2_lut_4_lut_adj_2453 (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n6_adj_2467), 
            .Z(n9841));
    defparam i1_2_lut_4_lut_adj_2453.INIT = "0xffef";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i5749_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n9254), .C(r_TX_Bit_Count[2]), .D(n9250), .Z(r_TX_Bit_Count_3__N_2283[3]));
    defparam i5749_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B))", lineinfo="@5(144[37],144[73])" *) LUT4 i2746_2_lut (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Bit_Count[1]), .Z(n9250));
    defparam i2746_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(135[7],145[14])" *) LUT4 i2750_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n9254));
    defparam i2750_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5764_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_2468), 
            .Z(n9279));
    defparam i5764_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5763_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_2468), .Z(n9277));
    defparam i5763_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5761_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n9273));
    defparam i5761_3_lut.INIT = "0xeded";
    (* lut_function="(A (B))" *) LUT4 i5830_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n12640));
    defparam i5830_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_190_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5));
    defparam equal_190_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="((B)+!A)", lineinfo="@5(164[24],164[62])" *) LUT4 equal_191_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2469));
    defparam equal_191_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A+(B))", lineinfo="@5(84[7],105[14])" *) LUT4 i5939_2_lut (.A(n37[5]), 
            .B(int_RHD_TX_DV), .Z(r_SPI_Clk_Edges_5__N_2266[5]));
    defparam i5939_2_lut.INIT = "0xeeee";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n16033), .CI0(n16033), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21481), .CI1(n21481), 
            .CO0(n21481), .S0(n37[5]));
    defparam sub_131_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n16031), .CI0(n16031), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n21271), 
            .CI1(n21271), .CO0(n21271), .CO1(n16033), .S0(n37[3]), .S1(n37[4]));
    defparam sub_131_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n16029), .CI0(n16029), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n21163), 
            .CI1(n21163), .CO0(n21163), .CO1(n16031), .S0(n37[1]), .S1(n37[2]));
    defparam sub_131_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n21160), .CI1(n21160), .CO0(n21160), .CO1(n16029), 
            .S1(n37[0]));
    defparam sub_131_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i2648_2_lut (.A(n3), 
            .B(int_RHD_TX_DV), .Z(n9152));
    defparam i2648_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5767_2_lut (.A(n37[0]), 
            .B(int_RHD_TX_DV), .Z(n10635));
    defparam i5767_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5938_2_lut (.A(n37[1]), 
            .B(int_RHD_TX_DV), .Z(n10637));
    defparam i5938_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_4_lut_adj_2454 (.A(r_SPI_Clk_Count[0]), 
            .B(int_RHD_TX_DV), .C(n3), .D(r_SPI_Clk_Count[1]), .Z(n20640));
    defparam i3_4_lut_adj_2454.INIT = "0x0020";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5941_2_lut (.A(n37[3]), 
            .B(int_RHD_TX_DV), .Z(n10641));
    defparam i5941_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5942_2_lut (.A(n37[4]), 
            .B(int_RHD_TX_DV), .Z(n10643));
    defparam i5942_2_lut.INIT = "0x2222";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5713_3_lut_4_lut (.A(r_SPI_Clk_Count[0]), 
            .B(n3), .C(int_RHD_TX_DV), .D(r_SPI_Clk_Count[1]), .Z(r_Trailing_Edge_N_2456));
    defparam i5713_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A ((C+!(D))+!B)+!A !((C+!(D))+!B))", lineinfo="@5(98[30],98[45])" *) LUT4 i8816_3_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(n3), .C(int_RHD_TX_DV), .D(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_2264[1]));
    defparam i8816_3_lut_4_lut.INIT = "0xa6aa";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(153[3],176[10])" *) LUT4 i10995_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n9841), .Z(n9843));
    defparam i10995_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@5(153[3],176[10])" *) LUT4 i10992_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n9841), .Z(n9844));
    defparam i10992_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@5(153[3],176[10])" *) LUT4 i10989_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n9841), .Z(n9845));
    defparam i10989_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n10062));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i5747_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_2283[1]));
    defparam i5747_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_2455 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n10070));
    defparam i1_2_lut_3_lut_adj_2455.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i5748_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n9250), .Z(r_TX_Bit_Count_3__N_2283[2]));
    defparam i5748_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@5(98[30],98[45])" *) LUT4 i8808_2_lut_3_lut (.A(n3), 
            .B(int_RHD_TX_DV), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_2264[0]));
    defparam i8808_2_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(!(A+(B+(C))))", lineinfo="@5(153[3],176[10])" *) LUT4 i11001_2_lut_3_lut (.A(r_RX_Bit_Count[2]), 
            .B(r_RX_Bit_Count[1]), .C(n9841), .Z(n9842));
    defparam i11001_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5729_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .D(r_Leading_Edge), 
            .Z(n9204));
    defparam i5729_3_lut_4_lut.INIT = "0xddde";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n10639), 
            .SP(n10642), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input GND_net, input pll_clk_internal, input w_reset, 
            input maxfan_replicated_net_1411, input maxfan_replicated_net_999, 
            input int_FIFO_RE, output \int_FIFO_Q[0] , input o_FIFO_WE, 
            output [7:0]int_FIFO_COUNT, input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , 
            input \o_FIFO_Data[2] , input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , 
            input \o_FIFO_Data[5] , input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , 
            input \o_FIFO_Data[8] , input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , 
            input \o_FIFO_Data[11] , input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , 
            input \o_FIFO_Data[14] , input \o_FIFO_Data[15] , input VCC_net, 
            output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , 
            output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , 
            output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , 
            output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , 
            output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    (* lineinfo="@0(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (GND_net, 
            pll_clk_internal, w_reset, maxfan_replicated_net_1411, maxfan_replicated_net_999, 
            int_FIFO_RE, \int_FIFO_Q[0] , o_FIFO_WE, {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input GND_net, 
            input pll_clk_internal, input w_reset, input maxfan_replicated_net_1411, 
            input maxfan_replicated_net_999, input int_FIFO_RE, output \int_FIFO_Q[0] , 
            input o_FIFO_WE, output [7:0]int_FIFO_COUNT, input \o_FIFO_Data[0] , 
            input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , input \o_FIFO_Data[3] , 
            input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , input \o_FIFO_Data[6] , 
            input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , input \o_FIFO_Data[9] , 
            input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , input \o_FIFO_Data[12] , 
            input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , input \o_FIFO_Data[15] , 
            input VCC_net, output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    (* lineinfo="@0(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (GND_net, 
            pll_clk_internal, w_reset, maxfan_replicated_net_1411, maxfan_replicated_net_999, 
            int_FIFO_RE, \int_FIFO_Q[0] , o_FIFO_WE, {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input GND_net, 
            input pll_clk_internal, input w_reset, input maxfan_replicated_net_1411, 
            input maxfan_replicated_net_999, input int_FIFO_RE, output \int_FIFO_Q[0] , 
            input o_FIFO_WE, output [7:0]int_FIFO_COUNT, input \o_FIFO_Data[0] , 
            input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , input \o_FIFO_Data[3] , 
            input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , input \o_FIFO_Data[6] , 
            input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , input \o_FIFO_Data[9] , 
            input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , input \o_FIFO_Data[12] , 
            input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , input \o_FIFO_Data[15] , 
            input VCC_net, output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    
    (* lineinfo="@0(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (GND_net, 
            pll_clk_internal, w_reset, maxfan_replicated_net_1411, maxfan_replicated_net_999, 
            int_FIFO_RE, \int_FIFO_Q[0] , o_FIFO_WE, {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input GND_net, 
            input pll_clk_internal, input w_reset, input maxfan_replicated_net_1411, 
            input maxfan_replicated_net_999, input int_FIFO_RE, output \int_FIFO_Q[0] , 
            input o_FIFO_WE, output [7:0]int_FIFO_COUNT, input \o_FIFO_Data[0] , 
            input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , input \o_FIFO_Data[3] , 
            input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , input \o_FIFO_Data[6] , 
            input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , input \o_FIFO_Data[9] , 
            input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , input \o_FIFO_Data[12] , 
            input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , input \o_FIFO_Data[15] , 
            input VCC_net, output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(62[12],62[28])" *) wire pll_clk_internal;
    (* lineinfo="@0(2785[56],2785[70])" *) wire [7:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@0(2786[56],2786[73])" *) wire [7:0]\MISC.rd_flag_addr_p1_r ;
    
    wire n6595, n8893;
    (* lineinfo="@0(2783[56],2783[70])" *) wire [7:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@0(2784[56],2784[73])" *) wire [7:0]\MISC.wr_flag_addr_p1_r ;
    
    wire n9195;
    wire [7:0]\MISC.diff_w_7__N_2303 ;
    
    wire n8895, n16055, n21484;
    (* lineinfo="@0(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    
    wire n16057;
    (* lineinfo="@0(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    
    wire n8889, n8891, n8885, n8887;
    (* lineinfo="@0(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    
    wire wr_addr_nxt_w_0__N_2294;
    (* lineinfo="@0(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    
    wire full_nxt_w, full_r, full_mem_r, empty_nxt_w, empty_r, empty_mem_r;
    (* lineinfo="@0(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@0(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    (* lineinfo="@0(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@0(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    (* lineinfo="@0(2643[54],2643[61])" *) wire [6:0]waddr_r;
    (* lineinfo="@0(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    (* lineinfo="@0(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    
    wire rd_addr_nxt_w_0__N_2302;
    (* lineinfo="@0(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    (* lineinfo="@0(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    (* lineinfo="@0(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    (* lineinfo="@0(2649[54],2649[61])" *) wire [6:0]raddr_r;
    
    wire rd_fifo_en_w, \MISC.full_flag_r , \MISC.empty_flag_r , \mem_EBR.data_raw_r[0] , 
        wr_fifo_en_w;
    (* lineinfo="@0(2792[36],2792[42])" *) wire [7:0]\MISC.diff_w ;
    
    wire \mem_EBR.data_raw_r[1] , \mem_EBR.data_raw_r[2] , \mem_EBR.data_raw_r[3] , 
        \mem_EBR.data_raw_r[4] , \mem_EBR.data_raw_r[5] , \mem_EBR.data_raw_r[6] , 
        \mem_EBR.data_raw_r[7] , \mem_EBR.data_raw_r[8] , \mem_EBR.data_raw_r[9] , 
        \mem_EBR.data_raw_r[10] , \mem_EBR.data_raw_r[11] , \mem_EBR.data_raw_r[12] , 
        \mem_EBR.data_raw_r[13] , \mem_EBR.data_raw_r[14] , \mem_EBR.data_raw_r[15] , 
        n17703, n17759, n17691, n17765, n17693, n17276, n16845, 
        n5, n10, n8, n12, n17689, n17701, n12_adj_2465, n17757, 
        n15, n16815, n21352, n16052, n21349, n16050, n21346, n16048, 
        n21343, n16046, n21340, n21337, n16068, n21514, n16066, 
        n21511, n16064, n21508, n21358, n8883, n8897, n16061, 
        n21493, n16059, n21490, n21487, VCC_net_2, GND_net_2;
    
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1414_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n6595), .Z(n8893));
    defparam mux_1414_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2759_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n9195), .Z(\MISC.diff_w_7__N_2303 [3]));
    defparam i2759_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1414_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n6595), .Z(n8895));
    defparam mux_1414_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2757_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n9195), .Z(\MISC.diff_w_7__N_2303 [2]));
    defparam i2757_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n16055), .CI0(n16055), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n21484), 
            .CI1(n21484), .CO0(n21484), .CO1(n16057), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1414_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n6595), .Z(n8889));
    defparam mux_1414_i6_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2763_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n9195), .Z(\MISC.diff_w_7__N_2303 [5]));
    defparam i2763_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1414_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n6595), .Z(n8891));
    defparam mux_1414_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2761_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n9195), .Z(\MISC.diff_w_7__N_2303 [4]));
    defparam i2761_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1414_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n6595), .Z(n8885));
    defparam mux_1414_i8_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2767_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n9195), .Z(\MISC.diff_w_7__N_2303 [7]));
    defparam i2767_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1414_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n6595), .Z(n8887));
    defparam mux_1414_i7_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2765_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n9195), .Z(\MISC.diff_w_7__N_2303 [6]));
    defparam i2765_3_lut.INIT = "0xcaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_999), 
            .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_2302), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@0(3008[25],3008[51])" *) LUT4 int_FIFO_RE_I_2447_2_lut (.A(int_FIFO_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RE_I_2447_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r[0] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(\int_FIFO_Q[0] ));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i0  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(w_reset), .Q(int_FIFO_COUNT[0]));
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@0(3007[25],3007[50])" *) LUT4 o_FIFO_WE_I_0_2_lut (.A(o_FIFO_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_WE_I_0_2_lut.INIT = "0x2222";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(GND_net), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(\o_FIFO_Data[15] ), 
            .WDATA14(\o_FIFO_Data[14] ), .WDATA13(\o_FIFO_Data[13] ), .WDATA12(\o_FIFO_Data[12] ), 
            .WDATA11(\o_FIFO_Data[11] ), .WDATA10(\o_FIFO_Data[10] ), .WDATA9(\o_FIFO_Data[9] ), 
            .WDATA8(\o_FIFO_Data[8] ), .WDATA7(\o_FIFO_Data[7] ), .WDATA6(\o_FIFO_Data[6] ), 
            .WDATA5(\o_FIFO_Data[5] ), .WDATA4(\o_FIFO_Data[4] ), .WDATA3(\o_FIFO_Data[3] ), 
            .WDATA2(\o_FIFO_Data[2] ), .WDATA1(\o_FIFO_Data[1] ), .WDATA0(\o_FIFO_Data[0] ), 
            .RCLKE(VCC_net), .RCLK(pll_clk_internal), .RE(rd_fifo_en_w), 
            .WCLKE(VCC_net), .WCLK(pll_clk_internal), .WE(wr_fifo_en_w), 
            .RDATA15(\mem_EBR.data_raw_r[15] ), .RDATA14(\mem_EBR.data_raw_r[14] ), 
            .RDATA13(\mem_EBR.data_raw_r[13] ), .RDATA12(\mem_EBR.data_raw_r[12] ), 
            .RDATA11(\mem_EBR.data_raw_r[11] ), .RDATA10(\mem_EBR.data_raw_r[10] ), 
            .RDATA9(\mem_EBR.data_raw_r[9] ), .RDATA8(\mem_EBR.data_raw_r[8] ), 
            .RDATA7(\mem_EBR.data_raw_r[7] ), .RDATA6(\mem_EBR.data_raw_r[6] ), 
            .RDATA5(\mem_EBR.data_raw_r[5] ), .RDATA4(\mem_EBR.data_raw_r[4] ), 
            .RDATA3(\mem_EBR.data_raw_r[3] ), .RDATA2(\mem_EBR.data_raw_r[2] ), 
            .RDATA1(\mem_EBR.data_raw_r[1] ), .RDATA0(\mem_EBR.data_raw_r[0] ));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "16";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "16";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_2294), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10083_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[5]), .C(wr_addr_r[4]), .D(wr_addr_r[5]), 
            .Z(n17703));
    defparam i10083_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i10138_3_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n17703), .C(wr_addr_r[0]), .Z(n17759));
    defparam i10138_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10072_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[7]), .D(wr_addr_r[3]), 
            .Z(n17691));
    defparam i10072_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i10144_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(n17759), .C(wr_addr_nxt_w_0__N_2294), .D(wr_addr_r[6]), 
            .Z(n17765));
    defparam i10144_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10074_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[1]), .D(wr_addr_r[2]), 
            .Z(n17693));
    defparam i10074_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(rd_addr_nxt_w_0__N_2302), 
            .B(n17693), .C(n17765), .D(n17691), .Z(n17276));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@0(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n17276), 
            .B(empty_r), .C(o_FIFO_WE), .D(n16845), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_2448 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut_adj_2448.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n16845));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_2302));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10070_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[2]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[2]), 
            .Z(n17689));
    defparam i10070_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10081_4_lut (.A(wr_cmpaddr_p1_r[5]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[1]), 
            .Z(n17701));
    defparam i10081_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !((D)+!C))))" *) LUT4 i3_4_lut_adj_2449 (.A(wr_addr_p1cmp_r[7]), 
            .B(wr_cmpaddr_p1_r[6]), .C(rd_addr_r[7]), .D(rd_cmpaddr_r[6]), 
            .Z(n12_adj_2465));
    defparam i3_4_lut_adj_2449.INIT = "0x4812";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i10136_4_lut (.A(n17701), 
            .B(wr_cmpaddr_p1_r[4]), .C(n17689), .D(rd_cmpaddr_r[4]), .Z(n17757));
    defparam i10136_4_lut.INIT = "0xfbfe";
    (* lut_function="(!(A+!(B (C (D)+!C !(D)))))" *) LUT4 i6_4_lut_adj_2450 (.A(rd_addr_nxt_w_0__N_2302), 
            .B(n12_adj_2465), .C(wr_cmpaddr_p1_r[0]), .D(rd_cmpaddr_r[0]), 
            .Z(n15));
    defparam i6_4_lut_adj_2450.INIT = "0x4004";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(full_r), .B(int_FIFO_RE), 
            .C(n16845), .Z(n16815));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@0(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(wr_addr_nxt_w_0__N_2294), 
            .B(n16815), .C(n15), .D(n17757), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccec";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_2294));
    defparam i5_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_2294), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_2294), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))", lineinfo="@0(2792[46],2792[60])" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n9195));
    defparam i1_3_lut_4_lut.INIT = "0x0d00";
    (* lut_function="(!((B+!(C+!(D)))+!A))", lineinfo="@0(2792[46],2792[60])" *) LUT4 i2_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n6595));
    defparam i2_3_lut_4_lut.INIT = "0x2022";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n21352), .CI1(n21352), .CO0(n21352), .CO1(n16055), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n16052), .CI0(n16052), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21349), .CI1(n21349), 
            .CO0(n21349), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_2294), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_2294), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_2294), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_2294), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_2302), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_2302), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_2302), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_2302), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_2302), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_2302), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_2302), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r[1] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[1] ));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r[2] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[2] ));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r[3] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[3] ));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r[4] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[4] ));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r[5] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[5] ));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r[6] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[6] ));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r[7] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[7] ));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r[8] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[8] ));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r[9] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[9] ));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r[10] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[10] ));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r[11] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[11] ));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r[12] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[12] ));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r[13] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[13] ));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r[14] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[14] ));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i16  (.D(\mem_EBR.data_raw_r[15] ), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(\int_FIFO_Q[15] ));
    defparam \mem_EBR.data_buff_r_i16 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i16 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_FIFO_COUNT[1]));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_FIFO_COUNT[2]));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_FIFO_COUNT[3]));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n16050), .CI0(n16050), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n21346), 
            .CI1(n21346), .CO0(n21346), .CO1(n16052), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n16048), .CI0(n16048), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n21343), 
            .CI1(n21343), .CO0(n21343), .CO1(n16050), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n16046), .CI0(n16046), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n21340), 
            .CI1(n21340), .CO0(n21340), .CO1(n16048), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n21337), .CI1(n21337), .CO0(n21337), .CO1(n16046), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2303 [6]), .C0(n8887), .D0(n16068), 
            .CI0(n16068), .A1(GND_net), .B1(\MISC.diff_w_7__N_2303 [7]), 
            .C1(n8885), .D1(n21514), .CI1(n21514), .CO0(n21514), .S0(\MISC.diff_w [6]), 
            .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_7__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_8 .INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2303 [4]), .C0(n8891), .D0(n16066), 
            .CI0(n16066), .A1(GND_net), .B1(\MISC.diff_w_7__N_2303 [5]), 
            .C1(n8889), .D1(n21511), .CI1(n21511), .CO0(n21511), .CO1(n16068), 
            .S0(\MISC.diff_w [4]), .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_7__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2303 [2]), .C0(n8895), .D0(n16064), 
            .CI0(n16064), .A1(GND_net), .B1(\MISC.diff_w_7__N_2303 [3]), 
            .C1(n8893), .D1(n21508), .CI1(n21508), .CO0(n21508), .CO1(n16066), 
            .S0(\MISC.diff_w [2]), .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_7__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_4 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2303 [0]), .C0(n8883), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_2303 [1]), .C1(n8897), 
            .D1(n21358), .CI1(n21358), .CO0(n21358), .CO1(n16064), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_7__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_2 .INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n16061), .CI0(n16061), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21493), .CI1(n21493), 
            .CO0(n21493), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n16059), .CI0(n16059), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n21490), 
            .CI1(n21490), .CO0(n21490), .CO1(n16061), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n16057), .CI0(n16057), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n21487), 
            .CI1(n21487), .CO0(n21487), .CO1(n16059), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1414_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n6595), .Z(n8897));
    defparam mux_1414_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2755_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n9195), .Z(\MISC.diff_w_7__N_2303 [1]));
    defparam i2755_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1414_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n6595), .Z(n8883));
    defparam mux_1414_i1_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2692_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n9195), .Z(\MISC.diff_w_7__N_2303 [0]));
    defparam i2692_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_FIFO_COUNT[4]));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_FIFO_COUNT[5]));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_FIFO_COUNT[6]));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i7  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(pll_clk_internal), .SR(maxfan_replicated_net_1411), 
            .Q(int_FIFO_COUNT[7]));
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_2294), .CK(pll_clk_internal), .SR(w_reset), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule
