// Seed: 2584061160
module module_0 (
    input wand id_0,
    input tri id_1,
    output wand id_2,
    input uwire id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 id_6,
    output wor id_7,
    input wand id_8,
    output tri id_9,
    output supply1 id_10,
    output wor id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14,
    output wire id_15,
    output tri0 id_16,
    output tri id_17,
    input wire id_18
    , id_20
);
  wire id_21, id_22, id_23, id_24;
  wire id_25, id_26;
  assign id_17 = id_18;
  wire  id_27;
  logic id_28;
  real  id_29;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    output wand id_0 [-1 : 1],
    input  tri0 id_1,
    input  wor  _id_2,
    input  tri  id_3
);
  wire [1 : -1  +  1] id_5;
  logic [7:0][""][(  -1  )] id_6;
  ;
  wire [-1  +  -1 : id_2] id_7, id_8;
  assign this = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
