Analysis & Synthesis report for toplevel
Mon Dec 16 23:07:10 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Logic Cells Representing Combinational Loops
  8. General Register Statistics
  9. Analysis & Synthesis Messages
 10. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 16 23:07:10 2019   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; toplevel                                ;
; Top-level Entity Name              ; toplevel                                ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 119                                     ;
;     Total combinational functions  ; 119                                     ;
;     Dedicated logic registers      ; 0                                       ;
; Total registers                    ; 0                                       ;
; Total pins                         ; 70                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F896C6       ;                    ;
; Top-level entity name                                          ; toplevel           ; toplevel           ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                   ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                               ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+
; ModeDisplay.v                    ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/ModeDisplay.v          ;
; toplevel.v                       ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/toplevel.v             ;
; Register.v                       ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/Register.v             ;
; D_FF.v                           ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/D_FF.v                 ;
; library.v                        ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/library.v              ;
; BCDtoBinaryConverter.v           ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v ;
; SevenSegmentDriver.v             ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v   ;
; Quad2to1mux.v                    ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/Quad2to1mux.v          ;
; twotoone_mux.v                   ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/twotoone_mux.v         ;
; findInvalid.v                    ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/findInvalid.v          ;
; checkoffDigit1.v                 ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/checkoffDigit1.v       ;
; checkoffDigit2.v                 ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/checkoffDigit2.v       ;
; checkoffDigit3.v                 ; yes             ; User Verilog HDL File  ; C:/Users/OMAR/Desktop/project final/checkoffDigit3.v       ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                        ;
+---------------------------------------------+------------------------------------------------------+
; Resource                                    ; Usage                                                ;
+---------------------------------------------+------------------------------------------------------+
; Estimated Total logic elements              ; 119                                                  ;
;                                             ;                                                      ;
; Total combinational functions               ; 119                                                  ;
; Logic element usage by number of LUT inputs ;                                                      ;
;     -- 4 input functions                    ; 84                                                   ;
;     -- 3 input functions                    ; 27                                                   ;
;     -- <=2 input functions                  ; 8                                                    ;
;                                             ;                                                      ;
; Logic elements by mode                      ;                                                      ;
;     -- normal mode                          ; 119                                                  ;
;     -- arithmetic mode                      ; 0                                                    ;
;                                             ;                                                      ;
; Total registers                             ; 0                                                    ;
;     -- Dedicated logic registers            ; 0                                                    ;
;     -- I/O registers                        ; 0                                                    ;
;                                             ;                                                      ;
; I/O pins                                    ; 70                                                   ;
; Maximum fan-out node                        ; Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 ;
; Maximum fan-out                             ; 23                                                   ;
; Total fan-out                               ; 481                                                  ;
; Average fan-out                             ; 2.54                                                 ;
+---------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |toplevel                                 ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 70   ; 0            ; |toplevel                                                                                               ; work         ;
;    |BCDtoBinaryConverter:comb_492|        ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492                                                                 ; work         ;
;       |tenBitsAdderSubtractor:comb_327|   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327                                 ; work         ;
;          |FA:comb_16|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_16                      ; work         ;
;          |FA:comb_17|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17                      ; work         ;
;          |FA:comb_18|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_18                      ; work         ;
;          |FA:comb_19|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_19                      ; work         ;
;          |FA:comb_20|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_20                      ; work         ;
;          |FA:comb_21|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21                      ; work         ;
;          |FA:comb_22|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_22                      ; work         ;
;          |FA:comb_23|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23                      ; work         ;
;       |tenBitsAdderSubtractor:comb_6|     ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6                                   ; work         ;
;          |FA:comb_15|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_15                        ; work         ;
;          |FA:comb_16|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16                        ; work         ;
;          |FA:comb_17|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17                        ; work         ;
;       |tensMultiplier:comb_5|             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tensMultiplier:comb_5                                           ; work         ;
;          |fiveBitsAdderSubtractor:comb_7| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tensMultiplier:comb_5|fiveBitsAdderSubtractor:comb_7            ; work         ;
;             |FA:comb_10|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|BCDtoBinaryConverter:comb_492|tensMultiplier:comb_5|fiveBitsAdderSubtractor:comb_7|FA:comb_10 ; work         ;
;    |Quad2to1mux:comb_493|                 ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_493                                                                          ; work         ;
;       |twotoone_mux:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_493|twotoone_mux:comb_7                                                      ; work         ;
;    |Quad2to1mux:comb_526|                 ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_526                                                                          ; work         ;
;       |twotoone_mux:comb_4|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_526|twotoone_mux:comb_4                                                      ; work         ;
;       |twotoone_mux:comb_5|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_526|twotoone_mux:comb_5                                                      ; work         ;
;       |twotoone_mux:comb_6|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_526|twotoone_mux:comb_6                                                      ; work         ;
;       |twotoone_mux:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_526|twotoone_mux:comb_7                                                      ; work         ;
;    |Quad2to1mux:comb_559|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_559                                                                          ; work         ;
;       |twotoone_mux:comb_4|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_559|twotoone_mux:comb_4                                                      ; work         ;
;       |twotoone_mux:comb_5|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_559|twotoone_mux:comb_5                                                      ; work         ;
;       |twotoone_mux:comb_6|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_559|twotoone_mux:comb_6                                                      ; work         ;
;    |Quad2to1mux:comb_656|                 ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_656                                                                          ; work         ;
;       |twotoone_mux:comb_4|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Quad2to1mux:comb_656|twotoone_mux:comb_4                                                      ; work         ;
;    |Register:comb_491|                    ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491                                                                             ; work         ;
;       |D_FF:comb_10|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_10                                                                ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_10|Nand_gate:comb_7                                               ; work         ;
;       |D_FF:comb_11|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_11                                                                ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_11|Nand_gate:comb_7                                               ; work         ;
;       |D_FF:comb_12|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_12                                                                ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_12|Nand_gate:comb_7                                               ; work         ;
;       |D_FF:comb_13|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_13                                                                ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_13|Nand_gate:comb_7                                               ; work         ;
;       |D_FF:comb_14|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_14                                                                ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_14|Nand_gate:comb_7                                               ; work         ;
;       |D_FF:comb_15|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_15                                                                ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_15|Nand_gate:comb_7                                               ; work         ;
;       |D_FF:comb_4|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_4                                                                 ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_4|Nand_gate:comb_7                                                ; work         ;
;       |D_FF:comb_5|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_5                                                                 ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_5|Nand_gate:comb_7                                                ; work         ;
;       |D_FF:comb_6|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_6                                                                 ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_6|Nand_gate:comb_7                                                ; work         ;
;       |D_FF:comb_7|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_7                                                                 ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_7|Nand_gate:comb_7                                                ; work         ;
;       |D_FF:comb_8|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_8                                                                 ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_8|Nand_gate:comb_7                                                ; work         ;
;       |D_FF:comb_9|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_9                                                                 ; work         ;
;          |Nand_gate:comb_7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Register:comb_491|D_FF:comb_9|Nand_gate:comb_7                                                ; work         ;
;    |SevenSegmentDriver:comb_165|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SevenSegmentDriver:comb_165                                                                   ; work         ;
;    |SevenSegmentDriver:comb_326|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SevenSegmentDriver:comb_326                                                                   ; work         ;
;    |SevenSegmentDriver:comb_4|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SevenSegmentDriver:comb_4                                                                     ; work         ;
;    |SevenSegmentDriver:comb_881|          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SevenSegmentDriver:comb_881                                                                   ; work         ;
;    |SevenSegmentDriver:comb_915|          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SevenSegmentDriver:comb_915                                                                   ; work         ;
;    |SevenSegmentDriver:comb_917|          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SevenSegmentDriver:comb_917                                                                   ; work         ;
;    |SevenSegmentDriver:comb_919|          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SevenSegmentDriver:comb_919                                                                   ; work         ;
;    |checkoffDigit1:comb_914|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|checkoffDigit1:comb_914                                                                       ; work         ;
;    |checkoffDigit2:comb_916|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|checkoffDigit2:comb_916                                                                       ; work         ;
;    |findInvalid:comb_489|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|findInvalid:comb_489                                                                          ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; Register:comb_491|D_FF:comb_4|Nand_gate:comb_7|out~1   ;    ;
; Register:comb_491|D_FF:comb_5|Nand_gate:comb_7|out~1   ;    ;
; Register:comb_491|D_FF:comb_7|Nand_gate:comb_7|out~1   ;    ;
; Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~1   ;    ;
; Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~1   ;    ;
; Register:comb_491|D_FF:comb_9|Nand_gate:comb_7|out~1   ;    ;
; Register:comb_491|D_FF:comb_11|Nand_gate:comb_7|out~1  ;    ;
; Register:comb_491|D_FF:comb_10|Nand_gate:comb_7|out~1  ;    ;
; Register:comb_491|D_FF:comb_12|Nand_gate:comb_7|out~1  ;    ;
; Register:comb_491|D_FF:comb_13|Nand_gate:comb_7|out~1  ;    ;
; Register:comb_491|D_FF:comb_15|Nand_gate:comb_7|out~1  ;    ;
; Register:comb_491|D_FF:comb_14|Nand_gate:comb_7|out~1  ;    ;
; Number of logic cells representing combinational loops ; 12 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Dec 16 23:07:08 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c toplevel
Info: Found 1 design units, including 1 entities, in source file ModeDisplay.v
    Info: Found entity 1: ModeDisplay
Info: Found 1 design units, including 1 entities, in source file toplevel.v
    Info: Found entity 1: toplevel
Info: Found 1 design units, including 1 entities, in source file Register.v
    Info: Found entity 1: Register
Info: Found 1 design units, including 1 entities, in source file D_FF.v
    Info: Found entity 1: D_FF
Info: Found 9 design units, including 9 entities, in source file library.v
    Info: Found entity 1: Nand_gate
    Info: Found entity 2: Nor_gate
    Info: Found entity 3: Nand_gate3
    Info: Found entity 4: Xorgate2
    Info: Found entity 5: Norgate4
    Info: Found entity 6: Norgate2
    Info: Found entity 7: Invgate
    Info: Found entity 8: Xorgate
    Info: Found entity 9: Andgate
Info: Found 6 design units, including 6 entities, in source file BCDtoBinaryConverter.v
    Info: Found entity 1: FA
    Info: Found entity 2: fiveBitsAdderSubtractor
    Info: Found entity 3: hundredsMultiplier
    Info: Found entity 4: tensMultiplier
    Info: Found entity 5: tenBitsAdderSubtractor
    Info: Found entity 6: BCDtoBinaryConverter
Info: Found 1 design units, including 1 entities, in source file SevenSegmentDriver.v
    Info: Found entity 1: SevenSegmentDriver
Info: Found 1 design units, including 1 entities, in source file Quad2to1mux.v
    Info: Found entity 1: Quad2to1mux
Info: Found 1 design units, including 1 entities, in source file twotoone_mux.v
    Info: Found entity 1: twotoone_mux
Info: Found 1 design units, including 1 entities, in source file findInvalid.v
    Info: Found entity 1: findInvalid
Info: Found 1 design units, including 1 entities, in source file checkoffDigit1.v
    Info: Found entity 1: checkoffDigit1
Info: Found 1 design units, including 1 entities, in source file checkoffDigit2.v
    Info: Found entity 1: checkoffDigit2
Info: Found 1 design units, including 1 entities, in source file checkoffDigit3.v
    Info: Found entity 1: checkoffDigit3
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for "O3"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for "O2"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for "O1"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for "O0"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for "O7"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for "O6"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for "O5"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for "O4"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for "O11"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for "O10"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for "O9"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for "O8"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(15): created implicit net for "E1"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(16): created implicit net for "E2"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(17): created implicit net for "E3"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit0"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit1"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit2"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit3"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit4"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit5"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit6"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit7"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit8"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for "digit9"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for "A3"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for "A2"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for "A1"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for "A0"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for "A7"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for "A6"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for "A5"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for "A4"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for "A11"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for "A10"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for "A9"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for "A8"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for "A15"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for "A14"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for "A13"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for "A12"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(36): created implicit net for "OFF2"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(36): created implicit net for "OFF1"
Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(40): created implicit net for "OFF3"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(5): created implicit net for "nQ0"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(6): created implicit net for "nQ1"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(7): created implicit net for "nQ2"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(8): created implicit net for "nQ3"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(9): created implicit net for "nQ4"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(10): created implicit net for "nQ5"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(11): created implicit net for "nQ6"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(12): created implicit net for "nQ7"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(13): created implicit net for "nQ8"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(14): created implicit net for "nQ9"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(15): created implicit net for "nQ10"
Warning (10236): Verilog HDL Implicit Net warning at Register.v(16): created implicit net for "nQ11"
Warning (10236): Verilog HDL Implicit Net warning at D_FF.v(6): created implicit net for "notD"
Warning (10236): Verilog HDL Implicit Net warning at D_FF.v(9): created implicit net for "w1"
Warning (10236): Verilog HDL Implicit Net warning at D_FF.v(11): created implicit net for "w2"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(16): created implicit net for "out0"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(17): created implicit net for "out1"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(18): created implicit net for "out2"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(19): created implicit net for "out3"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(20): created implicit net for "out4"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(23): created implicit net for "Cout0"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(24): created implicit net for "Cout1"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(25): created implicit net for "Cout2"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(26): created implicit net for "Cout3"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(43): created implicit net for "Cout"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(57): created implicit net for "S4"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(57): created implicit net for "Cout"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(66): created implicit net for "out0"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(67): created implicit net for "out1"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(68): created implicit net for "out2"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(69): created implicit net for "out3"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(70): created implicit net for "out4"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(71): created implicit net for "out5"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(72): created implicit net for "out6"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(73): created implicit net for "out7"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(74): created implicit net for "out8"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(75): created implicit net for "out9"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(78): created implicit net for "Cout0"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(79): created implicit net for "Cout1"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(80): created implicit net for "Cout2"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(81): created implicit net for "Cout3"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(82): created implicit net for "Cout4"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(83): created implicit net for "Cout5"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(84): created implicit net for "Cout6"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(85): created implicit net for "Cout7"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(86): created implicit net for "Cout8"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h0"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h1"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h2"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h3"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h4"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h5"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h6"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h7"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h8"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for "h9"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for "t0"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for "t1"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for "t2"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for "t3"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for "t4"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for "t5"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for "t6"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w0"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w1"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w2"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w3"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w4"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w5"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w6"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w7"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w8"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "w9"
Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for "Cout"
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(7): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(8): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(9): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(12): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(15): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(16): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(17): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(6): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(9): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(15): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(5): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(6): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(7): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(8): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(9): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(10): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(12): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(14): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(15): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(16): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(16): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(17): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(18): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(19): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(23): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(24): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(25): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(26): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(27): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(43): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(96): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(57): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(99): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(66): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(67): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(68): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(69): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(70): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(71): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(72): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(73): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(74): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(75): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(78): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(79): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(80): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(81): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(82): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(83): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(84): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(85): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(86): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(87): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(103): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(107): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(23): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(5): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(6): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(7): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(8): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(28): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(29): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(30): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(31): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(34): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(36): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(38): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(40): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(42): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(44): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(46): instance has no name
Info: Elaborating entity "toplevel" for the top level hierarchy
Info: Elaborating entity "SevenSegmentDriver" for hierarchy "SevenSegmentDriver:comb_4"
Info: Elaborating entity "ModeDisplay" for hierarchy "ModeDisplay:comb_487"
Info: Elaborating entity "findInvalid" for hierarchy "findInvalid:comb_488"
Info: Elaborating entity "Register" for hierarchy "Register:comb_491"
Info: Elaborating entity "D_FF" for hierarchy "Register:comb_491|D_FF:comb_4"
Info: Elaborating entity "Invgate" for hierarchy "Register:comb_491|D_FF:comb_4|Invgate:comb_4"
Info: Elaborating entity "Nand_gate" for hierarchy "Register:comb_491|D_FF:comb_4|Nand_gate:comb_5"
Info: Elaborating entity "BCDtoBinaryConverter" for hierarchy "BCDtoBinaryConverter:comb_492"
Info: Elaborating entity "hundredsMultiplier" for hierarchy "BCDtoBinaryConverter:comb_492|hundredsMultiplier:comb_4"
Warning (10034): Output port "M8" at BCDtoBinaryConverter.v(35) has no driver
Info: Elaborating entity "fiveBitsAdderSubtractor" for hierarchy "BCDtoBinaryConverter:comb_492|hundredsMultiplier:comb_4|fiveBitsAdderSubtractor:comb_9"
Info: Elaborating entity "Xorgate" for hierarchy "BCDtoBinaryConverter:comb_492|hundredsMultiplier:comb_4|fiveBitsAdderSubtractor:comb_9|Xorgate:comb_4"
Info: Elaborating entity "FA" for hierarchy "BCDtoBinaryConverter:comb_492|hundredsMultiplier:comb_4|fiveBitsAdderSubtractor:comb_9|FA:comb_9"
Info: Elaborating entity "tensMultiplier" for hierarchy "BCDtoBinaryConverter:comb_492|tensMultiplier:comb_5"
Info: Elaborating entity "tenBitsAdderSubtractor" for hierarchy "BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6"
Info: Elaborating entity "Quad2to1mux" for hierarchy "Quad2to1mux:comb_493"
Info: Elaborating entity "twotoone_mux" for hierarchy "Quad2to1mux:comb_493|twotoone_mux:comb_4"
Info: Elaborating entity "checkoffDigit1" for hierarchy "checkoffDigit1:comb_914"
Info: Elaborating entity "checkoffDigit2" for hierarchy "checkoffDigit2:comb_916"
Info: Elaborating entity "checkoffDigit3" for hierarchy "checkoffDigit3:comb_918"
Warning (12020): Port "ordered port 0" on the entity instantiation of "comb_919" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "comb_919" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 2" on the entity instantiation of "comb_919" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 7" on the entity instantiation of "comb_881" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "comb_656" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "comb_656" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 2" on the entity instantiation of "comb_656" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 3" on the entity instantiation of "comb_656" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "comb_656" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 5" on the entity instantiation of "comb_656" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 6" on the entity instantiation of "comb_656" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "comb_559" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "comb_559" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "comb_559" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "comb_526" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "comb_493" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 20" on the entity instantiation of "comb_327" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 5" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 6" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 7" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 8" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 9" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 17" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 18" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 19" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 20" on the entity instantiation of "comb_6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "comb_7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 7" on the entity instantiation of "comb_7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 8" on the entity instantiation of "comb_7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 9" on the entity instantiation of "comb_7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 10" on the entity instantiation of "comb_7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 9" on the entity instantiation of "comb_9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 10" on the entity instantiation of "comb_9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "comb_326" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 5" on the entity instantiation of "comb_326" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 6" on the entity instantiation of "comb_326" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 7" on the entity instantiation of "comb_326" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 8" on the entity instantiation of "comb_326" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "comb_165" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 5" on the entity instantiation of "comb_165" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 6" on the entity instantiation of "comb_165" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 7" on the entity instantiation of "comb_165" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 8" on the entity instantiation of "comb_165" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "comb_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 5" on the entity instantiation of "comb_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 6" on the entity instantiation of "comb_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 7" on the entity instantiation of "comb_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 8" on the entity instantiation of "comb_4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "a3" is stuck at GND
    Warning (13410): Pin "e3" is stuck at GND
    Warning (13410): Pin "f3" is stuck at GND
    Warning (13410): Pin "g3" is stuck at GND
    Warning (13410): Pin "a7" is stuck at VCC
    Warning (13410): Pin "d7" is stuck at VCC
    Warning (13410): Pin "e7" is stuck at VCC
    Warning (13410): Pin "f7" is stuck at VCC
Info: Generated suppressed messages file C:/Users/OMAR/Desktop/project final/toplevel.map.smsg
Info: Implemented 189 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 56 output pins
    Info: Implemented 119 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 254 warnings
    Info: Peak virtual memory: 234 megabytes
    Info: Processing ended: Mon Dec 16 23:07:10 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/OMAR/Desktop/project final/toplevel.map.smsg.


