Timing Analyzer report for openMSP430_fpga
Tue Apr 23 07:55:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'
 15. Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 24. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 34. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 35. Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Tue Apr 23 07:55:33 2019 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period   ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1000.000 ; 1.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+----------+-----------------+--------------+------+
; Fmax     ; Restricted Fmax ; Clock Name   ; Note ;
+----------+-----------------+--------------+------+
; 0.85 MHz ; 0.85 MHz        ; FPGA_CLK1_50 ;      ;
+----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -1.786 ; -19.866       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.344 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 995.814 ; 0.000         ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------------+-------+----------------+
; Clock        ; Slack ; End Point TNS  ;
+--------------+-------+----------------+
; FPGA_CLK1_50 ; 0.904 ; 0.000          ;
+--------------+-------+----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+-------+----------------------------+
; Clock        ; Slack ; End Point TNS              ;
+--------------+-------+----------------------------+
; FPGA_CLK1_50 ; 9.978 ; 0.000                      ;
+--------------+-------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.786 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.171      ; 11.985     ;
; -1.786 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.152      ; 11.966     ;
; -1.779 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.152      ; 11.959     ;
; -1.766 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.151      ; 11.945     ;
; -1.720 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.169      ; 11.917     ;
; -1.713 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.164      ; 11.905     ;
; -1.700 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.171      ; 11.899     ;
; -1.694 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.172      ; 11.894     ;
; -1.678 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.180      ; 11.886     ;
; -1.678 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.161      ; 11.867     ;
; -1.671 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.161      ; 11.860     ;
; -1.668 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.184      ; 11.880     ;
; -1.661 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.184      ; 11.873     ;
; -1.658 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.160      ; 11.846     ;
; -1.648 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.183      ; 11.859     ;
; -1.636 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.145      ; 11.809     ;
; -1.634 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.169      ; 11.831     ;
; -1.631 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.162      ; 11.821     ;
; -1.627 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.164      ; 11.819     ;
; -1.615 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.159      ; 11.802     ;
; -1.612 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.178      ; 11.818     ;
; -1.608 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.172      ; 11.808     ;
; -1.608 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.159      ; 11.795     ;
; -1.608 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.159      ; 11.795     ;
; -1.607 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.159      ; 11.794     ;
; -1.605 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.173      ; 11.806     ;
; -1.595 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.158      ; 11.781     ;
; -1.593 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.165      ; 11.786     ;
; -1.592 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.156      ; 11.776     ;
; -1.586 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.181      ; 11.795     ;
; -1.585 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.156      ; 11.769     ;
; -1.576 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.176      ; 11.780     ;
; -1.572 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.155      ; 11.755     ;
; -1.565 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.160      ; 11.753     ;
; -1.561 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.178      ; 11.767     ;
; -1.560 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.173      ; 11.761     ;
; -1.558 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.155      ; 11.741     ;
; -1.554 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.178      ; 11.760     ;
; -1.553 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.173      ; 11.754     ;
; -1.542 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.157      ; 11.727     ;
; -1.541 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.177      ; 11.746     ;
; -1.540 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.172      ; 11.740     ;
; -1.539 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.163      ; 11.730     ;
; -1.535 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.152      ; 11.715     ;
; -1.534 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.161      ; 11.723     ;
; -1.528 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.154      ; 11.710     ;
; -1.527 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.163      ; 11.718     ;
; -1.520 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.158      ; 11.706     ;
; -1.516 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.160      ; 11.704     ;
; -1.516 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.162      ; 11.706     ;
; -1.513 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.165      ; 11.706     ;
; -1.510 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.174      ; 11.712     ;
; -1.505 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.175      ; 11.708     ;
; -1.503 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.169      ; 11.700     ;
; -1.501 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.166      ; 11.695     ;
; -1.499 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.168      ; 11.695     ;
; -1.484 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.177      ; 11.689     ;
; -1.484 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.175      ; 11.687     ;
; -1.481 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.178      ; 11.687     ;
; -1.477 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.148      ; 11.653     ;
; -1.477 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.175      ; 11.680     ;
; -1.474 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.178      ; 11.680     ;
; -1.472 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.176      ; 11.676     ;
; -1.464 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.174      ; 11.666     ;
; -1.461 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.177      ; 11.666     ;
; -1.460 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.168      ; 11.656     ;
; -1.460 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.149      ; 11.637     ;
; -1.459 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.169      ; 11.656     ;
; -1.453 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.172      ; 11.653     ;
; -1.453 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.149      ; 11.630     ;
; -1.452 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.173      ; 11.653     ;
; -1.450 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.160      ; 11.638     ;
; -1.449 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.171      ; 11.648     ;
; -1.449 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.168      ; 11.645     ;
; -1.448 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.173      ; 11.649     ;
; -1.447 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.163      ; 11.638     ;
; -1.443 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.155      ; 11.626     ;
; -1.440 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.148      ; 11.616     ;
; -1.440 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.158      ; 11.626     ;
; -1.435 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.172      ; 11.635     ;
; -1.427 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.155      ; 11.610     ;
; -1.426 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.165      ; 11.619     ;
; -1.424 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.163      ; 11.615     ;
; -1.423 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.182      ; 11.633     ;
; -1.421 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.166      ; 11.615     ;
; -1.420 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.182      ; 11.630     ;
; -1.419 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.182      ; 11.629     ;
; -1.410 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.166      ; 11.604     ;
; -1.406 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.181      ; 11.615     ;
; -1.401 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.174      ; 11.603     ;
; -1.401 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.177      ; 11.606     ;
; -1.401 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.158      ; 11.587     ;
; -1.398 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.169      ; 11.595     ;
; -1.397 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.179      ; 11.604     ;
; -1.395 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.169      ; 11.592     ;
; -1.394 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.166      ; 11.588     ;
; -1.394 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.158      ; 11.580     ;
; -1.388 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.167      ; 11.583     ;
; -1.387 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.161      ; 11.576     ;
; -1.382 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.162      ; 11.572     ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.344 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_wr_en                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_wr_en                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[2]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[2]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                      ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]              ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; reset_dly_chain[2]                                                                                                   ; reset_dly_chain[1]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; omsp_timerA:timerA_0|tacctl2[12]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; reset_dly_chain[1]                                                                                                   ; reset_dly_chain[0]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[6]                                                                                                   ; reset_dly_chain[5]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[7]                                                                                                   ; reset_dly_chain[6]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; reset_dly_chain[4]                                                                                                   ; reset_dly_chain[3]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; reset_dly_chain[3]                                                                                                   ; reset_dly_chain[2]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.598      ;
; 0.380 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.600      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.100     ; 4.081      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.100     ; 4.081      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.100     ; 4.081      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.100     ; 4.081      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.099     ; 4.082      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.100     ; 4.081      ;
; 995.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.100     ; 4.081      ;
; 995.822 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 4.089      ;
; 995.822 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.090      ;
; 995.822 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 4.089      ;
; 995.822 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 4.089      ;
; 995.822 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 4.089      ;
; 995.822 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.090      ;
; 995.822 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.090      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 4.088      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 4.088      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.074     ; 4.098      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 4.088      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 4.088      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.074     ; 4.098      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.087     ; 4.085      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 4.089      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 4.086      ;
; 995.823 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 4.088      ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.904 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.124      ;
; 0.904 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.124      ;
; 0.904 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.124      ;
; 0.904 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.124      ;
; 0.904 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.124      ;
; 0.904 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.124      ;
; 1.706 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.946      ;
; 1.706 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.946      ;
; 1.741 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 1.982      ;
; 1.741 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 1.982      ;
; 1.741 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 1.982      ;
; 1.741 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 1.982      ;
; 1.741 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 1.982      ;
; 1.741 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 1.982      ;
; 1.741 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 1.982      ;
; 1.741 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 1.982      ;
; 1.741 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 1.982      ;
; 2.523 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 2.754      ;
; 2.523 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 2.754      ;
; 2.658 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 2.889      ;
; 2.658 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 2.889      ;
; 2.752 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.482      ; 3.391      ;
; 2.752 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[14]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.482      ; 3.391      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.472      ; 3.402      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.472      ; 3.402      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.472      ; 3.402      ;
; 2.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 3.391      ;
; 2.787 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[10]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.457      ; 3.401      ;
; 2.787 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[13]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.466      ; 3.410      ;
; 2.797 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[8]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.448      ; 3.402      ;
; 2.797 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.448      ; 3.402      ;
; 2.797 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.448      ; 3.402      ;
; 2.797 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.442      ; 3.396      ;
; 2.798 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.446      ; 3.401      ;
; 2.799 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.428      ; 3.384      ;
; 2.799 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.428      ; 3.384      ;
; 2.799 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.426      ; 3.382      ;
; 2.814 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[7]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.427      ; 3.398      ;
; 2.825 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.412      ; 3.394      ;
; 2.825 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.412      ; 3.394      ;
; 2.825 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.412      ; 3.394      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[8]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.391      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.391      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.391      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[2]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl4[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.388      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl4[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.388      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl4[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.388      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl4[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.388      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[13]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[14]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.390      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[6]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.390      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[7]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[8]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[2]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[5]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[12]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.390      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[4]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[11]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[15]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[9]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[15]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.388      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[6]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[14]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[7]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.388      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[8]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[10]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[2]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[12]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.388      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[11]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[9]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[13]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.392      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[3]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[5]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[6]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[7]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[8]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[9]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[11]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[12]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[13]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[14]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[15]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.387      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 3.407      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 3.407      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.094      ; 3.404      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.386      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.385      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.385      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.094      ; 3.404      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.386      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 3.407      ;
; 3.153 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 3.407      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1995.630 ns




+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+----------+-----------------+--------------+------+
; Fmax     ; Restricted Fmax ; Clock Name   ; Note ;
+----------+-----------------+--------------+------+
; 0.94 MHz ; 0.94 MHz        ; FPGA_CLK1_50 ;      ;
+----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -0.618 ; -5.936        ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.300 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 996.302 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.816 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.989 ; 0.000                     ;
+--------------+-------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.618 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.177      ; 10.815     ;
; -0.592 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.176      ; 10.788     ;
; -0.591 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.188      ; 10.799     ;
; -0.583 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.177      ; 10.780     ;
; -0.576 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.186      ; 10.782     ;
; -0.556 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.187      ; 10.763     ;
; -0.550 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.185      ; 10.755     ;
; -0.549 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.197      ; 10.766     ;
; -0.541 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.186      ; 10.747     ;
; -0.537 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.186      ; 10.743     ;
; -0.533 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.185      ; 10.738     ;
; -0.514 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.196      ; 10.730     ;
; -0.506 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.186      ; 10.712     ;
; -0.502 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.165      ; 10.687     ;
; -0.495 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.195      ; 10.710     ;
; -0.493 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.183      ; 10.696     ;
; -0.491 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.194      ; 10.705     ;
; -0.480 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.185      ; 10.685     ;
; -0.471 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.186      ; 10.677     ;
; -0.460 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.174      ; 10.654     ;
; -0.458 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.182      ; 10.660     ;
; -0.457 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.179      ; 10.656     ;
; -0.445 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.192      ; 10.657     ;
; -0.444 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.209      ; 10.673     ;
; -0.439 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.181      ; 10.640     ;
; -0.435 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.180      ; 10.635     ;
; -0.418 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.208      ; 10.646     ;
; -0.415 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.188      ; 10.623     ;
; -0.410 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.191      ; 10.621     ;
; -0.409 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.209      ; 10.638     ;
; -0.402 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.183      ; 10.605     ;
; -0.401 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.200      ; 10.621     ;
; -0.395 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.197      ; 10.612     ;
; -0.391 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.190      ; 10.601     ;
; -0.387 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.189      ; 10.596     ;
; -0.382 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.194      ; 10.596     ;
; -0.376 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.188      ; 10.584     ;
; -0.375 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.199      ; 10.594     ;
; -0.369 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.196      ; 10.585     ;
; -0.367 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.182      ; 10.569     ;
; -0.366 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.200      ; 10.586     ;
; -0.362 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.182      ; 10.564     ;
; -0.360 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.197      ; 10.577     ;
; -0.355 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.165      ; 10.540     ;
; -0.349 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.179      ; 10.548     ;
; -0.348 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.181      ; 10.549     ;
; -0.347 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.193      ; 10.560     ;
; -0.344 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.183      ; 10.547     ;
; -0.344 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.180      ; 10.544     ;
; -0.343 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.200      ; 10.563     ;
; -0.342 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.183      ; 10.545     ;
; -0.336 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.181      ; 10.537     ;
; -0.331 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.202      ; 10.553     ;
; -0.328 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.192      ; 10.540     ;
; -0.327 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.182      ; 10.529     ;
; -0.325 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.181      ; 10.526     ;
; -0.324 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.191      ; 10.535     ;
; -0.324 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.198      ; 10.542     ;
; -0.317 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.199      ; 10.536     ;
; -0.314 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.178      ; 10.512     ;
; -0.313 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.174      ; 10.507     ;
; -0.309 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.182      ; 10.511     ;
; -0.308 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.200      ; 10.528     ;
; -0.306 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.186      ; 10.512     ;
; -0.306 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.186      ; 10.512     ;
; -0.306 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.176      ; 10.502     ;
; -0.299 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.174      ; 10.493     ;
; -0.298 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.197      ; 10.515     ;
; -0.297 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.197      ; 10.514     ;
; -0.295 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.177      ; 10.492     ;
; -0.291 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.176      ; 10.487     ;
; -0.290 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.181      ; 10.491     ;
; -0.290 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.180      ; 10.490     ;
; -0.289 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.198      ; 10.507     ;
; -0.286 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.180      ; 10.486     ;
; -0.280 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.175      ; 10.475     ;
; -0.279 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.187      ; 10.486     ;
; -0.279 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.185      ; 10.484     ;
; -0.271 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.176      ; 10.467     ;
; -0.271 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.179      ; 10.470     ;
; -0.267 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.178      ; 10.465     ;
; -0.264 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.195      ; 10.479     ;
; -0.264 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.195      ; 10.479     ;
; -0.254 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.188      ; 10.462     ;
; -0.250 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.183      ; 10.453     ;
; -0.244 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.186      ; 10.450     ;
; -0.241 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.174      ; 10.435     ;
; -0.234 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.199      ; 10.453     ;
; -0.232 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.184      ; 10.436     ;
; -0.229 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.188      ; 10.437     ;
; -0.225 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.185      ; 10.430     ;
; -0.225 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.188      ; 10.433     ;
; -0.224 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.205      ; 10.449     ;
; -0.224 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.182      ; 10.426     ;
; -0.223 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.194      ; 10.437     ;
; -0.222 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.172      ; 10.414     ;
; -0.221 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.184      ; 10.425     ;
; -0.215 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.183      ; 10.418     ;
; -0.208 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.181      ; 10.409     ;
; -0.208 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.181      ; 10.409     ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.300 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_wr_en                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_wr_en                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[2]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[2]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.337 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                      ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[1]                                                                                                   ; reset_dly_chain[0]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[2]                                                                                                   ; reset_dly_chain[1]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[7]                                                                                                   ; reset_dly_chain[6]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]              ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reset_dly_chain[4]                                                                                                   ; reset_dly_chain[3]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reset_dly_chain[6]                                                                                                   ; reset_dly_chain[5]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; omsp_timerA:timerA_0|tacctl2[12]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; reset_dly_chain[3]                                                                                                   ; reset_dly_chain[2]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.541      ;
; 0.342 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.542      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 996.302 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.608      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 3.606      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 3.606      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 3.606      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 3.606      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.607      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 3.606      ;
; 996.303 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 3.606      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.612      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.614      ;
; 996.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.615      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.611      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.060     ; 3.623      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.060     ; 3.623      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.611      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.611      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.611      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.611      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.611      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.613      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.611      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 3.610      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.613      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.613      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.614      ;
; 996.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.611      ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.015      ;
; 0.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.015      ;
; 0.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.015      ;
; 0.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.015      ;
; 0.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.015      ;
; 0.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.015      ;
; 1.572 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.785      ;
; 1.572 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.785      ;
; 1.610 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.825      ;
; 1.610 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.825      ;
; 1.610 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.825      ;
; 1.610 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.825      ;
; 1.610 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.825      ;
; 1.610 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.825      ;
; 1.610 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.825      ;
; 1.610 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.825      ;
; 1.610 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.825      ;
; 2.252 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.465      ;
; 2.252 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.465      ;
; 2.435 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.648      ;
; 2.435 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.648      ;
; 2.489 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.429      ; 3.062      ;
; 2.489 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[14]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.429      ; 3.062      ;
; 2.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.419      ; 3.070      ;
; 2.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.419      ; 3.070      ;
; 2.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.419      ; 3.070      ;
; 2.517 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.401      ; 3.062      ;
; 2.519 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[13]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.414      ; 3.077      ;
; 2.520 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[10]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.406      ; 3.070      ;
; 2.530 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.391      ; 3.065      ;
; 2.531 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.394      ; 3.069      ;
; 2.531 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[8]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.395      ; 3.070      ;
; 2.531 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.395      ; 3.070      ;
; 2.531 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.395      ; 3.070      ;
; 2.532 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.379      ; 3.055      ;
; 2.532 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.379      ; 3.055      ;
; 2.532 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.376      ; 3.052      ;
; 2.545 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[7]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 3.070      ;
; 2.556 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.363      ; 3.063      ;
; 2.556 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.363      ; 3.063      ;
; 2.556 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.363      ; 3.063      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.067      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[2]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.065      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[3]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.065      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.065      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[12]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.067      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.067      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.066      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.066      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.066      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.066      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.064      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.066      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.066      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.066      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.066      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.067      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.064      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.075      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.071      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 3.072      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.064      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.064      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.064      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.064      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.070      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[10]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.070      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[7]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.070      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[8]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.062      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.062      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.062      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 3.056      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1996.099 ns




+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 3.926 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.179 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Fast 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 997.495 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.492 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 3.926 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.584      ; 6.667      ;
; 3.931 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.583      ; 6.661      ;
; 3.933 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.770      ; 6.846      ;
; 3.934 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.848      ;
; 3.936 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.592      ; 6.665      ;
; 3.939 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.772      ; 6.842      ;
; 3.940 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.584      ; 6.653      ;
; 3.948 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.834      ;
; 3.963 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.592      ; 6.638      ;
; 3.966 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.769      ; 6.812      ;
; 3.968 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.591      ; 6.632      ;
; 3.969 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.591      ; 6.631      ;
; 3.973 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.600      ; 6.636      ;
; 3.974 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.768      ; 6.803      ;
; 3.977 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.590      ; 6.622      ;
; 3.977 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.592      ; 6.624      ;
; 3.989 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.771      ; 6.791      ;
; 3.992 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.593      ; 6.610      ;
; 4.002 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.770      ; 6.777      ;
; 4.003 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.779      ;
; 4.005 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.774      ; 6.778      ;
; 4.006 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.599      ; 6.602      ;
; 4.006 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.777      ; 6.780      ;
; 4.008 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.772      ; 6.773      ;
; 4.008 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.774      ; 6.775      ;
; 4.009 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.777      ; 6.777      ;
; 4.011 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.776      ; 6.774      ;
; 4.012 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.575      ; 6.572      ;
; 4.014 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.598      ; 6.593      ;
; 4.014 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.776      ; 6.771      ;
; 4.017 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.765      ;
; 4.019 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.590      ; 6.580      ;
; 4.020 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.593      ; 6.582      ;
; 4.020 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.764      ; 6.753      ;
; 4.020 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.777      ; 6.766      ;
; 4.023 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.777      ; 6.763      ;
; 4.025 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.596      ; 6.580      ;
; 4.025 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.592      ; 6.576      ;
; 4.029 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.601      ; 6.581      ;
; 4.034 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.593      ; 6.568      ;
; 4.035 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.769      ; 6.743      ;
; 4.037 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.610      ; 6.582      ;
; 4.037 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.745      ;
; 4.038 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.744      ;
; 4.038 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.776      ; 6.747      ;
; 4.041 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.741      ;
; 4.042 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.609      ; 6.576      ;
; 4.043 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.768      ; 6.734      ;
; 4.043 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.775      ; 6.741      ;
; 4.044 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.584      ; 6.549      ;
; 4.046 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.772      ; 6.735      ;
; 4.049 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.583      ; 6.543      ;
; 4.049 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.772      ; 6.732      ;
; 4.051 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.610      ; 6.568      ;
; 4.052 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.589      ; 6.546      ;
; 4.052 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.730      ;
; 4.052 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.776      ; 6.733      ;
; 4.053 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.729      ;
; 4.054 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.776      ; 6.731      ;
; 4.058 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.595      ; 6.546      ;
; 4.058 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.771      ; 6.722      ;
; 4.059 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.775      ; 6.725      ;
; 4.060 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.588      ; 6.537      ;
; 4.061 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.775      ; 6.723      ;
; 4.064 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.775      ; 6.720      ;
; 4.066 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.594      ; 6.537      ;
; 4.068 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.776      ; 6.717      ;
; 4.070 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.772      ; 6.711      ;
; 4.072 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.589      ; 6.526      ;
; 4.075 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.591      ; 6.525      ;
; 4.078 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.771      ; 6.702      ;
; 4.080 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.702      ;
; 4.081 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.589      ; 6.517      ;
; 4.081 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.597      ; 6.525      ;
; 4.081 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.592      ; 6.520      ;
; 4.081 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.776      ; 6.704      ;
; 4.084 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.603      ; 6.528      ;
; 4.086 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.584      ; 6.507      ;
; 4.086 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.775      ; 6.698      ;
; 4.086 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.772      ; 6.695      ;
; 4.087 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.587      ; 6.509      ;
; 4.087 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.770      ; 6.692      ;
; 4.088 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.694      ;
; 4.089 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.602      ; 6.522      ;
; 4.089 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.764      ; 6.684      ;
; 4.090 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.593      ; 6.512      ;
; 4.090 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.770      ; 6.689      ;
; 4.091 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.773      ; 6.691      ;
; 4.092 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.586      ; 6.503      ;
; 4.093 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.603      ; 6.519      ;
; 4.093 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.772      ; 6.688      ;
; 4.093 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.774      ; 6.690      ;
; 4.094 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.596      ; 6.511      ;
; 4.094 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.771      ; 6.686      ;
; 4.095 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.599      ; 6.513      ;
; 4.095 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.776      ; 6.690      ;
; 4.096 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.772      ; 6.685      ;
; 4.098 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.602      ; 6.513      ;
; 4.098 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.603      ; 6.514      ;
; 4.100 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst|altsyncram:mem_rtl_0|altsyncram_9kr1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 10.000       ; 0.598      ; 6.507      ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.179 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_wr_en                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_wr_en                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[1]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[0]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|count_reg[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[0]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[2]                                                  ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_ctr[2]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[0]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[2]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|write_addr_reg[1]                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|write_addr_reg[2]                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]              ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[2]                                                                                                   ; reset_dly_chain[1]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[7]                                                                                                   ; reset_dly_chain[6]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                      ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_dly_chain[1]                                                                                                   ; reset_dly_chain[0]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; reset_dly_chain[4]                                                                                                   ; reset_dly_chain[3]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; reset_dly_chain[6]                                                                                                   ; reset_dly_chain[5]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; omsp_timerA:timerA_0|tacctl2[12]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; reset_dly_chain[3]                                                                                                   ; reset_dly_chain[2]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.321      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 2.433      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 2.433      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 2.433      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 2.433      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 2.434      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 2.433      ;
; 997.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 2.433      ;
; 997.496 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 2.434      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.447      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.447      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 2.437      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 2.437      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 2.437      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 2.436      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 2.436      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 2.436      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 2.436      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 2.436      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 2.437      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 2.437      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 2.437      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 2.436      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 2.436      ;
; 997.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 2.436      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.441      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.441      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.441      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.439      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.439      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.439      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.437      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
; 997.502 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.440      ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.613      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.077      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.077      ;
; 0.964 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.095      ;
; 0.964 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.095      ;
; 0.964 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.095      ;
; 0.964 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.095      ;
; 0.964 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.095      ;
; 0.964 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.095      ;
; 0.964 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.095      ;
; 0.964 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.095      ;
; 0.964 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.095      ;
; 1.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.558      ;
; 1.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.558      ;
; 1.481 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.614      ;
; 1.481 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.614      ;
; 1.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.259      ; 1.960      ;
; 1.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[14]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.259      ; 1.960      ;
; 1.629 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.253      ; 1.966      ;
; 1.629 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.253      ; 1.966      ;
; 1.629 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.253      ; 1.966      ;
; 1.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.245      ; 1.960      ;
; 1.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[10]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.250      ; 1.965      ;
; 1.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[13]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.255      ; 1.970      ;
; 1.638 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[8]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.243      ; 1.965      ;
; 1.638 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.243      ; 1.965      ;
; 1.638 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.243      ; 1.965      ;
; 1.639 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.238      ; 1.961      ;
; 1.640 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.241      ; 1.965      ;
; 1.640 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.228      ; 1.952      ;
; 1.641 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.228      ; 1.953      ;
; 1.641 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.228      ; 1.953      ;
; 1.649 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[7]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.233      ; 1.966      ;
; 1.653 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.222      ; 1.959      ;
; 1.653 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.222      ; 1.959      ;
; 1.653 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.222      ; 1.959      ;
; 1.828 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[2]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.961      ;
; 1.828 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[3]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.961      ;
; 1.828 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.961      ;
; 1.828 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.965      ;
; 1.828 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[10]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.965      ;
; 1.828 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[7]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.963      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[12]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.963      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.963      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.962      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.962      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.962      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.962      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.959      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.959      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.960      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.962      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.962      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.962      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.962      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.959      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.959      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.963      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.960      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.968      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 1.965      ;
; 1.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.966      ;
; 1.830 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[14]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.957      ;
; 1.830 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[6]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.957      ;
; 1.830 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[8]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.959      ;
; 1.830 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[12]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.957      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1997.479 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.786  ; 0.179 ; 995.814  ; 0.492   ; 9.978               ;
;  FPGA_CLK1_50    ; -1.786  ; 0.179 ; 995.814  ; 0.492   ; 9.978               ;
; Design-wide TNS  ; -19.866 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; -19.866 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TL_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TL_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR_CE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WAR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK2_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; TL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; TL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADDR_CE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; WAR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; TL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; TL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADDR_CE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; WAR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADDR_CE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; WAR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 26816    ; 1590897  ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 26816    ; 1590897  ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Recovery Transfers                                                      ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1058     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Removal Transfers                                                       ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1058     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 2596  ; 2596 ;
+---------------------------------+-------+------+


+--------------------------------------------------+
; Clock Status Summary                             ;
+--------------+--------------+------+-------------+
; Target       ; Clock        ; Type ; Status      ;
+--------------+--------------+------+-------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained ;
+--------------+--------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR_CE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TL_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TL_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WAR         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR_CE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TL_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TL_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WAR         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 23 07:55:32 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.786             -19.866 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 995.814
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   995.814               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.904               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.978               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1995.630 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.618              -5.936 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 996.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   996.302               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.816
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.816               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.989               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1996.099 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info (332146): Worst-case setup slack is 3.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.926               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 997.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   997.495               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.492               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1997.479 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 853 megabytes
    Info: Processing ended: Tue Apr 23 07:55:38 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


