0.6
2018.2
Jun 14 2018
20:07:38
/home/user/Downloads/embeddedLabs/lab_5/clock_div_115200.vhd,1544030549,vhdl,,,,clock_div_112500,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/clock_div_25.vhd,1544030549,vhdl,,,,clock_div_25,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/controls.vhd,1544030549,vhdl,,,,controls,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/debounce.vhd,1544030549,vhdl,,,,debounce,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/framebuffer.vhd,1544030549,vhdl,,,,framebuffer,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,1544030602,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v,,design_1_blk_mem_gen_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v,1544030602,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/sim/design_1.v,,design_1_blk_mem_gen_0_2,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_112500_0_0/sim/design_1_clock_div_112500_0_0.v,1544030549,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_vga_ctrl_0_0/sim/design_1_vga_ctrl_0_0.v,,design_1_clock_div_112500_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_25_0_0/sim/design_1_clock_div_25_0_0.v,1544030549,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_112500_0_0/sim/design_1_clock_div_112500_0_0.v,,design_1_clock_div_25_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_controls_0_0/sim/design_1_controls_0_0.v,1544030602,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_framebuffer_0_0/sim/design_1_framebuffer_0_0.v,,design_1_controls_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.v,1544030549,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_25_0_0/sim/design_1_clock_div_25_0_0.v,,design_1_debounce_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_framebuffer_0_0/sim/design_1_framebuffer_0_0.v,1544030549,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_myALU_0_0/sim/design_1_myALU_0_0.v,,design_1_framebuffer_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_myALU_0_0/sim/design_1_myALU_0_0.v,1544030549,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_pixel_pusher_0_0/sim/design_1_pixel_pusher_0_0.v,,design_1_myALU_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_pixel_pusher_0_0/sim/design_1_pixel_pusher_0_0.v,1544030602,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_regs_0_0/sim/design_1_regs_0_0.v,,design_1_pixel_pusher_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_regs_0_0/sim/design_1_regs_0_0.v,1544030549,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.v,,design_1_regs_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.v,1544030549,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,,design_1_uart_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_vga_ctrl_0_0/sim/design_1_vga_ctrl_0_0.v,1544030549,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.v,,design_1_vga_ctrl_0_0,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/sim/design_1.v,1544030602,verilog,,/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.sim/sim_1/behav/xsim/glbl.v,1544030549,verilog,,,,glbl,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1544030602,verilog,,,,design_1_wrapper,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/new/controller_tb.vhd,1544030549,vhdl,,,,controller_tb,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/my_alu.vhd,1544030549,vhdl,,,,myalu,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/pixel_pusher.vhd,1544030549,vhdl,,,,pixel_pusher,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/regs.vhd,1544030549,vhdl,,,,regs,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/tx.vhd,1544030549,vhdl,,,,uart_tx,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/uart.vhd,1544030549,vhdl,,,,uart,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/uart_rx.vhd,1544030549,vhdl,,,,uart_rx,,,,,,,,
/home/user/Downloads/embeddedLabs/lab_5/vga_ctrl.vhd,1544030549,vhdl,,,,vga_ctrl,,,,,,,,
