{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-241,-22",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x -10 -y 350 -defaultsOSRD
preplace port ddr3_sdram -pg 1 -lvl 3 -x 770 -y 80 -defaultsOSRD
preplace port axi_clock -pg 1 -lvl 0 -x -10 -y 370 -defaultsOSRD
preplace port axi_reset -pg 1 -lvl 0 -x -10 -y 410 -defaultsOSRD
preplace port clock_200MHz -pg 1 -lvl 0 -x -10 -y 20 -defaultsOSRD
preplace port clock_ok -pg 1 -lvl 0 -x -10 -y 100 -defaultsOSRD
preplace port mem_ok -pg 1 -lvl 3 -x 770 -y 230 -defaultsOSRD
preplace port sys_reset -pg 1 -lvl 0 -x -10 -y 180 -defaultsOSRD
preplace portBus device_temp -pg 1 -lvl 0 -x -10 -y 260 -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 1 -x 180 -y 380 -defaultsOSRD
preplace inst mem_reset_control_0 -pg 1 -lvl 1 -x 180 -y 140 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 2 -x 550 -y 120 -defaultsOSRD
preplace netloc AXI_reset 1 0 1 NJ 410
preplace netloc AXI_clock 1 0 1 NJ 370
preplace netloc clock_200MHz 1 0 2 10 20 370J
preplace netloc clock_ok 1 0 1 NJ 100
preplace netloc mem_ok 1 1 2 330J 230 NJ
preplace netloc mem_reset 1 1 1 N 120
preplace netloc mem_aresetn 1 1 1 340 140n
preplace netloc mem_ui_clk_sync_rst 1 0 3 20 280 NJ 280 740
preplace netloc mem_init_calib_complete 1 0 3 10 270 NJ 270 720
preplace netloc mem_mmcm_locked 1 0 3 30 10 NJ 10 720
preplace netloc mem_ui_clk 1 0 3 30 290 NJ 290 730
preplace netloc device_temp 1 0 2 NJ 260 360J
preplace netloc sys_reset 1 0 1 NJ 180
preplace netloc axi_smc_1_M00_AXI 1 1 1 350 80n
preplace netloc MEM_AXI4 1 0 1 NJ 350
preplace netloc mig_7series_0_DDR3 1 2 1 NJ 80
levelinfo -pg 1 -10 180 550 770
pagesize -pg 1 -db -bbox -sgen -200 0 910 470
"
}

