# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/clock_devider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/clock_devider.v 
# -- Compiling module clock_devider
# 
# Top level modules:
# 	clock_devider
# End time: 12:26:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab3/output_files {C:/intelFPGA_lite/lab3/output_files/interface2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab3/output_files" C:/intelFPGA_lite/lab3/output_files/interface2.v 
# -- Compiling module interface2
# 
# Top level modules:
# 	interface2
# End time: 12:26:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/bin_to_bcd2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/bin_to_bcd2.v 
# -- Compiling module bin_to_bcd2
# 
# Top level modules:
# 	bin_to_bcd2
# End time: 12:26:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/led7_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/led7_decoder.v 
# -- Compiling module led7_decoder
# 
# Top level modules:
# 	led7_decoder
# End time: 12:26:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/clock_divider_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/clock_divider_testbench.v 
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 12:26:43 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  clock_divider_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" clock_divider_testbench 
# Start time: 12:26:43 on Jun 16,2020
# Loading work.clock_divider_testbench
# Loading work.interface2
# Loading work.clock_devider
# Loading work.bin_to_bcd2
# Loading work.led7_decoder
# ** Warning: (vsim-3015) C:/intelFPGA_lite/lab3/clock_divider_testbench.v(67): [PCDPC] - Port size (2) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/intelFPGA_lite/lab3/output_files/interface2.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /clock_divider_testbench/uut File: C:/intelFPGA_lite/lab3/output_files/interface2.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 12:31:33 on Jun 16,2020, Elapsed time: 0:04:50
# Errors: 0, Warnings: 1
