// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_axi,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.429000,HLS_SYN_LAT=12199901,HLS_SYN_TPT=12101634,HLS_SYN_MEM=87,HLS_SYN_DSP=197,HLS_SYN_FF=22189,HLS_SYN_LUT=23369,HLS_VERSION=2019_2}" *)

module myproject_axi (
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        ap_clk,
        ap_rst_n
);

parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 15;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   ap_clk;
input   ap_rst_n;

 reg    ap_rst_n_inv;
wire   [15:0] in_V_q0;
wire    Loop_1_proc188_U0_ap_start;
wire    Loop_1_proc188_U0_ap_done;
wire    Loop_1_proc188_U0_ap_continue;
wire    Loop_1_proc188_U0_ap_idle;
wire    Loop_1_proc188_U0_ap_ready;
wire    Loop_1_proc188_U0_start_out;
wire    Loop_1_proc188_U0_start_write;
wire   [11:0] Loop_1_proc188_U0_in_V_address0;
wire    Loop_1_proc188_U0_in_V_ce0;
wire   [15:0] Loop_1_proc188_U0_in_local_V_V_din;
wire    Loop_1_proc188_U0_in_local_V_V_write;
wire    myproject_U0_ap_start;
wire    myproject_U0_start_out;
wire    myproject_U0_start_write;
wire    myproject_U0_conv2d_input_V_V_read;
wire   [15:0] myproject_U0_layer19_out_V_V_din;
wire    myproject_U0_layer19_out_V_V_write;
wire    myproject_U0_ap_done;
wire    myproject_U0_ap_ready;
wire    myproject_U0_ap_idle;
wire    myproject_U0_ap_continue;
wire    Loop_2_proc189_U0_ap_start;
wire    Loop_2_proc189_U0_ap_done;
wire    Loop_2_proc189_U0_ap_continue;
wire    Loop_2_proc189_U0_ap_idle;
wire    Loop_2_proc189_U0_ap_ready;
wire    Loop_2_proc189_U0_out_local_V_V_read;
wire   [2:0] Loop_2_proc189_U0_out_V_address0;
wire    Loop_2_proc189_U0_out_V_ce0;
wire    Loop_2_proc189_U0_out_V_we0;
wire   [15:0] Loop_2_proc189_U0_out_V_d0;
wire    ap_sync_continue;
wire    in_local_V_V_full_n;
wire   [15:0] in_local_V_V_dout;
wire    in_local_V_V_empty_n;
wire    out_local_V_V_full_n;
wire   [15:0] out_local_V_V_dout;
wire    out_local_V_V_empty_n;
wire   [0:0] start_for_myproject_U0_din;
wire    start_for_myproject_U0_full_n;
wire   [0:0] start_for_myproject_U0_dout;
wire    start_for_myproject_U0_empty_n;
wire   [0:0] start_for_Loop_2_proc189_U0_din;
wire    start_for_Loop_2_proc189_U0_full_n;
wire   [0:0] start_for_Loop_2_proc189_U0_dout;
wire    start_for_Loop_2_proc189_U0_empty_n;
wire    Loop_2_proc189_U0_start_full_n;
wire    Loop_2_proc189_U0_start_write;

myproject_axi_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
myproject_axi_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in_V_address0(Loop_1_proc188_U0_in_V_address0),
    .in_V_ce0(Loop_1_proc188_U0_in_V_ce0),
    .in_V_q0(in_V_q0),
    .out_V_address0(Loop_2_proc189_U0_out_V_address0),
    .out_V_ce0(Loop_2_proc189_U0_out_V_ce0),
    .out_V_we0(Loop_2_proc189_U0_out_V_we0),
    .out_V_d0(Loop_2_proc189_U0_out_V_d0)
);

Loop_1_proc188 Loop_1_proc188_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_1_proc188_U0_ap_start),
    .start_full_n(start_for_myproject_U0_full_n),
    .ap_done(Loop_1_proc188_U0_ap_done),
    .ap_continue(Loop_1_proc188_U0_ap_continue),
    .ap_idle(Loop_1_proc188_U0_ap_idle),
    .ap_ready(Loop_1_proc188_U0_ap_ready),
    .start_out(Loop_1_proc188_U0_start_out),
    .start_write(Loop_1_proc188_U0_start_write),
    .in_V_address0(Loop_1_proc188_U0_in_V_address0),
    .in_V_ce0(Loop_1_proc188_U0_in_V_ce0),
    .in_V_q0(in_V_q0),
    .in_local_V_V_din(Loop_1_proc188_U0_in_local_V_V_din),
    .in_local_V_V_full_n(in_local_V_V_full_n),
    .in_local_V_V_write(Loop_1_proc188_U0_in_local_V_V_write)
);

myproject myproject_U0(
    .ap_start(myproject_U0_ap_start),
    .start_full_n(start_for_Loop_2_proc189_U0_full_n),
    .start_out(myproject_U0_start_out),
    .start_write(myproject_U0_start_write),
    .conv2d_input_V_V_dout(in_local_V_V_dout),
    .conv2d_input_V_V_empty_n(in_local_V_V_empty_n),
    .conv2d_input_V_V_read(myproject_U0_conv2d_input_V_V_read),
    .layer19_out_V_V_din(myproject_U0_layer19_out_V_V_din),
    .layer19_out_V_V_full_n(out_local_V_V_full_n),
    .layer19_out_V_V_write(myproject_U0_layer19_out_V_V_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_done(myproject_U0_ap_done),
    .ap_ready(myproject_U0_ap_ready),
    .ap_idle(myproject_U0_ap_idle),
    .ap_continue(myproject_U0_ap_continue)
);

Loop_2_proc189 Loop_2_proc189_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_2_proc189_U0_ap_start),
    .ap_done(Loop_2_proc189_U0_ap_done),
    .ap_continue(Loop_2_proc189_U0_ap_continue),
    .ap_idle(Loop_2_proc189_U0_ap_idle),
    .ap_ready(Loop_2_proc189_U0_ap_ready),
    .out_local_V_V_dout(out_local_V_V_dout),
    .out_local_V_V_empty_n(out_local_V_V_empty_n),
    .out_local_V_V_read(Loop_2_proc189_U0_out_local_V_V_read),
    .out_V_address0(Loop_2_proc189_U0_out_V_address0),
    .out_V_ce0(Loop_2_proc189_U0_out_V_ce0),
    .out_V_we0(Loop_2_proc189_U0_out_V_we0),
    .out_V_d0(Loop_2_proc189_U0_out_V_d0)
);

fifo_w16_d3072_A in_local_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_1_proc188_U0_in_local_V_V_din),
    .if_full_n(in_local_V_V_full_n),
    .if_write(Loop_1_proc188_U0_in_local_V_V_write),
    .if_dout(in_local_V_V_dout),
    .if_empty_n(in_local_V_V_empty_n),
    .if_read(myproject_U0_conv2d_input_V_V_read)
);

fifo_w16_d5_A out_local_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(myproject_U0_layer19_out_V_V_din),
    .if_full_n(out_local_V_V_full_n),
    .if_write(myproject_U0_layer19_out_V_V_write),
    .if_dout(out_local_V_V_dout),
    .if_empty_n(out_local_V_V_empty_n),
    .if_read(Loop_2_proc189_U0_out_local_V_V_read)
);

start_for_myproject_U0 start_for_myproject_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_myproject_U0_din),
    .if_full_n(start_for_myproject_U0_full_n),
    .if_write(Loop_1_proc188_U0_start_write),
    .if_dout(start_for_myproject_U0_dout),
    .if_empty_n(start_for_myproject_U0_empty_n),
    .if_read(myproject_U0_ap_ready)
);

start_for_Loop_2_proc189_U0 start_for_Loop_2_proc189_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_2_proc189_U0_din),
    .if_full_n(start_for_Loop_2_proc189_U0_full_n),
    .if_write(myproject_U0_start_write),
    .if_dout(start_for_Loop_2_proc189_U0_dout),
    .if_empty_n(start_for_Loop_2_proc189_U0_empty_n),
    .if_read(Loop_2_proc189_U0_ap_ready)
);

assign Loop_1_proc188_U0_ap_continue = 1'b1;

assign Loop_1_proc188_U0_ap_start = 1'b1;

assign Loop_2_proc189_U0_ap_continue = 1'b1;

assign Loop_2_proc189_U0_ap_start = start_for_Loop_2_proc189_U0_empty_n;

assign Loop_2_proc189_U0_start_full_n = 1'b1;

assign Loop_2_proc189_U0_start_write = 1'b0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b0;

assign myproject_U0_ap_continue = 1'b1;

assign myproject_U0_ap_start = start_for_myproject_U0_empty_n;

assign start_for_Loop_2_proc189_U0_din = 1'b1;

assign start_for_myproject_U0_din = 1'b1;

endmodule //myproject_axi
