<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ardino_write.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="master_control22.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="master_control22.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="master_control22.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="master_control22.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="master_control22.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="master_control22.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="master_control22.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="master_control22.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="master_control22.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="master_control22.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="master_control22.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="master_control22.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="master_control22.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="master_control22.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="master_control22.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="master_control22.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="master_control22.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="master_control22.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="master_control22.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="master_control22.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="master_control22.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="master_control22.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="master_control22.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="master_control22_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="master_control22_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="master_control22_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="master_control22_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="master_control22_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="master_control22_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="master_control22_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="master_control22_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="master_control22_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="master_control22_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="master_control22_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="master_control22_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="master_control22_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="master_control22_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="master_control22_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="master_test1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="master_test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="master_test1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492773953" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492773953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492773953" xil_pn:in_ck="4037573578636720464" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492773953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="master_in_dual_fsm.v"/>
      <outfile xil_pn:name="master_test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1492773953" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2689655681392184851" xil_pn:start_ts="1492773953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492773953" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1388529758065062635" xil_pn:start_ts="1492773953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492773953" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2151833589902255346" xil_pn:start_ts="1492773953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492773953" xil_pn:in_ck="4037573578636720464" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492773953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="master_in_dual_fsm.v"/>
      <outfile xil_pn:name="master_test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1492773961" xil_pn:in_ck="4037573578636720464" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7814121939634319993" xil_pn:start_ts="1492773953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="master_test1_beh.prj"/>
      <outfile xil_pn:name="master_test1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492773961" xil_pn:in_ck="-4182129427679710389" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7826384239995361418" xil_pn:start_ts="1492773961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="master_test1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1492771998" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6489355001053772503" xil_pn:start_ts="1492771998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492771998" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2151833589902255346" xil_pn:start_ts="1492771998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492771998" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1492771998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492771998" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-750962439789212697" xil_pn:start_ts="1492771998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492771998" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1492771998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492771998" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7044108637143553028" xil_pn:start_ts="1492771998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492772284" xil_pn:in_ck="15287011501938224" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2611626664362516325" xil_pn:start_ts="1492772270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="master_control22.lso"/>
      <outfile xil_pn:name="master_control22.ngc"/>
      <outfile xil_pn:name="master_control22.ngr"/>
      <outfile xil_pn:name="master_control22.prj"/>
      <outfile xil_pn:name="master_control22.stx"/>
      <outfile xil_pn:name="master_control22.syr"/>
      <outfile xil_pn:name="master_control22.xst"/>
      <outfile xil_pn:name="master_control22_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1492772008" xil_pn:in_ck="5966205097270934048" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9189920275710301166" xil_pn:start_ts="1492772008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492772292" xil_pn:in_ck="-8017058355935699530" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2646739448489386677" xil_pn:start_ts="1492772284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="master_control22.bld"/>
      <outfile xil_pn:name="master_control22.ngd"/>
      <outfile xil_pn:name="master_control22_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492772298" xil_pn:in_ck="-8017058355935699529" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1492772292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="master_control22.pcf"/>
      <outfile xil_pn:name="master_control22_map.map"/>
      <outfile xil_pn:name="master_control22_map.mrp"/>
      <outfile xil_pn:name="master_control22_map.ncd"/>
      <outfile xil_pn:name="master_control22_map.ngm"/>
      <outfile xil_pn:name="master_control22_map.xrpt"/>
      <outfile xil_pn:name="master_control22_summary.xml"/>
      <outfile xil_pn:name="master_control22_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1492772319" xil_pn:in_ck="1607014958651600976" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1492772298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="master_control22.ncd"/>
      <outfile xil_pn:name="master_control22.pad"/>
      <outfile xil_pn:name="master_control22.par"/>
      <outfile xil_pn:name="master_control22.ptwx"/>
      <outfile xil_pn:name="master_control22.unroutes"/>
      <outfile xil_pn:name="master_control22.xpi"/>
      <outfile xil_pn:name="master_control22_pad.csv"/>
      <outfile xil_pn:name="master_control22_pad.txt"/>
      <outfile xil_pn:name="master_control22_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492772330" xil_pn:in_ck="8528948746143814419" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1492772319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="master_control22.bgn"/>
      <outfile xil_pn:name="master_control22.bit"/>
      <outfile xil_pn:name="master_control22.drc"/>
      <outfile xil_pn:name="master_control22.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1492772371" xil_pn:in_ck="8528948746143801565" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1492772330">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492772319" xil_pn:in_ck="-8017058355935699661" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1492772314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="master_control22.twr"/>
      <outfile xil_pn:name="master_control22.twx"/>
    </transform>
  </transforms>

</generated_project>
