
MagiciansAssistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006998  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005dc  08006b28  08006b28  00016b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007104  08007104  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08007104  08007104  00017104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800710c  0800710c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800710c  0800710c  0001710c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007110  08007110  00017110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08007114  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  20000068  0800717c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  0800717c  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   000120e4  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000253a  00000000  00000000  000321bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f50  00000000  00000000  00034700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd9  00000000  00000000  00035650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027bf7  00000000  00000000  00036229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013413  00000000  00000000  0005de20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eee90  00000000  00000000  00071233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004828  00000000  00000000  001600c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  001648ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b10 	.word	0x08006b10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08006b10 	.word	0x08006b10

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <initArducam>:

/* Notes:
 * The chip select signal should always be LOW during the SPI read or write bus cycle
 * Add printf() prototype from main into here if printing doesn't work
 */
void initArducam(ArducamController* pCtrl, I2C_HandleTypeDef* pHI2C, SPI_HandleTypeDef* pHSPI, GPIO_TypeDef* pGPIOPort, uint16_t pinNo){
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
 8000578:	603b      	str	r3, [r7, #0]
	printf("Initializing ArduCam\n");
 800057a:	482a      	ldr	r0, [pc, #168]	; (8000624 <initArducam+0xb8>)
 800057c:	f005 fcd6 	bl	8005f2c <puts>
	pCtrl->pI2CHandle = pHI2C;
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	68ba      	ldr	r2, [r7, #8]
 8000584:	601a      	str	r2, [r3, #0]
	pCtrl->pSPIHandle = pHSPI;
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	687a      	ldr	r2, [r7, #4]
 800058a:	605a      	str	r2, [r3, #4]
	pCtrl->status = HAL_OK;
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	2200      	movs	r2, #0
 8000590:	721a      	strb	r2, [r3, #8]
	pCtrl -> pGPIOPort = pGPIOPort;
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	683a      	ldr	r2, [r7, #0]
 8000596:	60da      	str	r2, [r3, #12]
	pCtrl -> pinNo = pinNo;
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	8b3a      	ldrh	r2, [r7, #24]
 800059c:	821a      	strh	r2, [r3, #16]

	resetCPLD(pCtrl);
 800059e:	68f8      	ldr	r0, [r7, #12]
 80005a0:	f000 fa64 	bl	8000a6c <resetCPLD>
	if(HAL_I2C_IsDeviceReady(pHI2C, I2C_ADDR_WRITE, 1, HAL_MAX_DELAY) != HAL_OK){
 80005a4:	f04f 33ff 	mov.w	r3, #4294967295
 80005a8:	2201      	movs	r2, #1
 80005aa:	2160      	movs	r1, #96	; 0x60
 80005ac:	68b8      	ldr	r0, [r7, #8]
 80005ae:	f001 fe43 	bl	8002238 <HAL_I2C_IsDeviceReady>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d003      	beq.n	80005c0 <initArducam+0x54>
		printf("Arducam I2C Error.\n");
 80005b8:	481b      	ldr	r0, [pc, #108]	; (8000628 <initArducam+0xbc>)
 80005ba:	f005 fcb7 	bl	8005f2c <puts>
		return;
 80005be:	e02d      	b.n	800061c <initArducam+0xb0>
	} else if(!isSPIWorking(pCtrl)){
 80005c0:	68f8      	ldr	r0, [r7, #12]
 80005c2:	f000 f889 	bl	80006d8 <isSPIWorking>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d106      	bne.n	80005da <initArducam+0x6e>
		printStatus(pCtrl);
 80005cc:	68f8      	ldr	r0, [r7, #12]
 80005ce:	f000 fc05 	bl	8000ddc <printStatus>
		printf("Arducam SPI Error.\n");
 80005d2:	4816      	ldr	r0, [pc, #88]	; (800062c <initArducam+0xc0>)
 80005d4:	f005 fcaa 	bl	8005f2c <puts>
		return;
 80005d8:	e020      	b.n	800061c <initArducam+0xb0>
	} else {
		printf("I2C Check Passed\n");
 80005da:	4815      	ldr	r0, [pc, #84]	; (8000630 <initArducam+0xc4>)
 80005dc:	f005 fca6 	bl	8005f2c <puts>
		printf("SPI Check Passed\n");
 80005e0:	4814      	ldr	r0, [pc, #80]	; (8000634 <initArducam+0xc8>)
 80005e2:	f005 fca3 	bl	8005f2c <puts>
		setDefaultSettings(pCtrl);
 80005e6:	68f8      	ldr	r0, [r7, #12]
 80005e8:	f000 f82a 	bl	8000640 <setDefaultSettings>
		HAL_Delay(1000);
 80005ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005f0:	f001 f894 	bl	800171c <HAL_Delay>
		clearFIFOFlag(pCtrl);
 80005f4:	68f8      	ldr	r0, [r7, #12]
 80005f6:	f000 fa97 	bl	8000b28 <clearFIFOFlag>
	}

	if(pCtrl->status != HAL_OK){
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	7a1b      	ldrb	r3, [r3, #8]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d006      	beq.n	8000610 <initArducam+0xa4>
		printf("Arducam Init Fail | Status = 0x%02X\n", pCtrl->status);
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	7a1b      	ldrb	r3, [r3, #8]
 8000606:	4619      	mov	r1, r3
 8000608:	480b      	ldr	r0, [pc, #44]	; (8000638 <initArducam+0xcc>)
 800060a:	f005 fc21 	bl	8005e50 <iprintf>
 800060e:	e005      	b.n	800061c <initArducam+0xb0>
	} else {
		printf("Arducam Init Success!\n");
 8000610:	480a      	ldr	r0, [pc, #40]	; (800063c <initArducam+0xd0>)
 8000612:	f005 fc8b 	bl	8005f2c <puts>
		printStatus(pCtrl);
 8000616:	68f8      	ldr	r0, [r7, #12]
 8000618:	f000 fbe0 	bl	8000ddc <printStatus>
	}

}
 800061c:	3710      	adds	r7, #16
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	08006b28 	.word	0x08006b28
 8000628:	08006b40 	.word	0x08006b40
 800062c:	08006b54 	.word	0x08006b54
 8000630:	08006b68 	.word	0x08006b68
 8000634:	08006b7c 	.word	0x08006b7c
 8000638:	08006b90 	.word	0x08006b90
 800063c:	08006bb8 	.word	0x08006bb8

08000640 <setDefaultSettings>:

void setDefaultSettings(ArducamController* pCtrl){
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	printf("Configuring Default Settings\n");
 8000648:	481e      	ldr	r0, [pc, #120]	; (80006c4 <setDefaultSettings+0x84>)
 800064a:	f005 fc6f 	bl	8005f2c <puts>
	uint8_t data = 0x01;
 800064e:	2301      	movs	r3, #1
 8000650:	73fb      	strb	r3, [r7, #15]
	i2cRegWrite(pCtrl, 0xFF, &data, 1);
 8000652:	f107 020f 	add.w	r2, r7, #15
 8000656:	2301      	movs	r3, #1
 8000658:	21ff      	movs	r1, #255	; 0xff
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	f000 f85e 	bl	800071c <i2cRegWrite>
	data = 0x80;
 8000660:	2380      	movs	r3, #128	; 0x80
 8000662:	73fb      	strb	r3, [r7, #15]
	i2cRegWrite(pCtrl, 0x12, &data, 1);
 8000664:	f107 020f 	add.w	r2, r7, #15
 8000668:	2301      	movs	r3, #1
 800066a:	2112      	movs	r1, #18
 800066c:	6878      	ldr	r0, [r7, #4]
 800066e:	f000 f855 	bl	800071c <i2cRegWrite>
	HAL_Delay(100);
 8000672:	2064      	movs	r0, #100	; 0x64
 8000674:	f001 f852 	bl	800171c <HAL_Delay>

	i2cWriteMultiple(pCtrl, OV2640_JPEG_INIT);
 8000678:	4913      	ldr	r1, [pc, #76]	; (80006c8 <setDefaultSettings+0x88>)
 800067a:	6878      	ldr	r0, [r7, #4]
 800067c:	f000 f8ba 	bl	80007f4 <i2cWriteMultiple>
	i2cWriteMultiple(pCtrl, OV2640_YUV422);
 8000680:	4912      	ldr	r1, [pc, #72]	; (80006cc <setDefaultSettings+0x8c>)
 8000682:	6878      	ldr	r0, [r7, #4]
 8000684:	f000 f8b6 	bl	80007f4 <i2cWriteMultiple>
	i2cWriteMultiple(pCtrl, OV2640_JPEG);
 8000688:	4911      	ldr	r1, [pc, #68]	; (80006d0 <setDefaultSettings+0x90>)
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f000 f8b2 	bl	80007f4 <i2cWriteMultiple>
	data = 0x01;
 8000690:	2301      	movs	r3, #1
 8000692:	73fb      	strb	r3, [r7, #15]
	i2cRegWrite(pCtrl, 0xFF, &data, 1);
 8000694:	f107 020f 	add.w	r2, r7, #15
 8000698:	2301      	movs	r3, #1
 800069a:	21ff      	movs	r1, #255	; 0xff
 800069c:	6878      	ldr	r0, [r7, #4]
 800069e:	f000 f83d 	bl	800071c <i2cRegWrite>
	data = 0x00;
 80006a2:	2300      	movs	r3, #0
 80006a4:	73fb      	strb	r3, [r7, #15]
	i2cRegWrite(pCtrl, 0x15, &data, 1);
 80006a6:	f107 020f 	add.w	r2, r7, #15
 80006aa:	2301      	movs	r3, #1
 80006ac:	2115      	movs	r1, #21
 80006ae:	6878      	ldr	r0, [r7, #4]
 80006b0:	f000 f834 	bl	800071c <i2cRegWrite>
	i2cWriteMultiple(pCtrl, OV2640_320x240_JPEG);
 80006b4:	4907      	ldr	r1, [pc, #28]	; (80006d4 <setDefaultSettings+0x94>)
 80006b6:	6878      	ldr	r0, [r7, #4]
 80006b8:	f000 f89c 	bl	80007f4 <i2cWriteMultiple>

	//flushFIFO(pCtrl);
	//setNCaptureFrames(pCtrl, 1);
}
 80006bc:	bf00      	nop
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	08006bd0 	.word	0x08006bd0
 80006c8:	08006e90 	.word	0x08006e90
 80006cc:	08007010 	.word	0x08007010
 80006d0:	08007024 	.word	0x08007024
 80006d4:	08007038 	.word	0x08007038

080006d8 <isSPIWorking>:
//
/*To Write over i2c:
* Request I2C_ADDR_WRITE -> Send Cam Register Address (left shift device addr's by 1) -> Send Data bytes
*/

int isSPIWorking(ArducamController *pCtrl){
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	uint8_t testVal = 0xAB;
 80006e0:	23ab      	movs	r3, #171	; 0xab
 80006e2:	73fb      	strb	r3, [r7, #15]
	uint8_t readVal = 0x00;
 80006e4:	2300      	movs	r3, #0
 80006e6:	73bb      	strb	r3, [r7, #14]
	spiRegWrite(pCtrl, 0x00, &testVal, 1);
 80006e8:	f107 020f 	add.w	r2, r7, #15
 80006ec:	2301      	movs	r3, #1
 80006ee:	2100      	movs	r1, #0
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f000 f89f 	bl	8000834 <spiRegWrite>
	spiRegRead(pCtrl, 0x00, &readVal, 1);
 80006f6:	f107 020e 	add.w	r2, r7, #14
 80006fa:	2301      	movs	r3, #1
 80006fc:	2100      	movs	r1, #0
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f000 f8d8 	bl	80008b4 <spiRegRead>

	return (readVal == testVal);
 8000704:	7bba      	ldrb	r2, [r7, #14]
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	429a      	cmp	r2, r3
 800070a:	bf0c      	ite	eq
 800070c:	2301      	moveq	r3, #1
 800070e:	2300      	movne	r3, #0
 8000710:	b2db      	uxtb	r3, r3

}
 8000712:	4618      	mov	r0, r3
 8000714:	3710      	adds	r7, #16
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <i2cRegWrite>:

void i2cRegWrite(ArducamController* pCtrl, uint8_t reg, uint8_t *pData, uint16_t size){
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af02      	add	r7, sp, #8
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	607a      	str	r2, [r7, #4]
 8000726:	461a      	mov	r2, r3
 8000728:	460b      	mov	r3, r1
 800072a:	72fb      	strb	r3, [r7, #11]
 800072c:	4613      	mov	r3, r2
 800072e:	813b      	strh	r3, [r7, #8]
	printf("Writing 0x%04X to Reg 0x%02X\n", *pData, reg);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	4619      	mov	r1, r3
 8000736:	7afb      	ldrb	r3, [r7, #11]
 8000738:	461a      	mov	r2, r3
 800073a:	4812      	ldr	r0, [pc, #72]	; (8000784 <i2cRegWrite+0x68>)
 800073c:	f005 fb88 	bl	8005e50 <iprintf>
	//printf("Before T1: %x\n", pCtrl->status);
	pCtrl->status = HAL_I2C_Master_Transmit(pCtrl->pI2CHandle, I2C_ADDR_WRITE, &reg, (uint16_t) 1, CAM_TIMEOUT);
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	6818      	ldr	r0, [r3, #0]
 8000744:	f107 020b 	add.w	r2, r7, #11
 8000748:	f04f 33ff 	mov.w	r3, #4294967295
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	2301      	movs	r3, #1
 8000750:	2160      	movs	r1, #96	; 0x60
 8000752:	f001 fb63 	bl	8001e1c <HAL_I2C_Master_Transmit>
 8000756:	4603      	mov	r3, r0
 8000758:	461a      	mov	r2, r3
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	721a      	strb	r2, [r3, #8]
	//printf("After T1: %x\n", pCtrl->status);
	pCtrl->status = HAL_I2C_Master_Transmit(pCtrl->pI2CHandle, I2C_ADDR_WRITE, pData, (uint16_t) size, CAM_TIMEOUT);
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	6818      	ldr	r0, [r3, #0]
 8000762:	893b      	ldrh	r3, [r7, #8]
 8000764:	f04f 32ff 	mov.w	r2, #4294967295
 8000768:	9200      	str	r2, [sp, #0]
 800076a:	687a      	ldr	r2, [r7, #4]
 800076c:	2160      	movs	r1, #96	; 0x60
 800076e:	f001 fb55 	bl	8001e1c <HAL_I2C_Master_Transmit>
 8000772:	4603      	mov	r3, r0
 8000774:	461a      	mov	r2, r3
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	721a      	strb	r2, [r3, #8]
	//printf("After T2: %x\n", pCtrl->status);
}
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	08006bf0 	.word	0x08006bf0

08000788 <i2cRegRead>:

/*To Read over i2c:
	* To I2C_ADDR_WRITE: Write the Register You want to read from
	* To I2C_ADDR_READ: Read as much data as you want
*/
void i2cRegRead(ArducamController* pCtrl, uint8_t reg, uint8_t *pBuffer, uint16_t size){
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af02      	add	r7, sp, #8
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	607a      	str	r2, [r7, #4]
 8000792:	461a      	mov	r2, r3
 8000794:	460b      	mov	r3, r1
 8000796:	72fb      	strb	r3, [r7, #11]
 8000798:	4613      	mov	r3, r2
 800079a:	813b      	strh	r3, [r7, #8]
	pCtrl->status = HAL_I2C_Master_Transmit(pCtrl->pI2CHandle, I2C_ADDR_WRITE, &reg, 1, CAM_TIMEOUT);
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	6818      	ldr	r0, [r3, #0]
 80007a0:	f107 020b 	add.w	r2, r7, #11
 80007a4:	f04f 33ff 	mov.w	r3, #4294967295
 80007a8:	9300      	str	r3, [sp, #0]
 80007aa:	2301      	movs	r3, #1
 80007ac:	2160      	movs	r1, #96	; 0x60
 80007ae:	f001 fb35 	bl	8001e1c <HAL_I2C_Master_Transmit>
 80007b2:	4603      	mov	r3, r0
 80007b4:	461a      	mov	r2, r3
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	721a      	strb	r2, [r3, #8]
	//printf("After T1: %x\n", pCtrl->status);
	pCtrl->status = HAL_I2C_Master_Receive(pCtrl->pI2CHandle, I2C_ADDR_READ, pBuffer, size, CAM_TIMEOUT);
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	6818      	ldr	r0, [r3, #0]
 80007be:	893b      	ldrh	r3, [r7, #8]
 80007c0:	f04f 32ff 	mov.w	r2, #4294967295
 80007c4:	9200      	str	r2, [sp, #0]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	2161      	movs	r1, #97	; 0x61
 80007ca:	f001 fc3f 	bl	800204c <HAL_I2C_Master_Receive>
 80007ce:	4603      	mov	r3, r0
 80007d0:	461a      	mov	r2, r3
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	721a      	strb	r2, [r3, #8]
	//printf("After R1: %x\n", pCtrl->status);
	printf("Read 0x%02X from 0x%02X\n", *pBuffer, reg);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	4619      	mov	r1, r3
 80007dc:	7afb      	ldrb	r3, [r7, #11]
 80007de:	461a      	mov	r2, r3
 80007e0:	4803      	ldr	r0, [pc, #12]	; (80007f0 <i2cRegRead+0x68>)
 80007e2:	f005 fb35 	bl	8005e50 <iprintf>
}
 80007e6:	bf00      	nop
 80007e8:	3710      	adds	r7, #16
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	08006c10 	.word	0x08006c10

080007f4 <i2cWriteMultiple>:

void i2cWriteMultiple(ArducamController* pCtrl, const struct SensorReg *regList){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	6039      	str	r1, [r7, #0]
	struct SensorReg *current = (struct SensorReg *) regList;
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	60fb      	str	r3, [r7, #12]

	while(current->addr != 0xFF || current->val != 0xFF){
 8000802:	e00a      	b.n	800081a <i2cWriteMultiple+0x26>
		i2cRegWrite(pCtrl, current->addr, &(current->val), 1);
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	7819      	ldrb	r1, [r3, #0]
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	1c5a      	adds	r2, r3, #1
 800080c:	2301      	movs	r3, #1
 800080e:	6878      	ldr	r0, [r7, #4]
 8000810:	f7ff ff84 	bl	800071c <i2cRegWrite>
		current++;
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3302      	adds	r3, #2
 8000818:	60fb      	str	r3, [r7, #12]
	while(current->addr != 0xFF || current->val != 0xFF){
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	2bff      	cmp	r3, #255	; 0xff
 8000820:	d1f0      	bne.n	8000804 <i2cWriteMultiple+0x10>
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	785b      	ldrb	r3, [r3, #1]
 8000826:	2bff      	cmp	r3, #255	; 0xff
 8000828:	d1ec      	bne.n	8000804 <i2cWriteMultiple+0x10>
	}

}
 800082a:	bf00      	nop
 800082c:	bf00      	nop
 800082e:	3710      	adds	r7, #16
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}

08000834 <spiRegWrite>:

void spiRegWrite(ArducamController* pCtrl, uint8_t reg, uint8_t *pData, uint16_t size){
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	607a      	str	r2, [r7, #4]
 800083e:	461a      	mov	r2, r3
 8000840:	460b      	mov	r3, r1
 8000842:	72fb      	strb	r3, [r7, #11]
 8000844:	4613      	mov	r3, r2
 8000846:	813b      	strh	r3, [r7, #8]
	printf("Writing 0x%02X to 0x%02X\n", *pData, reg);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	4619      	mov	r1, r3
 800084e:	7afb      	ldrb	r3, [r7, #11]
 8000850:	461a      	mov	r2, r3
 8000852:	4817      	ldr	r0, [pc, #92]	; (80008b0 <spiRegWrite+0x7c>)
 8000854:	f005 fafc 	bl	8005e50 <iprintf>
	enable(pCtrl); // CS Pin Set LOW
 8000858:	68f8      	ldr	r0, [r7, #12]
 800085a:	f000 f9b7 	bl	8000bcc <enable>
	HAL_Delay(100);
 800085e:	2064      	movs	r0, #100	; 0x64
 8000860:	f000 ff5c 	bl	800171c <HAL_Delay>
	uint8_t cmdByte = reg | SPI_WRITE_MASK; // a 1 followed by Reg addr, to write to reg
 8000864:	7afb      	ldrb	r3, [r7, #11]
 8000866:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800086a:	b2db      	uxtb	r3, r3
 800086c:	75fb      	strb	r3, [r7, #23]

	pCtrl->status = HAL_SPI_Transmit(pCtrl->pSPIHandle, &cmdByte, 1, CAM_TIMEOUT);
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	6858      	ldr	r0, [r3, #4]
 8000872:	f107 0117 	add.w	r1, r7, #23
 8000876:	f04f 33ff 	mov.w	r3, #4294967295
 800087a:	2201      	movs	r2, #1
 800087c:	f003 fcd1 	bl	8004222 <HAL_SPI_Transmit>
 8000880:	4603      	mov	r3, r0
 8000882:	461a      	mov	r2, r3
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	721a      	strb	r2, [r3, #8]
	pCtrl->status = HAL_SPI_Transmit(pCtrl->pSPIHandle, pData, size, CAM_TIMEOUT);
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	6858      	ldr	r0, [r3, #4]
 800088c:	893a      	ldrh	r2, [r7, #8]
 800088e:	f04f 33ff 	mov.w	r3, #4294967295
 8000892:	6879      	ldr	r1, [r7, #4]
 8000894:	f003 fcc5 	bl	8004222 <HAL_SPI_Transmit>
 8000898:	4603      	mov	r3, r0
 800089a:	461a      	mov	r2, r3
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	721a      	strb	r2, [r3, #8]

	disable(pCtrl);
 80008a0:	68f8      	ldr	r0, [r7, #12]
 80008a2:	f000 f9a3 	bl	8000bec <disable>
}
 80008a6:	bf00      	nop
 80008a8:	3718      	adds	r7, #24
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	08006c2c 	.word	0x08006c2c

080008b4 <spiRegRead>:

void spiRegRead(ArducamController* pCtrl, uint8_t reg, uint8_t *pBuffer, uint16_t size){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b088      	sub	sp, #32
 80008b8:	af02      	add	r7, sp, #8
 80008ba:	60f8      	str	r0, [r7, #12]
 80008bc:	607a      	str	r2, [r7, #4]
 80008be:	461a      	mov	r2, r3
 80008c0:	460b      	mov	r3, r1
 80008c2:	72fb      	strb	r3, [r7, #11]
 80008c4:	4613      	mov	r3, r2
 80008c6:	813b      	strh	r3, [r7, #8]
	enable(pCtrl);
 80008c8:	68f8      	ldr	r0, [r7, #12]
 80008ca:	f000 f97f 	bl	8000bcc <enable>
	HAL_Delay(100);
 80008ce:	2064      	movs	r0, #100	; 0x64
 80008d0:	f000 ff24 	bl	800171c <HAL_Delay>
	uint8_t cmdByte = reg & SPI_READ_MASK; // a 0 followed by register to read
 80008d4:	7afb      	ldrb	r3, [r7, #11]
 80008d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	75fb      	strb	r3, [r7, #23]
	uint8_t dummyByte = 0x00;
 80008de:	2300      	movs	r3, #0
 80008e0:	75bb      	strb	r3, [r7, #22]
	pCtrl->status = HAL_SPI_TransmitReceive(pCtrl->pSPIHandle, &cmdByte, pBuffer, 1, CAM_TIMEOUT);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	6858      	ldr	r0, [r3, #4]
 80008e6:	f107 0117 	add.w	r1, r7, #23
 80008ea:	f04f 33ff 	mov.w	r3, #4294967295
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	2301      	movs	r3, #1
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	f003 ff41 	bl	800477a <HAL_SPI_TransmitReceive>
 80008f8:	4603      	mov	r3, r0
 80008fa:	461a      	mov	r2, r3
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	721a      	strb	r2, [r3, #8]
	pCtrl->status = HAL_SPI_TransmitReceive(pCtrl->pSPIHandle, &dummyByte, pBuffer, size, CAM_TIMEOUT);
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	6858      	ldr	r0, [r3, #4]
 8000904:	893b      	ldrh	r3, [r7, #8]
 8000906:	f107 0116 	add.w	r1, r7, #22
 800090a:	f04f 32ff 	mov.w	r2, #4294967295
 800090e:	9200      	str	r2, [sp, #0]
 8000910:	687a      	ldr	r2, [r7, #4]
 8000912:	f003 ff32 	bl	800477a <HAL_SPI_TransmitReceive>
 8000916:	4603      	mov	r3, r0
 8000918:	461a      	mov	r2, r3
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	721a      	strb	r2, [r3, #8]
	//pCtrl->status = HAL_SPI_Receive(pCtrl->pSPIHandle, pBuffer, size, CAM_TIMEOUT);
	disable(pCtrl);
 800091e:	68f8      	ldr	r0, [r7, #12]
 8000920:	f000 f964 	bl	8000bec <disable>
	printf("Read 0x%02X from 0x%02X\n", *pBuffer, reg);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	4619      	mov	r1, r3
 800092a:	7afb      	ldrb	r3, [r7, #11]
 800092c:	461a      	mov	r2, r3
 800092e:	4803      	ldr	r0, [pc, #12]	; (800093c <spiRegRead+0x88>)
 8000930:	f005 fa8e 	bl	8005e50 <iprintf>
}
 8000934:	bf00      	nop
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	08006c10 	.word	0x08006c10

08000940 <isFIFOReady>:

//Returns FIFO 'finished' flag. 0 -> FIFO is busy, 1 -> capture is finished

int isFIFOReady(ArducamController* pCtrl){
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
	uint8_t registerData = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	72fb      	strb	r3, [r7, #11]
	spiRegRead(pCtrl, FIFO_STATUS_REG, &registerData, 1);
 800094c:	f107 020b 	add.w	r2, r7, #11
 8000950:	2301      	movs	r3, #1
 8000952:	2141      	movs	r1, #65	; 0x41
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ffad 	bl	80008b4 <spiRegRead>
	int isFinished = checkBit(registerData, 3);
 800095a:	7afb      	ldrb	r3, [r7, #11]
 800095c:	2103      	movs	r1, #3
 800095e:	4618      	mov	r0, r3
 8000960:	f000 fa5a 	bl	8000e18 <checkBit>
 8000964:	60f8      	str	r0, [r7, #12]
	printf("FIFO Ready Flag : %d\n", isFinished);
 8000966:	68f9      	ldr	r1, [r7, #12]
 8000968:	4803      	ldr	r0, [pc, #12]	; (8000978 <isFIFOReady+0x38>)
 800096a:	f005 fa71 	bl	8005e50 <iprintf>
	return isFinished;
 800096e:	68fb      	ldr	r3, [r7, #12]
}
 8000970:	4618      	mov	r0, r3
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	08006c48 	.word	0x08006c48

0800097c <singleCapture>:
‘1’ to bit[1] to start a capture sequence. And then polling bit[3] which is the capture done flag by
sending command code 0x41. After capture is done, user have to clear the capture done flag by
sending command code 0x41 and write ‘1’ into bit[0] before next capture command.*/

//Returns a pointer to the picture data
void singleCapture(ArducamController* pCtrl, uint8_t **ppBuffer, FILE *pPicFile){
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
		printf("Starting Capture\n");
 8000988:	4832      	ldr	r0, [pc, #200]	; (8000a54 <singleCapture+0xd8>)
 800098a:	f005 facf 	bl	8005f2c <puts>

		flushFIFO(pCtrl);
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f000 f8ba 	bl	8000b08 <flushFIFO>
		clearFIFOFlag(pCtrl);
 8000994:	68f8      	ldr	r0, [r7, #12]
 8000996:	f000 f8c7 	bl	8000b28 <clearFIFOFlag>
		setCaptureFlag(pCtrl);
 800099a:	68f8      	ldr	r0, [r7, #12]
 800099c:	f000 f8d5 	bl	8000b4a <setCaptureFlag>
		HAL_Delay(1000);
 80009a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009a4:	f000 feba 	bl	800171c <HAL_Delay>
		while(!isFIFOReady(pCtrl)); //    Wait 'til Finished Flag is set
 80009a8:	bf00      	nop
 80009aa:	68f8      	ldr	r0, [r7, #12]
 80009ac:	f7ff ffc8 	bl	8000940 <isFIFOReady>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d0f9      	beq.n	80009aa <singleCapture+0x2e>
		printf("FIFO Write Finished!\n");
 80009b6:	4828      	ldr	r0, [pc, #160]	; (8000a58 <singleCapture+0xdc>)
 80009b8:	f005 fab8 	bl	8005f2c <puts>

		//uint32_t fifoLength = getFIFOLength(pCtrl);
		//uint32_t transmissionSize = 0;
		//if(fifoLength >= 4096){ transmissionSize = 4096; } else { transmissionSize = fifoLength; } //4096 looks like the max amount of data

		int bufferSize = 4096;
 80009bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009c0:	613b      	str	r3, [r7, #16]
		*ppBuffer = calloc(bufferSize, sizeof(uint8_t));
 80009c2:	693b      	ldr	r3, [r7, #16]
 80009c4:	2101      	movs	r1, #1
 80009c6:	4618      	mov	r0, r3
 80009c8:	f005 f85c 	bl	8005a84 <calloc>
 80009cc:	4603      	mov	r3, r0
 80009ce:	461a      	mov	r2, r3
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	601a      	str	r2, [r3, #0]
		burstReadFIFO(pCtrl, *ppBuffer);
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4619      	mov	r1, r3
 80009da:	68f8      	ldr	r0, [r7, #12]
 80009dc:	f000 f866 	bl	8000aac <burstReadFIFO>

		printf("Capture Complete!\n");
 80009e0:	481e      	ldr	r0, [pc, #120]	; (8000a5c <singleCapture+0xe0>)
 80009e2:	f005 faa3 	bl	8005f2c <puts>
		printf("Picture Buffer: \n");
 80009e6:	481e      	ldr	r0, [pc, #120]	; (8000a60 <singleCapture+0xe4>)
 80009e8:	f005 faa0 	bl	8005f2c <puts>

		for(int i = 0; i < bufferSize; i++){
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	e01d      	b.n	8000a2e <singleCapture+0xb2>
			printf("%0x02X", *ppBuffer[i]);
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	68ba      	ldr	r2, [r7, #8]
 80009f8:	4413      	add	r3, r2
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	4619      	mov	r1, r3
 8000a00:	4818      	ldr	r0, [pc, #96]	; (8000a64 <singleCapture+0xe8>)
 8000a02:	f005 fa25 	bl	8005e50 <iprintf>
			if(!(i % 10)){printf("\n");}
 8000a06:	6979      	ldr	r1, [r7, #20]
 8000a08:	4b17      	ldr	r3, [pc, #92]	; (8000a68 <singleCapture+0xec>)
 8000a0a:	fb83 2301 	smull	r2, r3, r3, r1
 8000a0e:	109a      	asrs	r2, r3, #2
 8000a10:	17cb      	asrs	r3, r1, #31
 8000a12:	1ad2      	subs	r2, r2, r3
 8000a14:	4613      	mov	r3, r2
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	4413      	add	r3, r2
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	1aca      	subs	r2, r1, r3
 8000a1e:	2a00      	cmp	r2, #0
 8000a20:	d102      	bne.n	8000a28 <singleCapture+0xac>
 8000a22:	200a      	movs	r0, #10
 8000a24:	f005 fa26 	bl	8005e74 <putchar>
		for(int i = 0; i < bufferSize; i++){
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	697a      	ldr	r2, [r7, #20]
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	429a      	cmp	r2, r3
 8000a34:	dbdd      	blt.n	80009f2 <singleCapture+0x76>
		}

		if(pPicFile != NULL){
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d006      	beq.n	8000a4a <singleCapture+0xce>
			fwrite((const void *)*ppBuffer, sizeof(uint8_t), bufferSize, pPicFile);
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	6818      	ldr	r0, [r3, #0]
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2101      	movs	r1, #1
 8000a46:	f005 f9f5 	bl	8005e34 <fwrite>
		}
}
 8000a4a:	bf00      	nop
 8000a4c:	3718      	adds	r7, #24
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	08006c9c 	.word	0x08006c9c
 8000a58:	08006cb0 	.word	0x08006cb0
 8000a5c:	08006cc8 	.word	0x08006cc8
 8000a60:	08006cdc 	.word	0x08006cdc
 8000a64:	08006cf0 	.word	0x08006cf0
 8000a68:	66666667 	.word	0x66666667

08000a6c <resetCPLD>:




//Resets the CPLD
void resetCPLD(ArducamController* pCtrl){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
	uint8_t cmd = 0x80;
 8000a74:	2380      	movs	r3, #128	; 0x80
 8000a76:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, 0x07, &cmd, 1);
 8000a78:	f107 020f 	add.w	r2, r7, #15
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	2107      	movs	r1, #7
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f7ff fed7 	bl	8000834 <spiRegWrite>
	HAL_Delay(100);
 8000a86:	2064      	movs	r0, #100	; 0x64
 8000a88:	f000 fe48 	bl	800171c <HAL_Delay>
	cmd = 0x00;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, 0x07, &cmd, 1);
 8000a90:	f107 020f 	add.w	r2, r7, #15
 8000a94:	2301      	movs	r3, #1
 8000a96:	2107      	movs	r1, #7
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f7ff fecb 	bl	8000834 <spiRegWrite>
	HAL_Delay(100);
 8000a9e:	2064      	movs	r0, #100	; 0x64
 8000aa0:	f000 fe3c 	bl	800171c <HAL_Delay>
}
 8000aa4:	bf00      	nop
 8000aa6:	3710      	adds	r7, #16
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <burstReadFIFO>:


//I think i'll need to ignore the first dummy byte
void burstReadFIFO(ArducamController *pCtrl, uint8_t *pBuffer){
 8000aac:	b590      	push	{r4, r7, lr}
 8000aae:	b087      	sub	sp, #28
 8000ab0:	af02      	add	r7, sp, #8
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
	enable(pCtrl);
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f000 f888 	bl	8000bcc <enable>
	uint8_t cmd = FIFO_BURST_READ;
 8000abc:	233c      	movs	r3, #60	; 0x3c
 8000abe:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_TransmitReceive(pCtrl->pSPIHandle, &cmd, pBuffer, 1, HAL_MAX_DELAY);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	6858      	ldr	r0, [r3, #4]
 8000ac4:	f107 010f 	add.w	r1, r7, #15
 8000ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	2301      	movs	r3, #1
 8000ad0:	683a      	ldr	r2, [r7, #0]
 8000ad2:	f003 fe52 	bl	800477a <HAL_SPI_TransmitReceive>
	HAL_SPI_Receive(pCtrl->pSPIHandle, pBuffer, getFIFOLength(pCtrl), HAL_MAX_DELAY);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	685c      	ldr	r4, [r3, #4]
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f000 f846 	bl	8000b6c <getFIFOLength>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	b29a      	uxth	r2, r3
 8000ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae8:	6839      	ldr	r1, [r7, #0]
 8000aea:	4620      	mov	r0, r4
 8000aec:	f003 fd0e 	bl	800450c <HAL_SPI_Receive>
	HAL_Delay(1000); // Just making sure all the data makes it through
 8000af0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000af4:	f000 fe12 	bl	800171c <HAL_Delay>
	disable(pCtrl);
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f000 f877 	bl	8000bec <disable>
}
 8000afe:	bf00      	nop
 8000b00:	3714      	adds	r7, #20
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd90      	pop	{r4, r7, pc}
	...

08000b08 <flushFIFO>:

void flushFIFO(ArducamController* pCtrl){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	printf("Flushing FIFO\n");
 8000b10:	4804      	ldr	r0, [pc, #16]	; (8000b24 <flushFIFO+0x1c>)
 8000b12:	f005 fa0b 	bl	8005f2c <puts>
	clearFIFOFlag(pCtrl);
 8000b16:	6878      	ldr	r0, [r7, #4]
 8000b18:	f000 f806 	bl	8000b28 <clearFIFOFlag>
	//printf("Reseting FIFO Pointers\n");
	//resetFIFOPointers(pCtrl);
}
 8000b1c:	bf00      	nop
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	08006cf8 	.word	0x08006cf8

08000b28 <clearFIFOFlag>:

void clearFIFOFlag(ArducamController* pCtrl){
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
	uint8_t cmd = FIFO_FLAG_CLR;
 8000b30:	2301      	movs	r3, #1
 8000b32:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, FIFO_CONTROL_REG, &cmd, 1);
 8000b34:	f107 020f 	add.w	r2, r7, #15
 8000b38:	2301      	movs	r3, #1
 8000b3a:	2104      	movs	r1, #4
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f7ff fe79 	bl	8000834 <spiRegWrite>
}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <setCaptureFlag>:
void resetFIFOPointers(ArducamController* pCtrl){
	uint8_t cmd = FIFO_PTR_CLR;
	spiRegWrite(pCtrl, FIFO_CONTROL_REG, &cmd, 1);
}

void setCaptureFlag(ArducamController* pCtrl){
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b084      	sub	sp, #16
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
	uint8_t cmd = SET_CAPTURE_FLAG;
 8000b52:	2302      	movs	r3, #2
 8000b54:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, FIFO_CONTROL_REG, &cmd, 1);
 8000b56:	f107 020f 	add.w	r2, r7, #15
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	2104      	movs	r1, #4
 8000b5e:	6878      	ldr	r0, [r7, #4]
 8000b60:	f7ff fe68 	bl	8000834 <spiRegWrite>
}
 8000b64:	bf00      	nop
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <getFIFOLength>:

	spiRegWrite(pCtrl, CAPTURE_CONTROL_REG, &cmd, 1);
}

//How we find the number of bytes the FIFO is holding (for burst reading)
uint32_t getFIFOLength(ArducamController *pCtrl){
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	uint32_t reg0, reg1, reg2 = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	60bb      	str	r3, [r7, #8]
	uint32_t fifoLength = 0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]

	spiRegRead(pCtrl, FIFO_BYTE0, (uint8_t*) &reg0, 1);
 8000b7c:	f107 0210 	add.w	r2, r7, #16
 8000b80:	2301      	movs	r3, #1
 8000b82:	2142      	movs	r1, #66	; 0x42
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff fe95 	bl	80008b4 <spiRegRead>
	spiRegRead(pCtrl, FIFO_BYTE1, (uint8_t*) &reg1, 1);
 8000b8a:	f107 020c 	add.w	r2, r7, #12
 8000b8e:	2301      	movs	r3, #1
 8000b90:	2143      	movs	r1, #67	; 0x43
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f7ff fe8e 	bl	80008b4 <spiRegRead>
	spiRegRead(pCtrl, FIFO_BYTE2, (uint8_t*) &reg2, 1);
 8000b98:	f107 0208 	add.w	r2, r7, #8
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	2144      	movs	r1, #68	; 0x44
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f7ff fe87 	bl	80008b4 <spiRegRead>
	reg2 = reg2 & 0x7F;
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000bac:	60bb      	str	r3, [r7, #8]

	fifoLength = ((reg2 << 16) | (reg1 << 8) | reg0) & 0x007FFFFF;
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	041a      	lsls	r2, r3, #16
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	021b      	lsls	r3, r3, #8
 8000bb6:	431a      	orrs	r2, r3
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8000bc0:	617b      	str	r3, [r7, #20]
	return fifoLength;
 8000bc2:	697b      	ldr	r3, [r7, #20]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3718      	adds	r7, #24
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <enable>:

void enable(ArducamController* pCtrl){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(pCtrl->pGPIOPort, pCtrl->pinNo, GPIO_PIN_RESET);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	68d8      	ldr	r0, [r3, #12]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	8a1b      	ldrh	r3, [r3, #16]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	4619      	mov	r1, r3
 8000be0:	f001 f868 	bl	8001cb4 <HAL_GPIO_WritePin>
}
 8000be4:	bf00      	nop
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <disable>:

void disable(ArducamController* pCtrl){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(pCtrl->pGPIOPort, pCtrl->pinNo, GPIO_PIN_SET);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	68d8      	ldr	r0, [r3, #12]
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	8a1b      	ldrh	r3, [r3, #16]
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	4619      	mov	r1, r3
 8000c00:	f001 f858 	bl	8001cb4 <HAL_GPIO_WritePin>
}
 8000c04:	bf00      	nop
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <registerDump>:

//Prints all of the relevant registers in the Arducam
void registerDump(ArducamController* pCtrl){
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
	uint8_t data;
	printf("*******Register Table:*******\n");
 8000c14:	4866      	ldr	r0, [pc, #408]	; (8000db0 <registerDump+0x1a4>)
 8000c16:	f005 f989 	bl	8005f2c <puts>
	printf("(I2C Read)\n");
 8000c1a:	4866      	ldr	r0, [pc, #408]	; (8000db4 <registerDump+0x1a8>)
 8000c1c:	f005 f986 	bl	8005f2c <puts>
	i2cRegRead(pCtrl, TEST_REGISTER, &data, 1);
 8000c20:	f107 020f 	add.w	r2, r7, #15
 8000c24:	2301      	movs	r3, #1
 8000c26:	2100      	movs	r1, #0
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f7ff fdad 	bl	8000788 <i2cRegRead>
	printf("Test Register: 0x%02X\n", data);
 8000c2e:	7bfb      	ldrb	r3, [r7, #15]
 8000c30:	4619      	mov	r1, r3
 8000c32:	4861      	ldr	r0, [pc, #388]	; (8000db8 <registerDump+0x1ac>)
 8000c34:	f005 f90c 	bl	8005e50 <iprintf>
	i2cRegRead(pCtrl, CAPTURE_CONTROL_REG, &data, 1);
 8000c38:	f107 020f 	add.w	r2, r7, #15
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	2101      	movs	r1, #1
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f7ff fda1 	bl	8000788 <i2cRegRead>
	printf("Capture Control Register: 0x%02X\n", data);
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	4619      	mov	r1, r3
 8000c4a:	485c      	ldr	r0, [pc, #368]	; (8000dbc <registerDump+0x1b0>)
 8000c4c:	f005 f900 	bl	8005e50 <iprintf>
	i2cRegRead(pCtrl, FIFO_CONTROL_REG, &data, 1);
 8000c50:	f107 020f 	add.w	r2, r7, #15
 8000c54:	2301      	movs	r3, #1
 8000c56:	2104      	movs	r1, #4
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff fd95 	bl	8000788 <i2cRegRead>
	printf("FIFO Control Register: 0x%02X\n", data);
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
 8000c60:	4619      	mov	r1, r3
 8000c62:	4857      	ldr	r0, [pc, #348]	; (8000dc0 <registerDump+0x1b4>)
 8000c64:	f005 f8f4 	bl	8005e50 <iprintf>
	i2cRegRead(pCtrl, CHIP_VERSION_REG, &data, 1);
 8000c68:	f107 020f 	add.w	r2, r7, #15
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	2140      	movs	r1, #64	; 0x40
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f7ff fd89 	bl	8000788 <i2cRegRead>
	printf("Chip Version: 0x%02X\n", data);
 8000c76:	7bfb      	ldrb	r3, [r7, #15]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4852      	ldr	r0, [pc, #328]	; (8000dc4 <registerDump+0x1b8>)
 8000c7c:	f005 f8e8 	bl	8005e50 <iprintf>
	i2cRegRead(pCtrl, FIFO_STATUS_REG, &data, 1);
 8000c80:	f107 020f 	add.w	r2, r7, #15
 8000c84:	2301      	movs	r3, #1
 8000c86:	2141      	movs	r1, #65	; 0x41
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f7ff fd7d 	bl	8000788 <i2cRegRead>
	printf("FIFO Status Register: 0x%02X\n", data);
 8000c8e:	7bfb      	ldrb	r3, [r7, #15]
 8000c90:	4619      	mov	r1, r3
 8000c92:	484d      	ldr	r0, [pc, #308]	; (8000dc8 <registerDump+0x1bc>)
 8000c94:	f005 f8dc 	bl	8005e50 <iprintf>
	i2cRegRead(pCtrl, FIFO_BYTE0, &data, 1);
 8000c98:	f107 020f 	add.w	r2, r7, #15
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	2142      	movs	r1, #66	; 0x42
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f7ff fd71 	bl	8000788 <i2cRegRead>
	printf("FIFO Byte 0: 0x%02X\n", data);
 8000ca6:	7bfb      	ldrb	r3, [r7, #15]
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4848      	ldr	r0, [pc, #288]	; (8000dcc <registerDump+0x1c0>)
 8000cac:	f005 f8d0 	bl	8005e50 <iprintf>
	i2cRegRead(pCtrl, FIFO_BYTE1, &data, 1);
 8000cb0:	f107 020f 	add.w	r2, r7, #15
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	2143      	movs	r1, #67	; 0x43
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f7ff fd65 	bl	8000788 <i2cRegRead>
	printf("FIFO Byte 1: 0x%02X\n", data);
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4843      	ldr	r0, [pc, #268]	; (8000dd0 <registerDump+0x1c4>)
 8000cc4:	f005 f8c4 	bl	8005e50 <iprintf>
	i2cRegRead(pCtrl, FIFO_BYTE2, &data, 1);
 8000cc8:	f107 020f 	add.w	r2, r7, #15
 8000ccc:	2301      	movs	r3, #1
 8000cce:	2144      	movs	r1, #68	; 0x44
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f7ff fd59 	bl	8000788 <i2cRegRead>
	printf("FIFO Byte 2: 0x%02X\n", data);
 8000cd6:	7bfb      	ldrb	r3, [r7, #15]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	483e      	ldr	r0, [pc, #248]	; (8000dd4 <registerDump+0x1c8>)
 8000cdc:	f005 f8b8 	bl	8005e50 <iprintf>

	printf("(SPI Read)\n");
 8000ce0:	483d      	ldr	r0, [pc, #244]	; (8000dd8 <registerDump+0x1cc>)
 8000ce2:	f005 f923 	bl	8005f2c <puts>
	spiRegRead(pCtrl, TEST_REGISTER, &data, 1);
 8000ce6:	f107 020f 	add.w	r2, r7, #15
 8000cea:	2301      	movs	r3, #1
 8000cec:	2100      	movs	r1, #0
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fde0 	bl	80008b4 <spiRegRead>
	printf("Test Register: 0x%02X\n", data);
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	482f      	ldr	r0, [pc, #188]	; (8000db8 <registerDump+0x1ac>)
 8000cfa:	f005 f8a9 	bl	8005e50 <iprintf>
	spiRegRead(pCtrl, CAPTURE_CONTROL_REG, &data, 1);
 8000cfe:	f107 020f 	add.w	r2, r7, #15
 8000d02:	2301      	movs	r3, #1
 8000d04:	2101      	movs	r1, #1
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f7ff fdd4 	bl	80008b4 <spiRegRead>
	printf("Capture Control Register: 0x%02X\n", data);
 8000d0c:	7bfb      	ldrb	r3, [r7, #15]
 8000d0e:	4619      	mov	r1, r3
 8000d10:	482a      	ldr	r0, [pc, #168]	; (8000dbc <registerDump+0x1b0>)
 8000d12:	f005 f89d 	bl	8005e50 <iprintf>
	spiRegRead(pCtrl, FIFO_CONTROL_REG, &data, 1);
 8000d16:	f107 020f 	add.w	r2, r7, #15
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	2104      	movs	r1, #4
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f7ff fdc8 	bl	80008b4 <spiRegRead>
	printf("FIFO Control Register: 0x%02X\n", data);
 8000d24:	7bfb      	ldrb	r3, [r7, #15]
 8000d26:	4619      	mov	r1, r3
 8000d28:	4825      	ldr	r0, [pc, #148]	; (8000dc0 <registerDump+0x1b4>)
 8000d2a:	f005 f891 	bl	8005e50 <iprintf>
	spiRegRead(pCtrl, CHIP_VERSION_REG, &data, 1);
 8000d2e:	f107 020f 	add.w	r2, r7, #15
 8000d32:	2301      	movs	r3, #1
 8000d34:	2140      	movs	r1, #64	; 0x40
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	f7ff fdbc 	bl	80008b4 <spiRegRead>
	printf("Chip Version: 0x%02X\n", data);
 8000d3c:	7bfb      	ldrb	r3, [r7, #15]
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4820      	ldr	r0, [pc, #128]	; (8000dc4 <registerDump+0x1b8>)
 8000d42:	f005 f885 	bl	8005e50 <iprintf>
	spiRegRead(pCtrl, FIFO_STATUS_REG, &data, 1);
 8000d46:	f107 020f 	add.w	r2, r7, #15
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	2141      	movs	r1, #65	; 0x41
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff fdb0 	bl	80008b4 <spiRegRead>
	printf("FIFO Status Register: 0x%02X\n", data);
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	4619      	mov	r1, r3
 8000d58:	481b      	ldr	r0, [pc, #108]	; (8000dc8 <registerDump+0x1bc>)
 8000d5a:	f005 f879 	bl	8005e50 <iprintf>
	spiRegRead(pCtrl, FIFO_BYTE0, &data, 1);
 8000d5e:	f107 020f 	add.w	r2, r7, #15
 8000d62:	2301      	movs	r3, #1
 8000d64:	2142      	movs	r1, #66	; 0x42
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f7ff fda4 	bl	80008b4 <spiRegRead>
	printf("FIFO Byte 0: 0x%02X\n", data);
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4816      	ldr	r0, [pc, #88]	; (8000dcc <registerDump+0x1c0>)
 8000d72:	f005 f86d 	bl	8005e50 <iprintf>
	spiRegRead(pCtrl, FIFO_BYTE1, &data, 1);
 8000d76:	f107 020f 	add.w	r2, r7, #15
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	2143      	movs	r1, #67	; 0x43
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff fd98 	bl	80008b4 <spiRegRead>
	printf("FIFO Byte 1: 0x%02X\n", data);
 8000d84:	7bfb      	ldrb	r3, [r7, #15]
 8000d86:	4619      	mov	r1, r3
 8000d88:	4811      	ldr	r0, [pc, #68]	; (8000dd0 <registerDump+0x1c4>)
 8000d8a:	f005 f861 	bl	8005e50 <iprintf>
	spiRegRead(pCtrl, FIFO_BYTE2, &data, 1);
 8000d8e:	f107 020f 	add.w	r2, r7, #15
 8000d92:	2301      	movs	r3, #1
 8000d94:	2144      	movs	r1, #68	; 0x44
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f7ff fd8c 	bl	80008b4 <spiRegRead>
	printf("FIFO Byte 2: 0x%02X\n", data);
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
 8000d9e:	4619      	mov	r1, r3
 8000da0:	480c      	ldr	r0, [pc, #48]	; (8000dd4 <registerDump+0x1c8>)
 8000da2:	f005 f855 	bl	8005e50 <iprintf>

}
 8000da6:	bf00      	nop
 8000da8:	3710      	adds	r7, #16
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	08006d08 	.word	0x08006d08
 8000db4:	08006d28 	.word	0x08006d28
 8000db8:	08006d34 	.word	0x08006d34
 8000dbc:	08006d4c 	.word	0x08006d4c
 8000dc0:	08006d70 	.word	0x08006d70
 8000dc4:	08006d90 	.word	0x08006d90
 8000dc8:	08006da8 	.word	0x08006da8
 8000dcc:	08006dc8 	.word	0x08006dc8
 8000dd0:	08006de0 	.word	0x08006de0
 8000dd4:	08006df8 	.word	0x08006df8
 8000dd8:	08006e10 	.word	0x08006e10

08000ddc <printStatus>:

void printStatus(ArducamController* pCtrl){
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
	printf("**********Status Report**********\n");
 8000de4:	4809      	ldr	r0, [pc, #36]	; (8000e0c <printStatus+0x30>)
 8000de6:	f005 f8a1 	bl	8005f2c <puts>
	printf("Arducam Status: %x\n", pCtrl->status);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	7a1b      	ldrb	r3, [r3, #8]
 8000dee:	4619      	mov	r1, r3
 8000df0:	4807      	ldr	r0, [pc, #28]	; (8000e10 <printStatus+0x34>)
 8000df2:	f005 f82d 	bl	8005e50 <iprintf>
	registerDump(pCtrl);
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f7ff ff08 	bl	8000c0c <registerDump>
	printf("*******************************\n");
 8000dfc:	4805      	ldr	r0, [pc, #20]	; (8000e14 <printStatus+0x38>)
 8000dfe:	f005 f895 	bl	8005f2c <puts>

}
 8000e02:	bf00      	nop
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	08006e1c 	.word	0x08006e1c
 8000e10:	08006e40 	.word	0x08006e40
 8000e14:	08006e54 	.word	0x08006e54

08000e18 <checkBit>:
#include "helpers.h"


//Returns the value of the bit at index in num
//Ex: checkBit(0x05, 2) == 2
int checkBit(uint8_t num, int index){
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	6039      	str	r1, [r7, #0]
 8000e22:	71fb      	strb	r3, [r7, #7]
	return (int) ((num >> index) & 0x01);
 8000e24:	79fa      	ldrb	r2, [r7, #7]
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	fa42 f303 	asr.w	r3, r2, r3
 8000e2c:	f003 0301 	and.w	r3, r3, #1
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(pHuart, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <__io_putchar+0x24>)
 8000e46:	6818      	ldr	r0, [r3, #0]
 8000e48:	1d39      	adds	r1, r7, #4
 8000e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4e:	2201      	movs	r2, #1
 8000e50:	f004 f8c0 	bl	8004fd4 <HAL_UART_Transmit>
  return ch;
 8000e54:	687b      	ldr	r3, [r7, #4]
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000084 	.word	0x20000084

08000e64 <initHelpers>:

void initHelpers(UART_HandleTypeDef* pUHandle){
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	pHuart = pUHandle;
 8000e6c:	4a04      	ldr	r2, [pc, #16]	; (8000e80 <initHelpers+0x1c>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6013      	str	r3, [r2, #0]
}
 8000e72:	bf00      	nop
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	20000084 	.word	0x20000084

08000e84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e8a:	f000 fbcb 	bl	8001624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e8e:	f000 f831 	bl	8000ef4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e92:	f000 f92f 	bl	80010f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000e96:	f000 f87f 	bl	8000f98 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000e9a:	f000 f8bd 	bl	8001018 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000e9e:	f000 f8f9 	bl	8001094 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //Initialize Helper Functions
  initHelpers(&huart2);
 8000ea2:	480f      	ldr	r0, [pc, #60]	; (8000ee0 <main+0x5c>)
 8000ea4:	f7ff ffde 	bl	8000e64 <initHelpers>


  //Initialize the Arducam

  ArducamController arducam;
  initArducam(&arducam, &hi2c1, &hspi1, CAM_CS_GPIO_Port, CAM_CS_Pin);
 8000ea8:	1d38      	adds	r0, r7, #4
 8000eaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000eb4:	4a0b      	ldr	r2, [pc, #44]	; (8000ee4 <main+0x60>)
 8000eb6:	490c      	ldr	r1, [pc, #48]	; (8000ee8 <main+0x64>)
 8000eb8:	f7ff fb58 	bl	800056c <initArducam>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Waiting for Capture CMD...\n");
 8000ebc:	480b      	ldr	r0, [pc, #44]	; (8000eec <main+0x68>)
 8000ebe:	f005 f835 	bl	8005f2c <puts>
  while (1)
  {

	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET){
 8000ec2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec6:	480a      	ldr	r0, [pc, #40]	; (8000ef0 <main+0x6c>)
 8000ec8:	f000 fedc 	bl	8001c84 <HAL_GPIO_ReadPin>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d1f7      	bne.n	8000ec2 <main+0x3e>
		  singleCapture(&arducam, &pictureBuffer, NULL);
 8000ed2:	4639      	mov	r1, r7
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff fd4f 	bl	800097c <singleCapture>
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET){
 8000ede:	e7f0      	b.n	8000ec2 <main+0x3e>
 8000ee0:	20000140 	.word	0x20000140
 8000ee4:	200000dc 	.word	0x200000dc
 8000ee8:	20000088 	.word	0x20000088
 8000eec:	08006e74 	.word	0x08006e74
 8000ef0:	48000800 	.word	0x48000800

08000ef4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b096      	sub	sp, #88	; 0x58
 8000ef8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	2244      	movs	r2, #68	; 0x44
 8000f00:	2100      	movs	r1, #0
 8000f02:	4618      	mov	r0, r3
 8000f04:	f005 f8f2 	bl	80060ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f08:	463b      	mov	r3, r7
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
 8000f10:	609a      	str	r2, [r3, #8]
 8000f12:	60da      	str	r2, [r3, #12]
 8000f14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f16:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f1a:	f001 fdcd 	bl	8002ab8 <HAL_PWREx_ControlVoltageScaling>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f24:	f000 f94e 	bl	80011c4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f30:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f32:	2310      	movs	r3, #16
 8000f34:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f36:	2302      	movs	r3, #2
 8000f38:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 14;
 8000f42:	230e      	movs	r3, #14
 8000f44:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f46:	2307      	movs	r3, #7
 8000f48:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000f4e:	2304      	movs	r3, #4
 8000f50:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4618      	mov	r0, r3
 8000f58:	f001 fe04 	bl	8002b64 <HAL_RCC_OscConfig>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000f62:	f000 f92f 	bl	80011c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f66:	230f      	movs	r3, #15
 8000f68:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 8000f6e:	23a0      	movs	r3, #160	; 0xa0
 8000f70:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f76:	2300      	movs	r3, #0
 8000f78:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 f9cc 	bl	800331c <HAL_RCC_ClockConfig>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f8a:	f000 f91b 	bl	80011c4 <Error_Handler>
  }
}
 8000f8e:	bf00      	nop
 8000f90:	3758      	adds	r7, #88	; 0x58
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f9c:	4b1b      	ldr	r3, [pc, #108]	; (800100c <MX_I2C1_Init+0x74>)
 8000f9e:	4a1c      	ldr	r2, [pc, #112]	; (8001010 <MX_I2C1_Init+0x78>)
 8000fa0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00101926;
 8000fa2:	4b1a      	ldr	r3, [pc, #104]	; (800100c <MX_I2C1_Init+0x74>)
 8000fa4:	4a1b      	ldr	r2, [pc, #108]	; (8001014 <MX_I2C1_Init+0x7c>)
 8000fa6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fa8:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_I2C1_Init+0x74>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fae:	4b17      	ldr	r3, [pc, #92]	; (800100c <MX_I2C1_Init+0x74>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fb4:	4b15      	ldr	r3, [pc, #84]	; (800100c <MX_I2C1_Init+0x74>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fba:	4b14      	ldr	r3, [pc, #80]	; (800100c <MX_I2C1_Init+0x74>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fc0:	4b12      	ldr	r3, [pc, #72]	; (800100c <MX_I2C1_Init+0x74>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fc6:	4b11      	ldr	r3, [pc, #68]	; (800100c <MX_I2C1_Init+0x74>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fcc:	4b0f      	ldr	r3, [pc, #60]	; (800100c <MX_I2C1_Init+0x74>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fd2:	480e      	ldr	r0, [pc, #56]	; (800100c <MX_I2C1_Init+0x74>)
 8000fd4:	f000 fe86 	bl	8001ce4 <HAL_I2C_Init>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fde:	f000 f8f1 	bl	80011c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4809      	ldr	r0, [pc, #36]	; (800100c <MX_I2C1_Init+0x74>)
 8000fe6:	f001 fcc1 	bl	800296c <HAL_I2CEx_ConfigAnalogFilter>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ff0:	f000 f8e8 	bl	80011c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_I2C1_Init+0x74>)
 8000ff8:	f001 fd03 	bl	8002a02 <HAL_I2CEx_ConfigDigitalFilter>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001002:	f000 f8df 	bl	80011c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000088 	.word	0x20000088
 8001010:	40005400 	.word	0x40005400
 8001014:	00101926 	.word	0x00101926

08001018 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800101c:	4b1b      	ldr	r3, [pc, #108]	; (800108c <MX_SPI1_Init+0x74>)
 800101e:	4a1c      	ldr	r2, [pc, #112]	; (8001090 <MX_SPI1_Init+0x78>)
 8001020:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001022:	4b1a      	ldr	r3, [pc, #104]	; (800108c <MX_SPI1_Init+0x74>)
 8001024:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001028:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800102a:	4b18      	ldr	r3, [pc, #96]	; (800108c <MX_SPI1_Init+0x74>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <MX_SPI1_Init+0x74>)
 8001032:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001036:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001038:	4b14      	ldr	r3, [pc, #80]	; (800108c <MX_SPI1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800103e:	4b13      	ldr	r3, [pc, #76]	; (800108c <MX_SPI1_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <MX_SPI1_Init+0x74>)
 8001046:	f44f 7200 	mov.w	r2, #512	; 0x200
 800104a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <MX_SPI1_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001052:	4b0e      	ldr	r3, [pc, #56]	; (800108c <MX_SPI1_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001058:	4b0c      	ldr	r3, [pc, #48]	; (800108c <MX_SPI1_Init+0x74>)
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800105e:	4b0b      	ldr	r3, [pc, #44]	; (800108c <MX_SPI1_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001064:	4b09      	ldr	r3, [pc, #36]	; (800108c <MX_SPI1_Init+0x74>)
 8001066:	2207      	movs	r2, #7
 8001068:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800106a:	4b08      	ldr	r3, [pc, #32]	; (800108c <MX_SPI1_Init+0x74>)
 800106c:	2200      	movs	r2, #0
 800106e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <MX_SPI1_Init+0x74>)
 8001072:	2208      	movs	r2, #8
 8001074:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <MX_SPI1_Init+0x74>)
 8001078:	f003 f830 	bl	80040dc <HAL_SPI_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001082:	f000 f89f 	bl	80011c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200000dc 	.word	0x200000dc
 8001090:	40013000 	.word	0x40013000

08001094 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001098:	4b14      	ldr	r3, [pc, #80]	; (80010ec <MX_USART2_UART_Init+0x58>)
 800109a:	4a15      	ldr	r2, [pc, #84]	; (80010f0 <MX_USART2_UART_Init+0x5c>)
 800109c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800109e:	4b13      	ldr	r3, [pc, #76]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010a6:	4b11      	ldr	r3, [pc, #68]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010b2:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010b8:	4b0c      	ldr	r3, [pc, #48]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010ba:	220c      	movs	r2, #12
 80010bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010be:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010c4:	4b09      	ldr	r3, [pc, #36]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ca:	4b08      	ldr	r3, [pc, #32]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010d0:	4b06      	ldr	r3, [pc, #24]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010d6:	4805      	ldr	r0, [pc, #20]	; (80010ec <MX_USART2_UART_Init+0x58>)
 80010d8:	f003 ff2e 	bl	8004f38 <HAL_UART_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010e2:	f000 f86f 	bl	80011c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000140 	.word	0x20000140
 80010f0:	40004400 	.word	0x40004400

080010f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08a      	sub	sp, #40	; 0x28
 80010f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800110a:	4b2c      	ldr	r3, [pc, #176]	; (80011bc <MX_GPIO_Init+0xc8>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800110e:	4a2b      	ldr	r2, [pc, #172]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001116:	4b29      	ldr	r3, [pc, #164]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001122:	4b26      	ldr	r3, [pc, #152]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001126:	4a25      	ldr	r2, [pc, #148]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800112c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800112e:	4b23      	ldr	r3, [pc, #140]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113a:	4b20      	ldr	r3, [pc, #128]	; (80011bc <MX_GPIO_Init+0xc8>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800113e:	4a1f      	ldr	r2, [pc, #124]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001146:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	60bb      	str	r3, [r7, #8]
 8001150:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001152:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001156:	4a19      	ldr	r2, [pc, #100]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001158:	f043 0302 	orr.w	r3, r3, #2
 800115c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800115e:	4b17      	ldr	r3, [pc, #92]	; (80011bc <MX_GPIO_Init+0xc8>)
 8001160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAM_CS_GPIO_Port, CAM_CS_Pin, GPIO_PIN_SET);
 800116a:	2201      	movs	r2, #1
 800116c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001170:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001174:	f000 fd9e 	bl	8001cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001178:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800117c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800117e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001188:	f107 0314 	add.w	r3, r7, #20
 800118c:	4619      	mov	r1, r3
 800118e:	480c      	ldr	r0, [pc, #48]	; (80011c0 <MX_GPIO_Init+0xcc>)
 8001190:	f000 fbce 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAM_CS_Pin */
  GPIO_InitStruct.Pin = CAM_CS_Pin;
 8001194:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001198:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119a:	2301      	movs	r3, #1
 800119c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800119e:	2302      	movs	r3, #2
 80011a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a2:	2303      	movs	r3, #3
 80011a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAM_CS_GPIO_Port, &GPIO_InitStruct);
 80011a6:	f107 0314 	add.w	r3, r7, #20
 80011aa:	4619      	mov	r1, r3
 80011ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b0:	f000 fbbe 	bl	8001930 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011b4:	bf00      	nop
 80011b6:	3728      	adds	r7, #40	; 0x28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40021000 	.word	0x40021000
 80011c0:	48000800 	.word	0x48000800

080011c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c8:	b672      	cpsid	i
}
 80011ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011cc:	e7fe      	b.n	80011cc <Error_Handler+0x8>
	...

080011d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <HAL_MspInit+0x44>)
 80011d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011da:	4a0e      	ldr	r2, [pc, #56]	; (8001214 <HAL_MspInit+0x44>)
 80011dc:	f043 0301 	orr.w	r3, r3, #1
 80011e0:	6613      	str	r3, [r2, #96]	; 0x60
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <HAL_MspInit+0x44>)
 80011e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	607b      	str	r3, [r7, #4]
 80011ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ee:	4b09      	ldr	r3, [pc, #36]	; (8001214 <HAL_MspInit+0x44>)
 80011f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f2:	4a08      	ldr	r2, [pc, #32]	; (8001214 <HAL_MspInit+0x44>)
 80011f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011f8:	6593      	str	r3, [r2, #88]	; 0x58
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <HAL_MspInit+0x44>)
 80011fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001202:	603b      	str	r3, [r7, #0]
 8001204:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001206:	bf00      	nop
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	40021000 	.word	0x40021000

08001218 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b0ac      	sub	sp, #176	; 0xb0
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001220:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2288      	movs	r2, #136	; 0x88
 8001236:	2100      	movs	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f004 ff57 	bl	80060ec <memset>
  if(hi2c->Instance==I2C1)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a21      	ldr	r2, [pc, #132]	; (80012c8 <HAL_I2C_MspInit+0xb0>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d13b      	bne.n	80012c0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001248:	2340      	movs	r3, #64	; 0x40
 800124a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800124c:	2300      	movs	r3, #0
 800124e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001250:	f107 0314 	add.w	r3, r7, #20
 8001254:	4618      	mov	r0, r3
 8001256:	f002 fa85 	bl	8003764 <HAL_RCCEx_PeriphCLKConfig>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001260:	f7ff ffb0 	bl	80011c4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001264:	4b19      	ldr	r3, [pc, #100]	; (80012cc <HAL_I2C_MspInit+0xb4>)
 8001266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001268:	4a18      	ldr	r2, [pc, #96]	; (80012cc <HAL_I2C_MspInit+0xb4>)
 800126a:	f043 0302 	orr.w	r3, r3, #2
 800126e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001270:	4b16      	ldr	r3, [pc, #88]	; (80012cc <HAL_I2C_MspInit+0xb4>)
 8001272:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001274:	f003 0302 	and.w	r3, r3, #2
 8001278:	613b      	str	r3, [r7, #16]
 800127a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800127c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001280:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001284:	2312      	movs	r3, #18
 8001286:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001290:	2303      	movs	r3, #3
 8001292:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001296:	2304      	movs	r3, #4
 8001298:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012a0:	4619      	mov	r1, r3
 80012a2:	480b      	ldr	r0, [pc, #44]	; (80012d0 <HAL_I2C_MspInit+0xb8>)
 80012a4:	f000 fb44 	bl	8001930 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012a8:	4b08      	ldr	r3, [pc, #32]	; (80012cc <HAL_I2C_MspInit+0xb4>)
 80012aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ac:	4a07      	ldr	r2, [pc, #28]	; (80012cc <HAL_I2C_MspInit+0xb4>)
 80012ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012b2:	6593      	str	r3, [r2, #88]	; 0x58
 80012b4:	4b05      	ldr	r3, [pc, #20]	; (80012cc <HAL_I2C_MspInit+0xb4>)
 80012b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80012c0:	bf00      	nop
 80012c2:	37b0      	adds	r7, #176	; 0xb0
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40005400 	.word	0x40005400
 80012cc:	40021000 	.word	0x40021000
 80012d0:	48000400 	.word	0x48000400

080012d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08a      	sub	sp, #40	; 0x28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a17      	ldr	r2, [pc, #92]	; (8001350 <HAL_SPI_MspInit+0x7c>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d128      	bne.n	8001348 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012f6:	4b17      	ldr	r3, [pc, #92]	; (8001354 <HAL_SPI_MspInit+0x80>)
 80012f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012fa:	4a16      	ldr	r2, [pc, #88]	; (8001354 <HAL_SPI_MspInit+0x80>)
 80012fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001300:	6613      	str	r3, [r2, #96]	; 0x60
 8001302:	4b14      	ldr	r3, [pc, #80]	; (8001354 <HAL_SPI_MspInit+0x80>)
 8001304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001306:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	4b11      	ldr	r3, [pc, #68]	; (8001354 <HAL_SPI_MspInit+0x80>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	4a10      	ldr	r2, [pc, #64]	; (8001354 <HAL_SPI_MspInit+0x80>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131a:	4b0e      	ldr	r3, [pc, #56]	; (8001354 <HAL_SPI_MspInit+0x80>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001326:	23e0      	movs	r3, #224	; 0xe0
 8001328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132a:	2302      	movs	r3, #2
 800132c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001332:	2303      	movs	r3, #3
 8001334:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001336:	2305      	movs	r3, #5
 8001338:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133a:	f107 0314 	add.w	r3, r7, #20
 800133e:	4619      	mov	r1, r3
 8001340:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001344:	f000 faf4 	bl	8001930 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001348:	bf00      	nop
 800134a:	3728      	adds	r7, #40	; 0x28
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40013000 	.word	0x40013000
 8001354:	40021000 	.word	0x40021000

08001358 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b0ac      	sub	sp, #176	; 0xb0
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2288      	movs	r2, #136	; 0x88
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f004 feb7 	bl	80060ec <memset>
  if(huart->Instance==USART2)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a21      	ldr	r2, [pc, #132]	; (8001408 <HAL_UART_MspInit+0xb0>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d13b      	bne.n	8001400 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001388:	2302      	movs	r3, #2
 800138a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800138c:	2300      	movs	r3, #0
 800138e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	4618      	mov	r0, r3
 8001396:	f002 f9e5 	bl	8003764 <HAL_RCCEx_PeriphCLKConfig>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013a0:	f7ff ff10 	bl	80011c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013a4:	4b19      	ldr	r3, [pc, #100]	; (800140c <HAL_UART_MspInit+0xb4>)
 80013a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a8:	4a18      	ldr	r2, [pc, #96]	; (800140c <HAL_UART_MspInit+0xb4>)
 80013aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ae:	6593      	str	r3, [r2, #88]	; 0x58
 80013b0:	4b16      	ldr	r3, [pc, #88]	; (800140c <HAL_UART_MspInit+0xb4>)
 80013b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b8:	613b      	str	r3, [r7, #16]
 80013ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	4b13      	ldr	r3, [pc, #76]	; (800140c <HAL_UART_MspInit+0xb4>)
 80013be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c0:	4a12      	ldr	r2, [pc, #72]	; (800140c <HAL_UART_MspInit+0xb4>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013c8:	4b10      	ldr	r3, [pc, #64]	; (800140c <HAL_UART_MspInit+0xb4>)
 80013ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013d4:	230c      	movs	r3, #12
 80013d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013da:	2302      	movs	r3, #2
 80013dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e6:	2303      	movs	r3, #3
 80013e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013ec:	2307      	movs	r3, #7
 80013ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013f6:	4619      	mov	r1, r3
 80013f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013fc:	f000 fa98 	bl	8001930 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001400:	bf00      	nop
 8001402:	37b0      	adds	r7, #176	; 0xb0
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40004400 	.word	0x40004400
 800140c:	40021000 	.word	0x40021000

08001410 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001414:	e7fe      	b.n	8001414 <NMI_Handler+0x4>

08001416 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001416:	b480      	push	{r7}
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800141a:	e7fe      	b.n	800141a <HardFault_Handler+0x4>

0800141c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001420:	e7fe      	b.n	8001420 <MemManage_Handler+0x4>

08001422 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001426:	e7fe      	b.n	8001426 <BusFault_Handler+0x4>

08001428 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800142c:	e7fe      	b.n	800142c <UsageFault_Handler+0x4>

0800142e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800145c:	f000 f93e 	bl	80016dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}

08001464 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]
 8001474:	e00a      	b.n	800148c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001476:	f3af 8000 	nop.w
 800147a:	4601      	mov	r1, r0
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	1c5a      	adds	r2, r3, #1
 8001480:	60ba      	str	r2, [r7, #8]
 8001482:	b2ca      	uxtb	r2, r1
 8001484:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	3301      	adds	r3, #1
 800148a:	617b      	str	r3, [r7, #20]
 800148c:	697a      	ldr	r2, [r7, #20]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	429a      	cmp	r2, r3
 8001492:	dbf0      	blt.n	8001476 <_read+0x12>
  }

  return len;
 8001494:	687b      	ldr	r3, [r7, #4]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3718      	adds	r7, #24
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b086      	sub	sp, #24
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	60f8      	str	r0, [r7, #12]
 80014a6:	60b9      	str	r1, [r7, #8]
 80014a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
 80014ae:	e009      	b.n	80014c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	1c5a      	adds	r2, r3, #1
 80014b4:	60ba      	str	r2, [r7, #8]
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fcbf 	bl	8000e3c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	3301      	adds	r3, #1
 80014c2:	617b      	str	r3, [r7, #20]
 80014c4:	697a      	ldr	r2, [r7, #20]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	dbf1      	blt.n	80014b0 <_write+0x12>
  }
  return len;
 80014cc:	687b      	ldr	r3, [r7, #4]
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <_close>:

int _close(int file)
{
 80014d6:	b480      	push	{r7}
 80014d8:	b083      	sub	sp, #12
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014fe:	605a      	str	r2, [r3, #4]
  return 0;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <_isatty>:

int _isatty(int file)
{
 800150e:	b480      	push	{r7}
 8001510:	b083      	sub	sp, #12
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001516:	2301      	movs	r3, #1
}
 8001518:	4618      	mov	r0, r3
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3714      	adds	r7, #20
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001548:	4a14      	ldr	r2, [pc, #80]	; (800159c <_sbrk+0x5c>)
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <_sbrk+0x60>)
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001554:	4b13      	ldr	r3, [pc, #76]	; (80015a4 <_sbrk+0x64>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d102      	bne.n	8001562 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800155c:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <_sbrk+0x64>)
 800155e:	4a12      	ldr	r2, [pc, #72]	; (80015a8 <_sbrk+0x68>)
 8001560:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001562:	4b10      	ldr	r3, [pc, #64]	; (80015a4 <_sbrk+0x64>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	429a      	cmp	r2, r3
 800156e:	d207      	bcs.n	8001580 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001570:	f004 fe1a 	bl	80061a8 <__errno>
 8001574:	4603      	mov	r3, r0
 8001576:	220c      	movs	r2, #12
 8001578:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800157a:	f04f 33ff 	mov.w	r3, #4294967295
 800157e:	e009      	b.n	8001594 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001580:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <_sbrk+0x64>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001586:	4b07      	ldr	r3, [pc, #28]	; (80015a4 <_sbrk+0x64>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4413      	add	r3, r2
 800158e:	4a05      	ldr	r2, [pc, #20]	; (80015a4 <_sbrk+0x64>)
 8001590:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001592:	68fb      	ldr	r3, [r7, #12]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3718      	adds	r7, #24
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20018000 	.word	0x20018000
 80015a0:	00000400 	.word	0x00000400
 80015a4:	200001c8 	.word	0x200001c8
 80015a8:	20000320 	.word	0x20000320

080015ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015b0:	4b06      	ldr	r3, [pc, #24]	; (80015cc <SystemInit+0x20>)
 80015b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015b6:	4a05      	ldr	r2, [pc, #20]	; (80015cc <SystemInit+0x20>)
 80015b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001608 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015d4:	f7ff ffea 	bl	80015ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015d8:	480c      	ldr	r0, [pc, #48]	; (800160c <LoopForever+0x6>)
  ldr r1, =_edata
 80015da:	490d      	ldr	r1, [pc, #52]	; (8001610 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015dc:	4a0d      	ldr	r2, [pc, #52]	; (8001614 <LoopForever+0xe>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e0:	e002      	b.n	80015e8 <LoopCopyDataInit>

080015e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015e6:	3304      	adds	r3, #4

080015e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015ec:	d3f9      	bcc.n	80015e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ee:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015f0:	4c0a      	ldr	r4, [pc, #40]	; (800161c <LoopForever+0x16>)
  movs r3, #0
 80015f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f4:	e001      	b.n	80015fa <LoopFillZerobss>

080015f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f8:	3204      	adds	r2, #4

080015fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015fc:	d3fb      	bcc.n	80015f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015fe:	f004 fdd9 	bl	80061b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001602:	f7ff fc3f 	bl	8000e84 <main>

08001606 <LoopForever>:

LoopForever:
    b LoopForever
 8001606:	e7fe      	b.n	8001606 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001608:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800160c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001610:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001614:	08007114 	.word	0x08007114
  ldr r2, =_sbss
 8001618:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800161c:	2000031c 	.word	0x2000031c

08001620 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001620:	e7fe      	b.n	8001620 <ADC1_2_IRQHandler>
	...

08001624 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800162a:	2300      	movs	r3, #0
 800162c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800162e:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <HAL_Init+0x3c>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a0b      	ldr	r2, [pc, #44]	; (8001660 <HAL_Init+0x3c>)
 8001634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001638:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800163a:	2003      	movs	r0, #3
 800163c:	f000 f944 	bl	80018c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001640:	2000      	movs	r0, #0
 8001642:	f000 f80f 	bl	8001664 <HAL_InitTick>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d002      	beq.n	8001652 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	71fb      	strb	r3, [r7, #7]
 8001650:	e001      	b.n	8001656 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001652:	f7ff fdbd 	bl	80011d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001656:	79fb      	ldrb	r3, [r7, #7]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40022000 	.word	0x40022000

08001664 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800166c:	2300      	movs	r3, #0
 800166e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001670:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <HAL_InitTick+0x6c>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d023      	beq.n	80016c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001678:	4b16      	ldr	r3, [pc, #88]	; (80016d4 <HAL_InitTick+0x70>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <HAL_InitTick+0x6c>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	4619      	mov	r1, r3
 8001682:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001686:	fbb3 f3f1 	udiv	r3, r3, r1
 800168a:	fbb2 f3f3 	udiv	r3, r2, r3
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f941 	bl	8001916 <HAL_SYSTICK_Config>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d10f      	bne.n	80016ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2b0f      	cmp	r3, #15
 800169e:	d809      	bhi.n	80016b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a0:	2200      	movs	r2, #0
 80016a2:	6879      	ldr	r1, [r7, #4]
 80016a4:	f04f 30ff 	mov.w	r0, #4294967295
 80016a8:	f000 f919 	bl	80018de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016ac:	4a0a      	ldr	r2, [pc, #40]	; (80016d8 <HAL_InitTick+0x74>)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	e007      	b.n	80016c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	73fb      	strb	r3, [r7, #15]
 80016b8:	e004      	b.n	80016c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	73fb      	strb	r3, [r7, #15]
 80016be:	e001      	b.n	80016c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000008 	.word	0x20000008
 80016d4:	20000000 	.word	0x20000000
 80016d8:	20000004 	.word	0x20000004

080016dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016e0:	4b06      	ldr	r3, [pc, #24]	; (80016fc <HAL_IncTick+0x20>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	461a      	mov	r2, r3
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_IncTick+0x24>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4413      	add	r3, r2
 80016ec:	4a04      	ldr	r2, [pc, #16]	; (8001700 <HAL_IncTick+0x24>)
 80016ee:	6013      	str	r3, [r2, #0]
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	20000008 	.word	0x20000008
 8001700:	200001cc 	.word	0x200001cc

08001704 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return uwTick;
 8001708:	4b03      	ldr	r3, [pc, #12]	; (8001718 <HAL_GetTick+0x14>)
 800170a:	681b      	ldr	r3, [r3, #0]
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	200001cc 	.word	0x200001cc

0800171c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001724:	f7ff ffee 	bl	8001704 <HAL_GetTick>
 8001728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001734:	d005      	beq.n	8001742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001736:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <HAL_Delay+0x44>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	461a      	mov	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4413      	add	r3, r2
 8001740:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001742:	bf00      	nop
 8001744:	f7ff ffde 	bl	8001704 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	429a      	cmp	r2, r3
 8001752:	d8f7      	bhi.n	8001744 <HAL_Delay+0x28>
  {
  }
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000008 	.word	0x20000008

08001764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001774:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001780:	4013      	ands	r3, r2
 8001782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800178c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001796:	4a04      	ldr	r2, [pc, #16]	; (80017a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	60d3      	str	r3, [r2, #12]
}
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b0:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <__NVIC_GetPriorityGrouping+0x18>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	0a1b      	lsrs	r3, r3, #8
 80017b6:	f003 0307 	and.w	r3, r3, #7
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	6039      	str	r1, [r7, #0]
 80017d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	db0a      	blt.n	80017f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	490c      	ldr	r1, [pc, #48]	; (8001814 <__NVIC_SetPriority+0x4c>)
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	0112      	lsls	r2, r2, #4
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	440b      	add	r3, r1
 80017ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f0:	e00a      	b.n	8001808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	4908      	ldr	r1, [pc, #32]	; (8001818 <__NVIC_SetPriority+0x50>)
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	f003 030f 	and.w	r3, r3, #15
 80017fe:	3b04      	subs	r3, #4
 8001800:	0112      	lsls	r2, r2, #4
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	440b      	add	r3, r1
 8001806:	761a      	strb	r2, [r3, #24]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	e000e100 	.word	0xe000e100
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800181c:	b480      	push	{r7}
 800181e:	b089      	sub	sp, #36	; 0x24
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f1c3 0307 	rsb	r3, r3, #7
 8001836:	2b04      	cmp	r3, #4
 8001838:	bf28      	it	cs
 800183a:	2304      	movcs	r3, #4
 800183c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	3304      	adds	r3, #4
 8001842:	2b06      	cmp	r3, #6
 8001844:	d902      	bls.n	800184c <NVIC_EncodePriority+0x30>
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	3b03      	subs	r3, #3
 800184a:	e000      	b.n	800184e <NVIC_EncodePriority+0x32>
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001850:	f04f 32ff 	mov.w	r2, #4294967295
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43da      	mvns	r2, r3
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	401a      	ands	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001864:	f04f 31ff 	mov.w	r1, #4294967295
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	fa01 f303 	lsl.w	r3, r1, r3
 800186e:	43d9      	mvns	r1, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001874:	4313      	orrs	r3, r2
         );
}
 8001876:	4618      	mov	r0, r3
 8001878:	3724      	adds	r7, #36	; 0x24
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	3b01      	subs	r3, #1
 8001890:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001894:	d301      	bcc.n	800189a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001896:	2301      	movs	r3, #1
 8001898:	e00f      	b.n	80018ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800189a:	4a0a      	ldr	r2, [pc, #40]	; (80018c4 <SysTick_Config+0x40>)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3b01      	subs	r3, #1
 80018a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a2:	210f      	movs	r1, #15
 80018a4:	f04f 30ff 	mov.w	r0, #4294967295
 80018a8:	f7ff ff8e 	bl	80017c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018ac:	4b05      	ldr	r3, [pc, #20]	; (80018c4 <SysTick_Config+0x40>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b2:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <SysTick_Config+0x40>)
 80018b4:	2207      	movs	r2, #7
 80018b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	e000e010 	.word	0xe000e010

080018c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f7ff ff47 	bl	8001764 <__NVIC_SetPriorityGrouping>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b086      	sub	sp, #24
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	4603      	mov	r3, r0
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
 80018ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018ec:	2300      	movs	r3, #0
 80018ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018f0:	f7ff ff5c 	bl	80017ac <__NVIC_GetPriorityGrouping>
 80018f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	68b9      	ldr	r1, [r7, #8]
 80018fa:	6978      	ldr	r0, [r7, #20]
 80018fc:	f7ff ff8e 	bl	800181c <NVIC_EncodePriority>
 8001900:	4602      	mov	r2, r0
 8001902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001906:	4611      	mov	r1, r2
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff5d 	bl	80017c8 <__NVIC_SetPriority>
}
 800190e:	bf00      	nop
 8001910:	3718      	adds	r7, #24
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001916:	b580      	push	{r7, lr}
 8001918:	b082      	sub	sp, #8
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f7ff ffb0 	bl	8001884 <SysTick_Config>
 8001924:	4603      	mov	r3, r0
}
 8001926:	4618      	mov	r0, r3
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001930:	b480      	push	{r7}
 8001932:	b087      	sub	sp, #28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193e:	e17f      	b.n	8001c40 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	2101      	movs	r1, #1
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	fa01 f303 	lsl.w	r3, r1, r3
 800194c:	4013      	ands	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b00      	cmp	r3, #0
 8001954:	f000 8171 	beq.w	8001c3a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	2b01      	cmp	r3, #1
 8001962:	d005      	beq.n	8001970 <HAL_GPIO_Init+0x40>
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d130      	bne.n	80019d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	2203      	movs	r2, #3
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	68da      	ldr	r2, [r3, #12]
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	4313      	orrs	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019a6:	2201      	movs	r2, #1
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4013      	ands	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	091b      	lsrs	r3, r3, #4
 80019bc:	f003 0201 	and.w	r2, r3, #1
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	2b03      	cmp	r3, #3
 80019dc:	d118      	bne.n	8001a10 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80019e4:	2201      	movs	r2, #1
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	08db      	lsrs	r3, r3, #3
 80019fa:	f003 0201 	and.w	r2, r3, #1
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 0303 	and.w	r3, r3, #3
 8001a18:	2b03      	cmp	r3, #3
 8001a1a:	d017      	beq.n	8001a4c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	2203      	movs	r2, #3
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	4013      	ands	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d123      	bne.n	8001aa0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	08da      	lsrs	r2, r3, #3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3208      	adds	r2, #8
 8001a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a64:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f003 0307 	and.w	r3, r3, #7
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	220f      	movs	r2, #15
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	691a      	ldr	r2, [r3, #16]
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	08da      	lsrs	r2, r3, #3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	3208      	adds	r2, #8
 8001a9a:	6939      	ldr	r1, [r7, #16]
 8001a9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	2203      	movs	r2, #3
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 0203 	and.w	r2, r3, #3
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 80ac 	beq.w	8001c3a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae2:	4b5f      	ldr	r3, [pc, #380]	; (8001c60 <HAL_GPIO_Init+0x330>)
 8001ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ae6:	4a5e      	ldr	r2, [pc, #376]	; (8001c60 <HAL_GPIO_Init+0x330>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6613      	str	r3, [r2, #96]	; 0x60
 8001aee:	4b5c      	ldr	r3, [pc, #368]	; (8001c60 <HAL_GPIO_Init+0x330>)
 8001af0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001afa:	4a5a      	ldr	r2, [pc, #360]	; (8001c64 <HAL_GPIO_Init+0x334>)
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	089b      	lsrs	r3, r3, #2
 8001b00:	3302      	adds	r3, #2
 8001b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b06:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	f003 0303 	and.w	r3, r3, #3
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	220f      	movs	r2, #15
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b24:	d025      	beq.n	8001b72 <HAL_GPIO_Init+0x242>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a4f      	ldr	r2, [pc, #316]	; (8001c68 <HAL_GPIO_Init+0x338>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d01f      	beq.n	8001b6e <HAL_GPIO_Init+0x23e>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a4e      	ldr	r2, [pc, #312]	; (8001c6c <HAL_GPIO_Init+0x33c>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d019      	beq.n	8001b6a <HAL_GPIO_Init+0x23a>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a4d      	ldr	r2, [pc, #308]	; (8001c70 <HAL_GPIO_Init+0x340>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d013      	beq.n	8001b66 <HAL_GPIO_Init+0x236>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a4c      	ldr	r2, [pc, #304]	; (8001c74 <HAL_GPIO_Init+0x344>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d00d      	beq.n	8001b62 <HAL_GPIO_Init+0x232>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a4b      	ldr	r2, [pc, #300]	; (8001c78 <HAL_GPIO_Init+0x348>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d007      	beq.n	8001b5e <HAL_GPIO_Init+0x22e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a4a      	ldr	r2, [pc, #296]	; (8001c7c <HAL_GPIO_Init+0x34c>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d101      	bne.n	8001b5a <HAL_GPIO_Init+0x22a>
 8001b56:	2306      	movs	r3, #6
 8001b58:	e00c      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b5a:	2307      	movs	r3, #7
 8001b5c:	e00a      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b5e:	2305      	movs	r3, #5
 8001b60:	e008      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b62:	2304      	movs	r3, #4
 8001b64:	e006      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b66:	2303      	movs	r3, #3
 8001b68:	e004      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	e002      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b72:	2300      	movs	r3, #0
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	f002 0203 	and.w	r2, r2, #3
 8001b7a:	0092      	lsls	r2, r2, #2
 8001b7c:	4093      	lsls	r3, r2
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b84:	4937      	ldr	r1, [pc, #220]	; (8001c64 <HAL_GPIO_Init+0x334>)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	089b      	lsrs	r3, r3, #2
 8001b8a:	3302      	adds	r3, #2
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b92:	4b3b      	ldr	r3, [pc, #236]	; (8001c80 <HAL_GPIO_Init+0x350>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	43db      	mvns	r3, r3
 8001b9c:	693a      	ldr	r2, [r7, #16]
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d003      	beq.n	8001bb6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001bb6:	4a32      	ldr	r2, [pc, #200]	; (8001c80 <HAL_GPIO_Init+0x350>)
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001bbc:	4b30      	ldr	r3, [pc, #192]	; (8001c80 <HAL_GPIO_Init+0x350>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d003      	beq.n	8001be0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001be0:	4a27      	ldr	r2, [pc, #156]	; (8001c80 <HAL_GPIO_Init+0x350>)
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001be6:	4b26      	ldr	r3, [pc, #152]	; (8001c80 <HAL_GPIO_Init+0x350>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d003      	beq.n	8001c0a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c0a:	4a1d      	ldr	r2, [pc, #116]	; (8001c80 <HAL_GPIO_Init+0x350>)
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001c10:	4b1b      	ldr	r3, [pc, #108]	; (8001c80 <HAL_GPIO_Init+0x350>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	43db      	mvns	r3, r3
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d003      	beq.n	8001c34 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c34:	4a12      	ldr	r2, [pc, #72]	; (8001c80 <HAL_GPIO_Init+0x350>)
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	fa22 f303 	lsr.w	r3, r2, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	f47f ae78 	bne.w	8001940 <HAL_GPIO_Init+0x10>
  }
}
 8001c50:	bf00      	nop
 8001c52:	bf00      	nop
 8001c54:	371c      	adds	r7, #28
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40010000 	.word	0x40010000
 8001c68:	48000400 	.word	0x48000400
 8001c6c:	48000800 	.word	0x48000800
 8001c70:	48000c00 	.word	0x48000c00
 8001c74:	48001000 	.word	0x48001000
 8001c78:	48001400 	.word	0x48001400
 8001c7c:	48001800 	.word	0x48001800
 8001c80:	40010400 	.word	0x40010400

08001c84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	887b      	ldrh	r3, [r7, #2]
 8001c96:	4013      	ands	r3, r2
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d002      	beq.n	8001ca2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	73fb      	strb	r3, [r7, #15]
 8001ca0:	e001      	b.n	8001ca6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3714      	adds	r7, #20
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	807b      	strh	r3, [r7, #2]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cc4:	787b      	ldrb	r3, [r7, #1]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d003      	beq.n	8001cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cca:	887a      	ldrh	r2, [r7, #2]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cd0:	e002      	b.n	8001cd8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cd2:	887a      	ldrh	r2, [r7, #2]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d101      	bne.n	8001cf6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e08d      	b.n	8001e12 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d106      	bne.n	8001d10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f7ff fa84 	bl	8001218 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2224      	movs	r2, #36	; 0x24
 8001d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f022 0201 	bic.w	r2, r2, #1
 8001d26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d34:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d44:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d107      	bne.n	8001d5e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	e006      	b.n	8001d6c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	689a      	ldr	r2, [r3, #8]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001d6a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d108      	bne.n	8001d86 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	e007      	b.n	8001d96 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	6812      	ldr	r2, [r2, #0]
 8001da0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001da4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001da8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68da      	ldr	r2, [r3, #12]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001db8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	691a      	ldr	r2, [r3, #16]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	695b      	ldr	r3, [r3, #20]
 8001dc2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	69d9      	ldr	r1, [r3, #28]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a1a      	ldr	r2, [r3, #32]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	430a      	orrs	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f042 0201 	orr.w	r2, r2, #1
 8001df2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2200      	movs	r2, #0
 8001df8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2220      	movs	r2, #32
 8001dfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	607a      	str	r2, [r7, #4]
 8001e26:	461a      	mov	r2, r3
 8001e28:	460b      	mov	r3, r1
 8001e2a:	817b      	strh	r3, [r7, #10]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b20      	cmp	r3, #32
 8001e3a:	f040 80fd 	bne.w	8002038 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d101      	bne.n	8001e4c <HAL_I2C_Master_Transmit+0x30>
 8001e48:	2302      	movs	r3, #2
 8001e4a:	e0f6      	b.n	800203a <HAL_I2C_Master_Transmit+0x21e>
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e54:	f7ff fc56 	bl	8001704 <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	9300      	str	r3, [sp, #0]
 8001e5e:	2319      	movs	r3, #25
 8001e60:	2201      	movs	r2, #1
 8001e62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	f000 fb13 	bl	8002492 <I2C_WaitOnFlagUntilTimeout>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e0e1      	b.n	800203a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2221      	movs	r2, #33	; 0x21
 8001e7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2210      	movs	r2, #16
 8001e82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	893a      	ldrh	r2, [r7, #8]
 8001e96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	2bff      	cmp	r3, #255	; 0xff
 8001ea6:	d906      	bls.n	8001eb6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	22ff      	movs	r2, #255	; 0xff
 8001eac:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8001eae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	e007      	b.n	8001ec6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001ec0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ec4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d024      	beq.n	8001f18 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed2:	781a      	ldrb	r2, [r3, #0]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ede:	1c5a      	adds	r2, r3, #1
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	3b01      	subs	r3, #1
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	3301      	adds	r3, #1
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	8979      	ldrh	r1, [r7, #10]
 8001f0a:	4b4e      	ldr	r3, [pc, #312]	; (8002044 <HAL_I2C_Master_Transmit+0x228>)
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	f000 fcf9 	bl	8002908 <I2C_TransferConfig>
 8001f16:	e066      	b.n	8001fe6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	8979      	ldrh	r1, [r7, #10]
 8001f20:	4b48      	ldr	r3, [pc, #288]	; (8002044 <HAL_I2C_Master_Transmit+0x228>)
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	68f8      	ldr	r0, [r7, #12]
 8001f28:	f000 fcee 	bl	8002908 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001f2c:	e05b      	b.n	8001fe6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	6a39      	ldr	r1, [r7, #32]
 8001f32:	68f8      	ldr	r0, [r7, #12]
 8001f34:	f000 fafc 	bl	8002530 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e07b      	b.n	800203a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f46:	781a      	ldrb	r2, [r3, #0]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f52:	1c5a      	adds	r2, r3, #1
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d034      	beq.n	8001fe6 <HAL_I2C_Master_Transmit+0x1ca>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d130      	bne.n	8001fe6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	6a3b      	ldr	r3, [r7, #32]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2180      	movs	r1, #128	; 0x80
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f000 fa7f 	bl	8002492 <I2C_WaitOnFlagUntilTimeout>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e04d      	b.n	800203a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	2bff      	cmp	r3, #255	; 0xff
 8001fa6:	d90e      	bls.n	8001fc6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	22ff      	movs	r2, #255	; 0xff
 8001fac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	8979      	ldrh	r1, [r7, #10]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f000 fca2 	bl	8002908 <I2C_TransferConfig>
 8001fc4:	e00f      	b.n	8001fe6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	8979      	ldrh	r1, [r7, #10]
 8001fd8:	2300      	movs	r3, #0
 8001fda:	9300      	str	r3, [sp, #0]
 8001fdc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f000 fc91 	bl	8002908 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d19e      	bne.n	8001f2e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	6a39      	ldr	r1, [r7, #32]
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f000 fae2 	bl	80025be <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e01a      	b.n	800203a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2220      	movs	r2, #32
 800200a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6859      	ldr	r1, [r3, #4]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <HAL_I2C_Master_Transmit+0x22c>)
 8002018:	400b      	ands	r3, r1
 800201a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2220      	movs	r2, #32
 8002020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002034:	2300      	movs	r3, #0
 8002036:	e000      	b.n	800203a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002038:	2302      	movs	r3, #2
  }
}
 800203a:	4618      	mov	r0, r3
 800203c:	3718      	adds	r7, #24
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	80002000 	.word	0x80002000
 8002048:	fe00e800 	.word	0xfe00e800

0800204c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af02      	add	r7, sp, #8
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	607a      	str	r2, [r7, #4]
 8002056:	461a      	mov	r2, r3
 8002058:	460b      	mov	r3, r1
 800205a:	817b      	strh	r3, [r7, #10]
 800205c:	4613      	mov	r3, r2
 800205e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b20      	cmp	r3, #32
 800206a:	f040 80db 	bne.w	8002224 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002074:	2b01      	cmp	r3, #1
 8002076:	d101      	bne.n	800207c <HAL_I2C_Master_Receive+0x30>
 8002078:	2302      	movs	r3, #2
 800207a:	e0d4      	b.n	8002226 <HAL_I2C_Master_Receive+0x1da>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002084:	f7ff fb3e 	bl	8001704 <HAL_GetTick>
 8002088:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	2319      	movs	r3, #25
 8002090:	2201      	movs	r2, #1
 8002092:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	f000 f9fb 	bl	8002492 <I2C_WaitOnFlagUntilTimeout>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e0bf      	b.n	8002226 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2222      	movs	r2, #34	; 0x22
 80020aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2210      	movs	r2, #16
 80020b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	893a      	ldrh	r2, [r7, #8]
 80020c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2200      	movs	r2, #0
 80020cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	2bff      	cmp	r3, #255	; 0xff
 80020d6:	d90e      	bls.n	80020f6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	22ff      	movs	r2, #255	; 0xff
 80020dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	8979      	ldrh	r1, [r7, #10]
 80020e6:	4b52      	ldr	r3, [pc, #328]	; (8002230 <HAL_I2C_Master_Receive+0x1e4>)
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f000 fc0a 	bl	8002908 <I2C_TransferConfig>
 80020f4:	e06d      	b.n	80021d2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002104:	b2da      	uxtb	r2, r3
 8002106:	8979      	ldrh	r1, [r7, #10]
 8002108:	4b49      	ldr	r3, [pc, #292]	; (8002230 <HAL_I2C_Master_Receive+0x1e4>)
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002110:	68f8      	ldr	r0, [r7, #12]
 8002112:	f000 fbf9 	bl	8002908 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002116:	e05c      	b.n	80021d2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	6a39      	ldr	r1, [r7, #32]
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 fa91 	bl	8002644 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e07c      	b.n	8002226 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002136:	b2d2      	uxtb	r2, r2
 8002138:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	1c5a      	adds	r2, r3, #1
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002148:	3b01      	subs	r3, #1
 800214a:	b29a      	uxth	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002154:	b29b      	uxth	r3, r3
 8002156:	3b01      	subs	r3, #1
 8002158:	b29a      	uxth	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002162:	b29b      	uxth	r3, r3
 8002164:	2b00      	cmp	r3, #0
 8002166:	d034      	beq.n	80021d2 <HAL_I2C_Master_Receive+0x186>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800216c:	2b00      	cmp	r3, #0
 800216e:	d130      	bne.n	80021d2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	9300      	str	r3, [sp, #0]
 8002174:	6a3b      	ldr	r3, [r7, #32]
 8002176:	2200      	movs	r2, #0
 8002178:	2180      	movs	r1, #128	; 0x80
 800217a:	68f8      	ldr	r0, [r7, #12]
 800217c:	f000 f989 	bl	8002492 <I2C_WaitOnFlagUntilTimeout>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e04d      	b.n	8002226 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800218e:	b29b      	uxth	r3, r3
 8002190:	2bff      	cmp	r3, #255	; 0xff
 8002192:	d90e      	bls.n	80021b2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	22ff      	movs	r2, #255	; 0xff
 8002198:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	8979      	ldrh	r1, [r7, #10]
 80021a2:	2300      	movs	r3, #0
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021aa:	68f8      	ldr	r0, [r7, #12]
 80021ac:	f000 fbac 	bl	8002908 <I2C_TransferConfig>
 80021b0:	e00f      	b.n	80021d2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	8979      	ldrh	r1, [r7, #10]
 80021c4:	2300      	movs	r3, #0
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f000 fb9b 	bl	8002908 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d19d      	bne.n	8002118 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	6a39      	ldr	r1, [r7, #32]
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	f000 f9ec 	bl	80025be <I2C_WaitOnSTOPFlagUntilTimeout>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e01a      	b.n	8002226 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2220      	movs	r2, #32
 80021f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6859      	ldr	r1, [r3, #4]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	4b0c      	ldr	r3, [pc, #48]	; (8002234 <HAL_I2C_Master_Receive+0x1e8>)
 8002204:	400b      	ands	r3, r1
 8002206:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2220      	movs	r2, #32
 800220c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002220:	2300      	movs	r3, #0
 8002222:	e000      	b.n	8002226 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002224:	2302      	movs	r3, #2
  }
}
 8002226:	4618      	mov	r0, r3
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	80002400 	.word	0x80002400
 8002234:	fe00e800 	.word	0xfe00e800

08002238 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08a      	sub	sp, #40	; 0x28
 800223c:	af02      	add	r7, sp, #8
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	607a      	str	r2, [r7, #4]
 8002242:	603b      	str	r3, [r7, #0]
 8002244:	460b      	mov	r3, r1
 8002246:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002252:	b2db      	uxtb	r3, r3
 8002254:	2b20      	cmp	r3, #32
 8002256:	f040 80f3 	bne.w	8002440 <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002264:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002268:	d101      	bne.n	800226e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800226a:	2302      	movs	r3, #2
 800226c:	e0e9      	b.n	8002442 <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002274:	2b01      	cmp	r3, #1
 8002276:	d101      	bne.n	800227c <HAL_I2C_IsDeviceReady+0x44>
 8002278:	2302      	movs	r3, #2
 800227a:	e0e2      	b.n	8002442 <HAL_I2C_IsDeviceReady+0x20a>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2224      	movs	r2, #36	; 0x24
 8002288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d107      	bne.n	80022aa <HAL_I2C_IsDeviceReady+0x72>
 800229a:	897b      	ldrh	r3, [r7, #10]
 800229c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80022a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80022a8:	e006      	b.n	80022b8 <HAL_I2C_IsDeviceReady+0x80>
 80022aa:	897b      	ldrh	r3, [r7, #10]
 80022ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80022b4:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	6812      	ldr	r2, [r2, #0]
 80022bc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80022be:	f7ff fa21 	bl	8001704 <HAL_GetTick>
 80022c2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	f003 0320 	and.w	r3, r3, #32
 80022ce:	2b20      	cmp	r3, #32
 80022d0:	bf0c      	ite	eq
 80022d2:	2301      	moveq	r3, #1
 80022d4:	2300      	movne	r3, #0
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	f003 0310 	and.w	r3, r3, #16
 80022e4:	2b10      	cmp	r3, #16
 80022e6:	bf0c      	ite	eq
 80022e8:	2301      	moveq	r3, #1
 80022ea:	2300      	movne	r3, #0
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80022f0:	e034      	b.n	800235c <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f8:	d01a      	beq.n	8002330 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80022fa:	f7ff fa03 	bl	8001704 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d302      	bcc.n	8002310 <HAL_I2C_IsDeviceReady+0xd8>
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d10f      	bne.n	8002330 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2220      	movs	r2, #32
 8002314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231c:	f043 0220 	orr.w	r2, r3, #32
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e088      	b.n	8002442 <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	f003 0320 	and.w	r3, r3, #32
 800233a:	2b20      	cmp	r3, #32
 800233c:	bf0c      	ite	eq
 800233e:	2301      	moveq	r3, #1
 8002340:	2300      	movne	r3, #0
 8002342:	b2db      	uxtb	r3, r3
 8002344:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0310 	and.w	r3, r3, #16
 8002350:	2b10      	cmp	r3, #16
 8002352:	bf0c      	ite	eq
 8002354:	2301      	moveq	r3, #1
 8002356:	2300      	movne	r3, #0
 8002358:	b2db      	uxtb	r3, r3
 800235a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800235c:	7ffb      	ldrb	r3, [r7, #31]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d102      	bne.n	8002368 <HAL_I2C_IsDeviceReady+0x130>
 8002362:	7fbb      	ldrb	r3, [r7, #30]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d0c4      	beq.n	80022f2 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	f003 0310 	and.w	r3, r3, #16
 8002372:	2b10      	cmp	r3, #16
 8002374:	d01a      	beq.n	80023ac <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	2200      	movs	r2, #0
 800237e:	2120      	movs	r1, #32
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 f886 	bl	8002492 <I2C_WaitOnFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e058      	b.n	8002442 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2220      	movs	r2, #32
 8002396:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2220      	movs	r2, #32
 800239c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	e04a      	b.n	8002442 <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	2200      	movs	r2, #0
 80023b4:	2120      	movs	r1, #32
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	f000 f86b 	bl	8002492 <I2C_WaitOnFlagUntilTimeout>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e03d      	b.n	8002442 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2210      	movs	r2, #16
 80023cc:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2220      	movs	r2, #32
 80023d4:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d118      	bne.n	8002410 <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023ec:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	2200      	movs	r2, #0
 80023f6:	2120      	movs	r1, #32
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f000 f84a 	bl	8002492 <I2C_WaitOnFlagUntilTimeout>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e01c      	b.n	8002442 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2220      	movs	r2, #32
 800240e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	3301      	adds	r3, #1
 8002414:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	429a      	cmp	r2, r3
 800241c:	f63f af39 	bhi.w	8002292 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2220      	movs	r2, #32
 8002424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242c:	f043 0220 	orr.w	r2, r3, #32
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2200      	movs	r2, #0
 8002438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e000      	b.n	8002442 <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8002440:	2302      	movs	r3, #2
  }
}
 8002442:	4618      	mov	r0, r3
 8002444:	3720      	adds	r7, #32
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	f003 0302 	and.w	r3, r3, #2
 800245c:	2b02      	cmp	r3, #2
 800245e:	d103      	bne.n	8002468 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2200      	movs	r2, #0
 8002466:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b01      	cmp	r3, #1
 8002474:	d007      	beq.n	8002486 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	699a      	ldr	r2, [r3, #24]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f042 0201 	orr.w	r2, r2, #1
 8002484:	619a      	str	r2, [r3, #24]
  }
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b084      	sub	sp, #16
 8002496:	af00      	add	r7, sp, #0
 8002498:	60f8      	str	r0, [r7, #12]
 800249a:	60b9      	str	r1, [r7, #8]
 800249c:	603b      	str	r3, [r7, #0]
 800249e:	4613      	mov	r3, r2
 80024a0:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024a2:	e031      	b.n	8002508 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024aa:	d02d      	beq.n	8002508 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ac:	f7ff f92a 	bl	8001704 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d302      	bcc.n	80024c2 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d122      	bne.n	8002508 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	699a      	ldr	r2, [r3, #24]
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	4013      	ands	r3, r2
 80024cc:	68ba      	ldr	r2, [r7, #8]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	bf0c      	ite	eq
 80024d2:	2301      	moveq	r3, #1
 80024d4:	2300      	movne	r3, #0
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	461a      	mov	r2, r3
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d113      	bne.n	8002508 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e4:	f043 0220 	orr.w	r2, r3, #32
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2220      	movs	r2, #32
 80024f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e00f      	b.n	8002528 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	699a      	ldr	r2, [r3, #24]
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	4013      	ands	r3, r2
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	429a      	cmp	r2, r3
 8002516:	bf0c      	ite	eq
 8002518:	2301      	moveq	r3, #1
 800251a:	2300      	movne	r3, #0
 800251c:	b2db      	uxtb	r3, r3
 800251e:	461a      	mov	r2, r3
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	429a      	cmp	r2, r3
 8002524:	d0be      	beq.n	80024a4 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800253c:	e033      	b.n	80025a6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	68b9      	ldr	r1, [r7, #8]
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f000 f900 	bl	8002748 <I2C_IsErrorOccurred>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e031      	b.n	80025b6 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002558:	d025      	beq.n	80025a6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800255a:	f7ff f8d3 	bl	8001704 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	429a      	cmp	r2, r3
 8002568:	d302      	bcc.n	8002570 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d11a      	bne.n	80025a6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	699b      	ldr	r3, [r3, #24]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b02      	cmp	r3, #2
 800257c:	d013      	beq.n	80025a6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002582:	f043 0220 	orr.w	r2, r3, #32
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2220      	movs	r2, #32
 800258e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e007      	b.n	80025b6 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d1c4      	bne.n	800253e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3710      	adds	r7, #16
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b084      	sub	sp, #16
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	60f8      	str	r0, [r7, #12]
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025ca:	e02f      	b.n	800262c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	68b9      	ldr	r1, [r7, #8]
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f000 f8b9 	bl	8002748 <I2C_IsErrorOccurred>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e02d      	b.n	800263c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025e0:	f7ff f890 	bl	8001704 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	68ba      	ldr	r2, [r7, #8]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d302      	bcc.n	80025f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d11a      	bne.n	800262c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	f003 0320 	and.w	r3, r3, #32
 8002600:	2b20      	cmp	r3, #32
 8002602:	d013      	beq.n	800262c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002608:	f043 0220 	orr.w	r2, r3, #32
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2220      	movs	r2, #32
 8002614:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e007      	b.n	800263c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	f003 0320 	and.w	r3, r3, #32
 8002636:	2b20      	cmp	r3, #32
 8002638:	d1c8      	bne.n	80025cc <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3710      	adds	r7, #16
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002650:	e06b      	b.n	800272a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	68b9      	ldr	r1, [r7, #8]
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f000 f876 	bl	8002748 <I2C_IsErrorOccurred>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e069      	b.n	800273a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	f003 0320 	and.w	r3, r3, #32
 8002670:	2b20      	cmp	r3, #32
 8002672:	d138      	bne.n	80026e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	f003 0304 	and.w	r3, r3, #4
 800267e:	2b04      	cmp	r3, #4
 8002680:	d105      	bne.n	800268e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800268a:	2300      	movs	r3, #0
 800268c:	e055      	b.n	800273a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	f003 0310 	and.w	r3, r3, #16
 8002698:	2b10      	cmp	r3, #16
 800269a:	d107      	bne.n	80026ac <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2210      	movs	r2, #16
 80026a2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2204      	movs	r2, #4
 80026a8:	645a      	str	r2, [r3, #68]	; 0x44
 80026aa:	e002      	b.n	80026b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2220      	movs	r2, #32
 80026b8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6859      	ldr	r1, [r3, #4]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4b1f      	ldr	r3, [pc, #124]	; (8002744 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80026c6:	400b      	ands	r3, r1
 80026c8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2220      	movs	r2, #32
 80026ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e029      	b.n	800273a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026e6:	f7ff f80d 	bl	8001704 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	68ba      	ldr	r2, [r7, #8]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d302      	bcc.n	80026fc <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d116      	bne.n	800272a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	f003 0304 	and.w	r3, r3, #4
 8002706:	2b04      	cmp	r3, #4
 8002708:	d00f      	beq.n	800272a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800270e:	f043 0220 	orr.w	r2, r3, #32
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2220      	movs	r2, #32
 800271a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e007      	b.n	800273a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	f003 0304 	and.w	r3, r3, #4
 8002734:	2b04      	cmp	r3, #4
 8002736:	d18c      	bne.n	8002652 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	fe00e800 	.word	0xfe00e800

08002748 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b08a      	sub	sp, #40	; 0x28
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002754:	2300      	movs	r3, #0
 8002756:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	699b      	ldr	r3, [r3, #24]
 8002760:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002762:	2300      	movs	r3, #0
 8002764:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	f003 0310 	and.w	r3, r3, #16
 8002770:	2b00      	cmp	r3, #0
 8002772:	d068      	beq.n	8002846 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2210      	movs	r2, #16
 800277a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800277c:	e049      	b.n	8002812 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002784:	d045      	beq.n	8002812 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002786:	f7fe ffbd 	bl	8001704 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	68ba      	ldr	r2, [r7, #8]
 8002792:	429a      	cmp	r2, r3
 8002794:	d302      	bcc.n	800279c <I2C_IsErrorOccurred+0x54>
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d13a      	bne.n	8002812 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80027ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80027ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027be:	d121      	bne.n	8002804 <I2C_IsErrorOccurred+0xbc>
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027c6:	d01d      	beq.n	8002804 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80027c8:	7cfb      	ldrb	r3, [r7, #19]
 80027ca:	2b20      	cmp	r3, #32
 80027cc:	d01a      	beq.n	8002804 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	685a      	ldr	r2, [r3, #4]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80027de:	f7fe ff91 	bl	8001704 <HAL_GetTick>
 80027e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027e4:	e00e      	b.n	8002804 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80027e6:	f7fe ff8d 	bl	8001704 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	2b19      	cmp	r3, #25
 80027f2:	d907      	bls.n	8002804 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	f043 0320 	orr.w	r3, r3, #32
 80027fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002802:	e006      	b.n	8002812 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f003 0320 	and.w	r3, r3, #32
 800280e:	2b20      	cmp	r3, #32
 8002810:	d1e9      	bne.n	80027e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f003 0320 	and.w	r3, r3, #32
 800281c:	2b20      	cmp	r3, #32
 800281e:	d003      	beq.n	8002828 <I2C_IsErrorOccurred+0xe0>
 8002820:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0aa      	beq.n	800277e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002828:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800282c:	2b00      	cmp	r3, #0
 800282e:	d103      	bne.n	8002838 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2220      	movs	r2, #32
 8002836:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002838:	6a3b      	ldr	r3, [r7, #32]
 800283a:	f043 0304 	orr.w	r3, r3, #4
 800283e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002854:	2b00      	cmp	r3, #0
 8002856:	d00b      	beq.n	8002870 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002858:	6a3b      	ldr	r3, [r7, #32]
 800285a:	f043 0301 	orr.w	r3, r3, #1
 800285e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002868:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00b      	beq.n	8002892 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800287a:	6a3b      	ldr	r3, [r7, #32]
 800287c:	f043 0308 	orr.w	r3, r3, #8
 8002880:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800288a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00b      	beq.n	80028b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800289c:	6a3b      	ldr	r3, [r7, #32]
 800289e:	f043 0302 	orr.w	r3, r3, #2
 80028a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80028b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d01c      	beq.n	80028f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f7ff fdc4 	bl	800244a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	6859      	ldr	r1, [r3, #4]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	4b0d      	ldr	r3, [pc, #52]	; (8002904 <I2C_IsErrorOccurred+0x1bc>)
 80028ce:	400b      	ands	r3, r1
 80028d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028d6:	6a3b      	ldr	r3, [r7, #32]
 80028d8:	431a      	orrs	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2220      	movs	r2, #32
 80028e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80028f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3728      	adds	r7, #40	; 0x28
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	fe00e800 	.word	0xfe00e800

08002908 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002908:	b480      	push	{r7}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	607b      	str	r3, [r7, #4]
 8002912:	460b      	mov	r3, r1
 8002914:	817b      	strh	r3, [r7, #10]
 8002916:	4613      	mov	r3, r2
 8002918:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800291a:	897b      	ldrh	r3, [r7, #10]
 800291c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002920:	7a7b      	ldrb	r3, [r7, #9]
 8002922:	041b      	lsls	r3, r3, #16
 8002924:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002928:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800292e:	6a3b      	ldr	r3, [r7, #32]
 8002930:	4313      	orrs	r3, r2
 8002932:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002936:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	6a3b      	ldr	r3, [r7, #32]
 8002940:	0d5b      	lsrs	r3, r3, #21
 8002942:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002946:	4b08      	ldr	r3, [pc, #32]	; (8002968 <I2C_TransferConfig+0x60>)
 8002948:	430b      	orrs	r3, r1
 800294a:	43db      	mvns	r3, r3
 800294c:	ea02 0103 	and.w	r1, r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	697a      	ldr	r2, [r7, #20]
 8002956:	430a      	orrs	r2, r1
 8002958:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800295a:	bf00      	nop
 800295c:	371c      	adds	r7, #28
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	03ff63ff 	.word	0x03ff63ff

0800296c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2b20      	cmp	r3, #32
 8002980:	d138      	bne.n	80029f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002988:	2b01      	cmp	r3, #1
 800298a:	d101      	bne.n	8002990 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800298c:	2302      	movs	r3, #2
 800298e:	e032      	b.n	80029f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2224      	movs	r2, #36	; 0x24
 800299c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 0201 	bic.w	r2, r2, #1
 80029ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80029be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6819      	ldr	r1, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	430a      	orrs	r2, r1
 80029ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f042 0201 	orr.w	r2, r2, #1
 80029de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2220      	movs	r2, #32
 80029e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80029f0:	2300      	movs	r3, #0
 80029f2:	e000      	b.n	80029f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80029f4:	2302      	movs	r3, #2
  }
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b085      	sub	sp, #20
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
 8002a0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b20      	cmp	r3, #32
 8002a16:	d139      	bne.n	8002a8c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d101      	bne.n	8002a26 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a22:	2302      	movs	r3, #2
 8002a24:	e033      	b.n	8002a8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2224      	movs	r2, #36	; 0x24
 8002a32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 0201 	bic.w	r2, r2, #1
 8002a44:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002a54:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	021b      	lsls	r3, r3, #8
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f042 0201 	orr.w	r2, r2, #1
 8002a76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	e000      	b.n	8002a8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a8c:	2302      	movs	r3, #2
  }
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
	...

08002a9c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002aa0:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	40007000 	.word	0x40007000

08002ab8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ac6:	d130      	bne.n	8002b2a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ac8:	4b23      	ldr	r3, [pc, #140]	; (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ad0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ad4:	d038      	beq.n	8002b48 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ad6:	4b20      	ldr	r3, [pc, #128]	; (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ade:	4a1e      	ldr	r2, [pc, #120]	; (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ae0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ae4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ae6:	4b1d      	ldr	r3, [pc, #116]	; (8002b5c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2232      	movs	r2, #50	; 0x32
 8002aec:	fb02 f303 	mul.w	r3, r2, r3
 8002af0:	4a1b      	ldr	r2, [pc, #108]	; (8002b60 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002af2:	fba2 2303 	umull	r2, r3, r2, r3
 8002af6:	0c9b      	lsrs	r3, r3, #18
 8002af8:	3301      	adds	r3, #1
 8002afa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002afc:	e002      	b.n	8002b04 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	3b01      	subs	r3, #1
 8002b02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b04:	4b14      	ldr	r3, [pc, #80]	; (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b10:	d102      	bne.n	8002b18 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1f2      	bne.n	8002afe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b18:	4b0f      	ldr	r3, [pc, #60]	; (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b24:	d110      	bne.n	8002b48 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e00f      	b.n	8002b4a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	; (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b36:	d007      	beq.n	8002b48 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b38:	4b07      	ldr	r3, [pc, #28]	; (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b40:	4a05      	ldr	r2, [pc, #20]	; (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b46:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	40007000 	.word	0x40007000
 8002b5c:	20000000 	.word	0x20000000
 8002b60:	431bde83 	.word	0x431bde83

08002b64 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b088      	sub	sp, #32
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e3ca      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b76:	4b97      	ldr	r3, [pc, #604]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 030c 	and.w	r3, r3, #12
 8002b7e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b80:	4b94      	ldr	r3, [pc, #592]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f003 0303 	and.w	r3, r3, #3
 8002b88:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0310 	and.w	r3, r3, #16
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f000 80e4 	beq.w	8002d60 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d007      	beq.n	8002bae <HAL_RCC_OscConfig+0x4a>
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	2b0c      	cmp	r3, #12
 8002ba2:	f040 808b 	bne.w	8002cbc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	f040 8087 	bne.w	8002cbc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bae:	4b89      	ldr	r3, [pc, #548]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x62>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e3a2      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a1a      	ldr	r2, [r3, #32]
 8002bca:	4b82      	ldr	r3, [pc, #520]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0308 	and.w	r3, r3, #8
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d004      	beq.n	8002be0 <HAL_RCC_OscConfig+0x7c>
 8002bd6:	4b7f      	ldr	r3, [pc, #508]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bde:	e005      	b.n	8002bec <HAL_RCC_OscConfig+0x88>
 8002be0:	4b7c      	ldr	r3, [pc, #496]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002be6:	091b      	lsrs	r3, r3, #4
 8002be8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d223      	bcs.n	8002c38 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f000 fd55 	bl	80036a4 <RCC_SetFlashLatencyFromMSIRange>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e383      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c04:	4b73      	ldr	r3, [pc, #460]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a72      	ldr	r2, [pc, #456]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c0a:	f043 0308 	orr.w	r3, r3, #8
 8002c0e:	6013      	str	r3, [r2, #0]
 8002c10:	4b70      	ldr	r3, [pc, #448]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	496d      	ldr	r1, [pc, #436]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c22:	4b6c      	ldr	r3, [pc, #432]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	021b      	lsls	r3, r3, #8
 8002c30:	4968      	ldr	r1, [pc, #416]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	604b      	str	r3, [r1, #4]
 8002c36:	e025      	b.n	8002c84 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c38:	4b66      	ldr	r3, [pc, #408]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a65      	ldr	r2, [pc, #404]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c3e:	f043 0308 	orr.w	r3, r3, #8
 8002c42:	6013      	str	r3, [r2, #0]
 8002c44:	4b63      	ldr	r3, [pc, #396]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	4960      	ldr	r1, [pc, #384]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c56:	4b5f      	ldr	r3, [pc, #380]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	021b      	lsls	r3, r3, #8
 8002c64:	495b      	ldr	r1, [pc, #364]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d109      	bne.n	8002c84 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f000 fd15 	bl	80036a4 <RCC_SetFlashLatencyFromMSIRange>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e343      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c84:	f000 fc4a 	bl	800351c <HAL_RCC_GetSysClockFreq>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	4b52      	ldr	r3, [pc, #328]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	091b      	lsrs	r3, r3, #4
 8002c90:	f003 030f 	and.w	r3, r3, #15
 8002c94:	4950      	ldr	r1, [pc, #320]	; (8002dd8 <HAL_RCC_OscConfig+0x274>)
 8002c96:	5ccb      	ldrb	r3, [r1, r3]
 8002c98:	f003 031f 	and.w	r3, r3, #31
 8002c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca0:	4a4e      	ldr	r2, [pc, #312]	; (8002ddc <HAL_RCC_OscConfig+0x278>)
 8002ca2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ca4:	4b4e      	ldr	r3, [pc, #312]	; (8002de0 <HAL_RCC_OscConfig+0x27c>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7fe fcdb 	bl	8001664 <HAL_InitTick>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002cb2:	7bfb      	ldrb	r3, [r7, #15]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d052      	beq.n	8002d5e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002cb8:	7bfb      	ldrb	r3, [r7, #15]
 8002cba:	e327      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d032      	beq.n	8002d2a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002cc4:	4b43      	ldr	r3, [pc, #268]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a42      	ldr	r2, [pc, #264]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cd0:	f7fe fd18 	bl	8001704 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cd8:	f7fe fd14 	bl	8001704 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e310      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cea:	4b3a      	ldr	r3, [pc, #232]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0f0      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cf6:	4b37      	ldr	r3, [pc, #220]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a36      	ldr	r2, [pc, #216]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002cfc:	f043 0308 	orr.w	r3, r3, #8
 8002d00:	6013      	str	r3, [r2, #0]
 8002d02:	4b34      	ldr	r3, [pc, #208]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	4931      	ldr	r1, [pc, #196]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d14:	4b2f      	ldr	r3, [pc, #188]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	69db      	ldr	r3, [r3, #28]
 8002d20:	021b      	lsls	r3, r3, #8
 8002d22:	492c      	ldr	r1, [pc, #176]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	604b      	str	r3, [r1, #4]
 8002d28:	e01a      	b.n	8002d60 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d2a:	4b2a      	ldr	r3, [pc, #168]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a29      	ldr	r2, [pc, #164]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002d30:	f023 0301 	bic.w	r3, r3, #1
 8002d34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d36:	f7fe fce5 	bl	8001704 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d3c:	e008      	b.n	8002d50 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d3e:	f7fe fce1 	bl	8001704 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e2dd      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d50:	4b20      	ldr	r3, [pc, #128]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1f0      	bne.n	8002d3e <HAL_RCC_OscConfig+0x1da>
 8002d5c:	e000      	b.n	8002d60 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d5e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d074      	beq.n	8002e56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	2b08      	cmp	r3, #8
 8002d70:	d005      	beq.n	8002d7e <HAL_RCC_OscConfig+0x21a>
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	2b0c      	cmp	r3, #12
 8002d76:	d10e      	bne.n	8002d96 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	2b03      	cmp	r3, #3
 8002d7c:	d10b      	bne.n	8002d96 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d7e:	4b15      	ldr	r3, [pc, #84]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d064      	beq.n	8002e54 <HAL_RCC_OscConfig+0x2f0>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d160      	bne.n	8002e54 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e2ba      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d9e:	d106      	bne.n	8002dae <HAL_RCC_OscConfig+0x24a>
 8002da0:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0b      	ldr	r2, [pc, #44]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002da6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002daa:	6013      	str	r3, [r2, #0]
 8002dac:	e026      	b.n	8002dfc <HAL_RCC_OscConfig+0x298>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002db6:	d115      	bne.n	8002de4 <HAL_RCC_OscConfig+0x280>
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a05      	ldr	r2, [pc, #20]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002dbe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dc2:	6013      	str	r3, [r2, #0]
 8002dc4:	4b03      	ldr	r3, [pc, #12]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a02      	ldr	r2, [pc, #8]	; (8002dd4 <HAL_RCC_OscConfig+0x270>)
 8002dca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dce:	6013      	str	r3, [r2, #0]
 8002dd0:	e014      	b.n	8002dfc <HAL_RCC_OscConfig+0x298>
 8002dd2:	bf00      	nop
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	08007088 	.word	0x08007088
 8002ddc:	20000000 	.word	0x20000000
 8002de0:	20000004 	.word	0x20000004
 8002de4:	4ba0      	ldr	r3, [pc, #640]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a9f      	ldr	r2, [pc, #636]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002dea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dee:	6013      	str	r3, [r2, #0]
 8002df0:	4b9d      	ldr	r3, [pc, #628]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a9c      	ldr	r2, [pc, #624]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002df6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d013      	beq.n	8002e2c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e04:	f7fe fc7e 	bl	8001704 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e0c:	f7fe fc7a 	bl	8001704 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b64      	cmp	r3, #100	; 0x64
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e276      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e1e:	4b92      	ldr	r3, [pc, #584]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d0f0      	beq.n	8002e0c <HAL_RCC_OscConfig+0x2a8>
 8002e2a:	e014      	b.n	8002e56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2c:	f7fe fc6a 	bl	8001704 <HAL_GetTick>
 8002e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e34:	f7fe fc66 	bl	8001704 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b64      	cmp	r3, #100	; 0x64
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e262      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e46:	4b88      	ldr	r3, [pc, #544]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1f0      	bne.n	8002e34 <HAL_RCC_OscConfig+0x2d0>
 8002e52:	e000      	b.n	8002e56 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d060      	beq.n	8002f24 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d005      	beq.n	8002e74 <HAL_RCC_OscConfig+0x310>
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	2b0c      	cmp	r3, #12
 8002e6c:	d119      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d116      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e74:	4b7c      	ldr	r3, [pc, #496]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d005      	beq.n	8002e8c <HAL_RCC_OscConfig+0x328>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e23f      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e8c:	4b76      	ldr	r3, [pc, #472]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	061b      	lsls	r3, r3, #24
 8002e9a:	4973      	ldr	r1, [pc, #460]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ea0:	e040      	b.n	8002f24 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d023      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eaa:	4b6f      	ldr	r3, [pc, #444]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a6e      	ldr	r2, [pc, #440]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb6:	f7fe fc25 	bl	8001704 <HAL_GetTick>
 8002eba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ebc:	e008      	b.n	8002ed0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ebe:	f7fe fc21 	bl	8001704 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d901      	bls.n	8002ed0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e21d      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ed0:	4b65      	ldr	r3, [pc, #404]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d0f0      	beq.n	8002ebe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002edc:	4b62      	ldr	r3, [pc, #392]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	061b      	lsls	r3, r3, #24
 8002eea:	495f      	ldr	r1, [pc, #380]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	604b      	str	r3, [r1, #4]
 8002ef0:	e018      	b.n	8002f24 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ef2:	4b5d      	ldr	r3, [pc, #372]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a5c      	ldr	r2, [pc, #368]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002ef8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002efc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efe:	f7fe fc01 	bl	8001704 <HAL_GetTick>
 8002f02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f06:	f7fe fbfd 	bl	8001704 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e1f9      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f18:	4b53      	ldr	r3, [pc, #332]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1f0      	bne.n	8002f06 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0308 	and.w	r3, r3, #8
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d03c      	beq.n	8002faa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d01c      	beq.n	8002f72 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f38:	4b4b      	ldr	r3, [pc, #300]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f3e:	4a4a      	ldr	r2, [pc, #296]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002f40:	f043 0301 	orr.w	r3, r3, #1
 8002f44:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f48:	f7fe fbdc 	bl	8001704 <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f50:	f7fe fbd8 	bl	8001704 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e1d4      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f62:	4b41      	ldr	r3, [pc, #260]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002f64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d0ef      	beq.n	8002f50 <HAL_RCC_OscConfig+0x3ec>
 8002f70:	e01b      	b.n	8002faa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f72:	4b3d      	ldr	r3, [pc, #244]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002f74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f78:	4a3b      	ldr	r2, [pc, #236]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002f7a:	f023 0301 	bic.w	r3, r3, #1
 8002f7e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f82:	f7fe fbbf 	bl	8001704 <HAL_GetTick>
 8002f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f88:	e008      	b.n	8002f9c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f8a:	f7fe fbbb 	bl	8001704 <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d901      	bls.n	8002f9c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e1b7      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f9c:	4b32      	ldr	r3, [pc, #200]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002f9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1ef      	bne.n	8002f8a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0304 	and.w	r3, r3, #4
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 80a6 	beq.w	8003104 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002fbc:	4b2a      	ldr	r3, [pc, #168]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10d      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fc8:	4b27      	ldr	r3, [pc, #156]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fcc:	4a26      	ldr	r2, [pc, #152]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002fce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fd2:	6593      	str	r3, [r2, #88]	; 0x58
 8002fd4:	4b24      	ldr	r3, [pc, #144]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8002fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fdc:	60bb      	str	r3, [r7, #8]
 8002fde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fe4:	4b21      	ldr	r3, [pc, #132]	; (800306c <HAL_RCC_OscConfig+0x508>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d118      	bne.n	8003022 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ff0:	4b1e      	ldr	r3, [pc, #120]	; (800306c <HAL_RCC_OscConfig+0x508>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a1d      	ldr	r2, [pc, #116]	; (800306c <HAL_RCC_OscConfig+0x508>)
 8002ff6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ffa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ffc:	f7fe fb82 	bl	8001704 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003004:	f7fe fb7e 	bl	8001704 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e17a      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003016:	4b15      	ldr	r3, [pc, #84]	; (800306c <HAL_RCC_OscConfig+0x508>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301e:	2b00      	cmp	r3, #0
 8003020:	d0f0      	beq.n	8003004 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d108      	bne.n	800303c <HAL_RCC_OscConfig+0x4d8>
 800302a:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 800302c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003030:	4a0d      	ldr	r2, [pc, #52]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8003032:	f043 0301 	orr.w	r3, r3, #1
 8003036:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800303a:	e029      	b.n	8003090 <HAL_RCC_OscConfig+0x52c>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	2b05      	cmp	r3, #5
 8003042:	d115      	bne.n	8003070 <HAL_RCC_OscConfig+0x50c>
 8003044:	4b08      	ldr	r3, [pc, #32]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8003046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800304a:	4a07      	ldr	r2, [pc, #28]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 800304c:	f043 0304 	orr.w	r3, r3, #4
 8003050:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003054:	4b04      	ldr	r3, [pc, #16]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 8003056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800305a:	4a03      	ldr	r2, [pc, #12]	; (8003068 <HAL_RCC_OscConfig+0x504>)
 800305c:	f043 0301 	orr.w	r3, r3, #1
 8003060:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003064:	e014      	b.n	8003090 <HAL_RCC_OscConfig+0x52c>
 8003066:	bf00      	nop
 8003068:	40021000 	.word	0x40021000
 800306c:	40007000 	.word	0x40007000
 8003070:	4b9c      	ldr	r3, [pc, #624]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 8003072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003076:	4a9b      	ldr	r2, [pc, #620]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 8003078:	f023 0301 	bic.w	r3, r3, #1
 800307c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003080:	4b98      	ldr	r3, [pc, #608]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 8003082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003086:	4a97      	ldr	r2, [pc, #604]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 8003088:	f023 0304 	bic.w	r3, r3, #4
 800308c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d016      	beq.n	80030c6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003098:	f7fe fb34 	bl	8001704 <HAL_GetTick>
 800309c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800309e:	e00a      	b.n	80030b6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a0:	f7fe fb30 	bl	8001704 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e12a      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030b6:	4b8b      	ldr	r3, [pc, #556]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80030b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0ed      	beq.n	80030a0 <HAL_RCC_OscConfig+0x53c>
 80030c4:	e015      	b.n	80030f2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c6:	f7fe fb1d 	bl	8001704 <HAL_GetTick>
 80030ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030cc:	e00a      	b.n	80030e4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ce:	f7fe fb19 	bl	8001704 <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030dc:	4293      	cmp	r3, r2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e113      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030e4:	4b7f      	ldr	r3, [pc, #508]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80030e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1ed      	bne.n	80030ce <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030f2:	7ffb      	ldrb	r3, [r7, #31]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d105      	bne.n	8003104 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030f8:	4b7a      	ldr	r3, [pc, #488]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80030fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fc:	4a79      	ldr	r2, [pc, #484]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80030fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003102:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003108:	2b00      	cmp	r3, #0
 800310a:	f000 80fe 	beq.w	800330a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003112:	2b02      	cmp	r3, #2
 8003114:	f040 80d0 	bne.w	80032b8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003118:	4b72      	ldr	r3, [pc, #456]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	f003 0203 	and.w	r2, r3, #3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003128:	429a      	cmp	r2, r3
 800312a:	d130      	bne.n	800318e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003136:	3b01      	subs	r3, #1
 8003138:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800313a:	429a      	cmp	r2, r3
 800313c:	d127      	bne.n	800318e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003148:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800314a:	429a      	cmp	r2, r3
 800314c:	d11f      	bne.n	800318e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003158:	2a07      	cmp	r2, #7
 800315a:	bf14      	ite	ne
 800315c:	2201      	movne	r2, #1
 800315e:	2200      	moveq	r2, #0
 8003160:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003162:	4293      	cmp	r3, r2
 8003164:	d113      	bne.n	800318e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003170:	085b      	lsrs	r3, r3, #1
 8003172:	3b01      	subs	r3, #1
 8003174:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003176:	429a      	cmp	r2, r3
 8003178:	d109      	bne.n	800318e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003184:	085b      	lsrs	r3, r3, #1
 8003186:	3b01      	subs	r3, #1
 8003188:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800318a:	429a      	cmp	r2, r3
 800318c:	d06e      	beq.n	800326c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	2b0c      	cmp	r3, #12
 8003192:	d069      	beq.n	8003268 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003194:	4b53      	ldr	r3, [pc, #332]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d105      	bne.n	80031ac <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80031a0:	4b50      	ldr	r3, [pc, #320]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e0ad      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80031b0:	4b4c      	ldr	r3, [pc, #304]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a4b      	ldr	r2, [pc, #300]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80031b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031ba:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031bc:	f7fe faa2 	bl	8001704 <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031c4:	f7fe fa9e 	bl	8001704 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e09a      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031d6:	4b43      	ldr	r3, [pc, #268]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f0      	bne.n	80031c4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031e2:	4b40      	ldr	r3, [pc, #256]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80031e4:	68da      	ldr	r2, [r3, #12]
 80031e6:	4b40      	ldr	r3, [pc, #256]	; (80032e8 <HAL_RCC_OscConfig+0x784>)
 80031e8:	4013      	ands	r3, r2
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031f2:	3a01      	subs	r2, #1
 80031f4:	0112      	lsls	r2, r2, #4
 80031f6:	4311      	orrs	r1, r2
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031fc:	0212      	lsls	r2, r2, #8
 80031fe:	4311      	orrs	r1, r2
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003204:	0852      	lsrs	r2, r2, #1
 8003206:	3a01      	subs	r2, #1
 8003208:	0552      	lsls	r2, r2, #21
 800320a:	4311      	orrs	r1, r2
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003210:	0852      	lsrs	r2, r2, #1
 8003212:	3a01      	subs	r2, #1
 8003214:	0652      	lsls	r2, r2, #25
 8003216:	4311      	orrs	r1, r2
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800321c:	0912      	lsrs	r2, r2, #4
 800321e:	0452      	lsls	r2, r2, #17
 8003220:	430a      	orrs	r2, r1
 8003222:	4930      	ldr	r1, [pc, #192]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 8003224:	4313      	orrs	r3, r2
 8003226:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003228:	4b2e      	ldr	r3, [pc, #184]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a2d      	ldr	r2, [pc, #180]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 800322e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003232:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003234:	4b2b      	ldr	r3, [pc, #172]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	4a2a      	ldr	r2, [pc, #168]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 800323a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800323e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003240:	f7fe fa60 	bl	8001704 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003248:	f7fe fa5c 	bl	8001704 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e058      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800325a:	4b22      	ldr	r3, [pc, #136]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d0f0      	beq.n	8003248 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003266:	e050      	b.n	800330a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e04f      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800326c:	4b1d      	ldr	r3, [pc, #116]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d148      	bne.n	800330a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003278:	4b1a      	ldr	r3, [pc, #104]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a19      	ldr	r2, [pc, #100]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 800327e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003282:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003284:	4b17      	ldr	r3, [pc, #92]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	4a16      	ldr	r2, [pc, #88]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 800328a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800328e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003290:	f7fe fa38 	bl	8001704 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003298:	f7fe fa34 	bl	8001704 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e030      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032aa:	4b0e      	ldr	r3, [pc, #56]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d0f0      	beq.n	8003298 <HAL_RCC_OscConfig+0x734>
 80032b6:	e028      	b.n	800330a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	2b0c      	cmp	r3, #12
 80032bc:	d023      	beq.n	8003306 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032be:	4b09      	ldr	r3, [pc, #36]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a08      	ldr	r2, [pc, #32]	; (80032e4 <HAL_RCC_OscConfig+0x780>)
 80032c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ca:	f7fe fa1b 	bl	8001704 <HAL_GetTick>
 80032ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d0:	e00c      	b.n	80032ec <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d2:	f7fe fa17 	bl	8001704 <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d905      	bls.n	80032ec <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e013      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
 80032e4:	40021000 	.word	0x40021000
 80032e8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032ec:	4b09      	ldr	r3, [pc, #36]	; (8003314 <HAL_RCC_OscConfig+0x7b0>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1ec      	bne.n	80032d2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032f8:	4b06      	ldr	r3, [pc, #24]	; (8003314 <HAL_RCC_OscConfig+0x7b0>)
 80032fa:	68da      	ldr	r2, [r3, #12]
 80032fc:	4905      	ldr	r1, [pc, #20]	; (8003314 <HAL_RCC_OscConfig+0x7b0>)
 80032fe:	4b06      	ldr	r3, [pc, #24]	; (8003318 <HAL_RCC_OscConfig+0x7b4>)
 8003300:	4013      	ands	r3, r2
 8003302:	60cb      	str	r3, [r1, #12]
 8003304:	e001      	b.n	800330a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e000      	b.n	800330c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3720      	adds	r7, #32
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40021000 	.word	0x40021000
 8003318:	feeefffc 	.word	0xfeeefffc

0800331c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d101      	bne.n	8003330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e0e7      	b.n	8003500 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003330:	4b75      	ldr	r3, [pc, #468]	; (8003508 <HAL_RCC_ClockConfig+0x1ec>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	429a      	cmp	r2, r3
 800333c:	d910      	bls.n	8003360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333e:	4b72      	ldr	r3, [pc, #456]	; (8003508 <HAL_RCC_ClockConfig+0x1ec>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f023 0207 	bic.w	r2, r3, #7
 8003346:	4970      	ldr	r1, [pc, #448]	; (8003508 <HAL_RCC_ClockConfig+0x1ec>)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800334e:	4b6e      	ldr	r3, [pc, #440]	; (8003508 <HAL_RCC_ClockConfig+0x1ec>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	429a      	cmp	r2, r3
 800335a:	d001      	beq.n	8003360 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e0cf      	b.n	8003500 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d010      	beq.n	800338e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	4b66      	ldr	r3, [pc, #408]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003378:	429a      	cmp	r2, r3
 800337a:	d908      	bls.n	800338e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800337c:	4b63      	ldr	r3, [pc, #396]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	4960      	ldr	r1, [pc, #384]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 800338a:	4313      	orrs	r3, r2
 800338c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d04c      	beq.n	8003434 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2b03      	cmp	r3, #3
 80033a0:	d107      	bne.n	80033b2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033a2:	4b5a      	ldr	r3, [pc, #360]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d121      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e0a6      	b.n	8003500 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d107      	bne.n	80033ca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033ba:	4b54      	ldr	r3, [pc, #336]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d115      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e09a      	b.n	8003500 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d107      	bne.n	80033e2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033d2:	4b4e      	ldr	r3, [pc, #312]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d109      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e08e      	b.n	8003500 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033e2:	4b4a      	ldr	r3, [pc, #296]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e086      	b.n	8003500 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033f2:	4b46      	ldr	r3, [pc, #280]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f023 0203 	bic.w	r2, r3, #3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	4943      	ldr	r1, [pc, #268]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 8003400:	4313      	orrs	r3, r2
 8003402:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003404:	f7fe f97e 	bl	8001704 <HAL_GetTick>
 8003408:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800340a:	e00a      	b.n	8003422 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800340c:	f7fe f97a 	bl	8001704 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	f241 3288 	movw	r2, #5000	; 0x1388
 800341a:	4293      	cmp	r3, r2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e06e      	b.n	8003500 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003422:	4b3a      	ldr	r3, [pc, #232]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 020c 	and.w	r2, r3, #12
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	429a      	cmp	r2, r3
 8003432:	d1eb      	bne.n	800340c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d010      	beq.n	8003462 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	4b31      	ldr	r3, [pc, #196]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800344c:	429a      	cmp	r2, r3
 800344e:	d208      	bcs.n	8003462 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003450:	4b2e      	ldr	r3, [pc, #184]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	492b      	ldr	r1, [pc, #172]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 800345e:	4313      	orrs	r3, r2
 8003460:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003462:	4b29      	ldr	r3, [pc, #164]	; (8003508 <HAL_RCC_ClockConfig+0x1ec>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0307 	and.w	r3, r3, #7
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	429a      	cmp	r2, r3
 800346e:	d210      	bcs.n	8003492 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003470:	4b25      	ldr	r3, [pc, #148]	; (8003508 <HAL_RCC_ClockConfig+0x1ec>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f023 0207 	bic.w	r2, r3, #7
 8003478:	4923      	ldr	r1, [pc, #140]	; (8003508 <HAL_RCC_ClockConfig+0x1ec>)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	4313      	orrs	r3, r2
 800347e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003480:	4b21      	ldr	r3, [pc, #132]	; (8003508 <HAL_RCC_ClockConfig+0x1ec>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0307 	and.w	r3, r3, #7
 8003488:	683a      	ldr	r2, [r7, #0]
 800348a:	429a      	cmp	r2, r3
 800348c:	d001      	beq.n	8003492 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e036      	b.n	8003500 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0304 	and.w	r3, r3, #4
 800349a:	2b00      	cmp	r3, #0
 800349c:	d008      	beq.n	80034b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800349e:	4b1b      	ldr	r3, [pc, #108]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	4918      	ldr	r1, [pc, #96]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0308 	and.w	r3, r3, #8
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d009      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034bc:	4b13      	ldr	r3, [pc, #76]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	00db      	lsls	r3, r3, #3
 80034ca:	4910      	ldr	r1, [pc, #64]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034d0:	f000 f824 	bl	800351c <HAL_RCC_GetSysClockFreq>
 80034d4:	4602      	mov	r2, r0
 80034d6:	4b0d      	ldr	r3, [pc, #52]	; (800350c <HAL_RCC_ClockConfig+0x1f0>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	091b      	lsrs	r3, r3, #4
 80034dc:	f003 030f 	and.w	r3, r3, #15
 80034e0:	490b      	ldr	r1, [pc, #44]	; (8003510 <HAL_RCC_ClockConfig+0x1f4>)
 80034e2:	5ccb      	ldrb	r3, [r1, r3]
 80034e4:	f003 031f 	and.w	r3, r3, #31
 80034e8:	fa22 f303 	lsr.w	r3, r2, r3
 80034ec:	4a09      	ldr	r2, [pc, #36]	; (8003514 <HAL_RCC_ClockConfig+0x1f8>)
 80034ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034f0:	4b09      	ldr	r3, [pc, #36]	; (8003518 <HAL_RCC_ClockConfig+0x1fc>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7fe f8b5 	bl	8001664 <HAL_InitTick>
 80034fa:	4603      	mov	r3, r0
 80034fc:	72fb      	strb	r3, [r7, #11]

  return status;
 80034fe:	7afb      	ldrb	r3, [r7, #11]
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40022000 	.word	0x40022000
 800350c:	40021000 	.word	0x40021000
 8003510:	08007088 	.word	0x08007088
 8003514:	20000000 	.word	0x20000000
 8003518:	20000004 	.word	0x20000004

0800351c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800351c:	b480      	push	{r7}
 800351e:	b089      	sub	sp, #36	; 0x24
 8003520:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003522:	2300      	movs	r3, #0
 8003524:	61fb      	str	r3, [r7, #28]
 8003526:	2300      	movs	r3, #0
 8003528:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800352a:	4b3e      	ldr	r3, [pc, #248]	; (8003624 <HAL_RCC_GetSysClockFreq+0x108>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f003 030c 	and.w	r3, r3, #12
 8003532:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003534:	4b3b      	ldr	r3, [pc, #236]	; (8003624 <HAL_RCC_GetSysClockFreq+0x108>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	f003 0303 	and.w	r3, r3, #3
 800353c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d005      	beq.n	8003550 <HAL_RCC_GetSysClockFreq+0x34>
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	2b0c      	cmp	r3, #12
 8003548:	d121      	bne.n	800358e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d11e      	bne.n	800358e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003550:	4b34      	ldr	r3, [pc, #208]	; (8003624 <HAL_RCC_GetSysClockFreq+0x108>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0308 	and.w	r3, r3, #8
 8003558:	2b00      	cmp	r3, #0
 800355a:	d107      	bne.n	800356c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800355c:	4b31      	ldr	r3, [pc, #196]	; (8003624 <HAL_RCC_GetSysClockFreq+0x108>)
 800355e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003562:	0a1b      	lsrs	r3, r3, #8
 8003564:	f003 030f 	and.w	r3, r3, #15
 8003568:	61fb      	str	r3, [r7, #28]
 800356a:	e005      	b.n	8003578 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800356c:	4b2d      	ldr	r3, [pc, #180]	; (8003624 <HAL_RCC_GetSysClockFreq+0x108>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	091b      	lsrs	r3, r3, #4
 8003572:	f003 030f 	and.w	r3, r3, #15
 8003576:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003578:	4a2b      	ldr	r2, [pc, #172]	; (8003628 <HAL_RCC_GetSysClockFreq+0x10c>)
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003580:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10d      	bne.n	80035a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800358c:	e00a      	b.n	80035a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	2b04      	cmp	r3, #4
 8003592:	d102      	bne.n	800359a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003594:	4b25      	ldr	r3, [pc, #148]	; (800362c <HAL_RCC_GetSysClockFreq+0x110>)
 8003596:	61bb      	str	r3, [r7, #24]
 8003598:	e004      	b.n	80035a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	2b08      	cmp	r3, #8
 800359e:	d101      	bne.n	80035a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035a0:	4b23      	ldr	r3, [pc, #140]	; (8003630 <HAL_RCC_GetSysClockFreq+0x114>)
 80035a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	2b0c      	cmp	r3, #12
 80035a8:	d134      	bne.n	8003614 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035aa:	4b1e      	ldr	r3, [pc, #120]	; (8003624 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	f003 0303 	and.w	r3, r3, #3
 80035b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d003      	beq.n	80035c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	2b03      	cmp	r3, #3
 80035be:	d003      	beq.n	80035c8 <HAL_RCC_GetSysClockFreq+0xac>
 80035c0:	e005      	b.n	80035ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035c2:	4b1a      	ldr	r3, [pc, #104]	; (800362c <HAL_RCC_GetSysClockFreq+0x110>)
 80035c4:	617b      	str	r3, [r7, #20]
      break;
 80035c6:	e005      	b.n	80035d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035c8:	4b19      	ldr	r3, [pc, #100]	; (8003630 <HAL_RCC_GetSysClockFreq+0x114>)
 80035ca:	617b      	str	r3, [r7, #20]
      break;
 80035cc:	e002      	b.n	80035d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	617b      	str	r3, [r7, #20]
      break;
 80035d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035d4:	4b13      	ldr	r3, [pc, #76]	; (8003624 <HAL_RCC_GetSysClockFreq+0x108>)
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	091b      	lsrs	r3, r3, #4
 80035da:	f003 0307 	and.w	r3, r3, #7
 80035de:	3301      	adds	r3, #1
 80035e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035e2:	4b10      	ldr	r3, [pc, #64]	; (8003624 <HAL_RCC_GetSysClockFreq+0x108>)
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	0a1b      	lsrs	r3, r3, #8
 80035e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	fb03 f202 	mul.w	r2, r3, r2
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035fa:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <HAL_RCC_GetSysClockFreq+0x108>)
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	0e5b      	lsrs	r3, r3, #25
 8003600:	f003 0303 	and.w	r3, r3, #3
 8003604:	3301      	adds	r3, #1
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003612:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003614:	69bb      	ldr	r3, [r7, #24]
}
 8003616:	4618      	mov	r0, r3
 8003618:	3724      	adds	r7, #36	; 0x24
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	40021000 	.word	0x40021000
 8003628:	080070a0 	.word	0x080070a0
 800362c:	00f42400 	.word	0x00f42400
 8003630:	007a1200 	.word	0x007a1200

08003634 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003638:	4b03      	ldr	r3, [pc, #12]	; (8003648 <HAL_RCC_GetHCLKFreq+0x14>)
 800363a:	681b      	ldr	r3, [r3, #0]
}
 800363c:	4618      	mov	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000000 	.word	0x20000000

0800364c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003650:	f7ff fff0 	bl	8003634 <HAL_RCC_GetHCLKFreq>
 8003654:	4602      	mov	r2, r0
 8003656:	4b06      	ldr	r3, [pc, #24]	; (8003670 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	0a1b      	lsrs	r3, r3, #8
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	4904      	ldr	r1, [pc, #16]	; (8003674 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003662:	5ccb      	ldrb	r3, [r1, r3]
 8003664:	f003 031f 	and.w	r3, r3, #31
 8003668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800366c:	4618      	mov	r0, r3
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40021000 	.word	0x40021000
 8003674:	08007098 	.word	0x08007098

08003678 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800367c:	f7ff ffda 	bl	8003634 <HAL_RCC_GetHCLKFreq>
 8003680:	4602      	mov	r2, r0
 8003682:	4b06      	ldr	r3, [pc, #24]	; (800369c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	0adb      	lsrs	r3, r3, #11
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	4904      	ldr	r1, [pc, #16]	; (80036a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800368e:	5ccb      	ldrb	r3, [r1, r3]
 8003690:	f003 031f 	and.w	r3, r3, #31
 8003694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003698:	4618      	mov	r0, r3
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40021000 	.word	0x40021000
 80036a0:	08007098 	.word	0x08007098

080036a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036ac:	2300      	movs	r3, #0
 80036ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036b0:	4b2a      	ldr	r3, [pc, #168]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d003      	beq.n	80036c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036bc:	f7ff f9ee 	bl	8002a9c <HAL_PWREx_GetVoltageRange>
 80036c0:	6178      	str	r0, [r7, #20]
 80036c2:	e014      	b.n	80036ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036c4:	4b25      	ldr	r3, [pc, #148]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c8:	4a24      	ldr	r2, [pc, #144]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ce:	6593      	str	r3, [r2, #88]	; 0x58
 80036d0:	4b22      	ldr	r3, [pc, #136]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d8:	60fb      	str	r3, [r7, #12]
 80036da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036dc:	f7ff f9de 	bl	8002a9c <HAL_PWREx_GetVoltageRange>
 80036e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036e2:	4b1e      	ldr	r3, [pc, #120]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e6:	4a1d      	ldr	r2, [pc, #116]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036ec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036f4:	d10b      	bne.n	800370e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2b80      	cmp	r3, #128	; 0x80
 80036fa:	d919      	bls.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2ba0      	cmp	r3, #160	; 0xa0
 8003700:	d902      	bls.n	8003708 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003702:	2302      	movs	r3, #2
 8003704:	613b      	str	r3, [r7, #16]
 8003706:	e013      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003708:	2301      	movs	r3, #1
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	e010      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2b80      	cmp	r3, #128	; 0x80
 8003712:	d902      	bls.n	800371a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003714:	2303      	movs	r3, #3
 8003716:	613b      	str	r3, [r7, #16]
 8003718:	e00a      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b80      	cmp	r3, #128	; 0x80
 800371e:	d102      	bne.n	8003726 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003720:	2302      	movs	r3, #2
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	e004      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b70      	cmp	r3, #112	; 0x70
 800372a:	d101      	bne.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800372c:	2301      	movs	r3, #1
 800372e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003730:	4b0b      	ldr	r3, [pc, #44]	; (8003760 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f023 0207 	bic.w	r2, r3, #7
 8003738:	4909      	ldr	r1, [pc, #36]	; (8003760 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003740:	4b07      	ldr	r3, [pc, #28]	; (8003760 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0307 	and.w	r3, r3, #7
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	429a      	cmp	r2, r3
 800374c:	d001      	beq.n	8003752 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3718      	adds	r7, #24
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40021000 	.word	0x40021000
 8003760:	40022000 	.word	0x40022000

08003764 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800376c:	2300      	movs	r3, #0
 800376e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003770:	2300      	movs	r3, #0
 8003772:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800377c:	2b00      	cmp	r3, #0
 800377e:	d041      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003784:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003788:	d02a      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800378a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800378e:	d824      	bhi.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003790:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003794:	d008      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003796:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800379a:	d81e      	bhi.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00a      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80037a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037a4:	d010      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80037a6:	e018      	b.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037a8:	4b86      	ldr	r3, [pc, #536]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	4a85      	ldr	r2, [pc, #532]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037b4:	e015      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	3304      	adds	r3, #4
 80037ba:	2100      	movs	r1, #0
 80037bc:	4618      	mov	r0, r3
 80037be:	f000 fabb 	bl	8003d38 <RCCEx_PLLSAI1_Config>
 80037c2:	4603      	mov	r3, r0
 80037c4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037c6:	e00c      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3320      	adds	r3, #32
 80037cc:	2100      	movs	r1, #0
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 fba6 	bl	8003f20 <RCCEx_PLLSAI2_Config>
 80037d4:	4603      	mov	r3, r0
 80037d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037d8:	e003      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	74fb      	strb	r3, [r7, #19]
      break;
 80037de:	e000      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80037e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037e2:	7cfb      	ldrb	r3, [r7, #19]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d10b      	bne.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037e8:	4b76      	ldr	r3, [pc, #472]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037f6:	4973      	ldr	r1, [pc, #460]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80037fe:	e001      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003800:	7cfb      	ldrb	r3, [r7, #19]
 8003802:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d041      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003814:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003818:	d02a      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800381a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800381e:	d824      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003820:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003824:	d008      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003826:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800382a:	d81e      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00a      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003830:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003834:	d010      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003836:	e018      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003838:	4b62      	ldr	r3, [pc, #392]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	4a61      	ldr	r2, [pc, #388]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800383e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003842:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003844:	e015      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3304      	adds	r3, #4
 800384a:	2100      	movs	r1, #0
 800384c:	4618      	mov	r0, r3
 800384e:	f000 fa73 	bl	8003d38 <RCCEx_PLLSAI1_Config>
 8003852:	4603      	mov	r3, r0
 8003854:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003856:	e00c      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3320      	adds	r3, #32
 800385c:	2100      	movs	r1, #0
 800385e:	4618      	mov	r0, r3
 8003860:	f000 fb5e 	bl	8003f20 <RCCEx_PLLSAI2_Config>
 8003864:	4603      	mov	r3, r0
 8003866:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003868:	e003      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	74fb      	strb	r3, [r7, #19]
      break;
 800386e:	e000      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003870:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003872:	7cfb      	ldrb	r3, [r7, #19]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10b      	bne.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003878:	4b52      	ldr	r3, [pc, #328]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800387a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800387e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003886:	494f      	ldr	r1, [pc, #316]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003888:	4313      	orrs	r3, r2
 800388a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800388e:	e001      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003890:	7cfb      	ldrb	r3, [r7, #19]
 8003892:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800389c:	2b00      	cmp	r3, #0
 800389e:	f000 80a0 	beq.w	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038a2:	2300      	movs	r3, #0
 80038a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038a6:	4b47      	ldr	r3, [pc, #284]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80038b6:	2300      	movs	r3, #0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00d      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038bc:	4b41      	ldr	r3, [pc, #260]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c0:	4a40      	ldr	r2, [pc, #256]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038c6:	6593      	str	r3, [r2, #88]	; 0x58
 80038c8:	4b3e      	ldr	r3, [pc, #248]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038d4:	2301      	movs	r3, #1
 80038d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038d8:	4b3b      	ldr	r3, [pc, #236]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a3a      	ldr	r2, [pc, #232]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038e4:	f7fd ff0e 	bl	8001704 <HAL_GetTick>
 80038e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038ea:	e009      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ec:	f7fd ff0a 	bl	8001704 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d902      	bls.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	74fb      	strb	r3, [r7, #19]
        break;
 80038fe:	e005      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003900:	4b31      	ldr	r3, [pc, #196]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0ef      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800390c:	7cfb      	ldrb	r3, [r7, #19]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d15c      	bne.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003912:	4b2c      	ldr	r3, [pc, #176]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003918:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800391c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d01f      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800392a:	697a      	ldr	r2, [r7, #20]
 800392c:	429a      	cmp	r2, r3
 800392e:	d019      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003930:	4b24      	ldr	r3, [pc, #144]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003936:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800393a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800393c:	4b21      	ldr	r3, [pc, #132]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800393e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003942:	4a20      	ldr	r2, [pc, #128]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003948:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800394c:	4b1d      	ldr	r3, [pc, #116]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800394e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003952:	4a1c      	ldr	r2, [pc, #112]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003954:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003958:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800395c:	4a19      	ldr	r2, [pc, #100]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d016      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396e:	f7fd fec9 	bl	8001704 <HAL_GetTick>
 8003972:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003974:	e00b      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003976:	f7fd fec5 	bl	8001704 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	f241 3288 	movw	r2, #5000	; 0x1388
 8003984:	4293      	cmp	r3, r2
 8003986:	d902      	bls.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	74fb      	strb	r3, [r7, #19]
            break;
 800398c:	e006      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800398e:	4b0d      	ldr	r3, [pc, #52]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003990:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0ec      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800399c:	7cfb      	ldrb	r3, [r7, #19]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10c      	bne.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039a2:	4b08      	ldr	r3, [pc, #32]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039b2:	4904      	ldr	r1, [pc, #16]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039ba:	e009      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039bc:	7cfb      	ldrb	r3, [r7, #19]
 80039be:	74bb      	strb	r3, [r7, #18]
 80039c0:	e006      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80039c2:	bf00      	nop
 80039c4:	40021000 	.word	0x40021000
 80039c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039cc:	7cfb      	ldrb	r3, [r7, #19]
 80039ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039d0:	7c7b      	ldrb	r3, [r7, #17]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d105      	bne.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039d6:	4b9e      	ldr	r3, [pc, #632]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039da:	4a9d      	ldr	r2, [pc, #628]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00a      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039ee:	4b98      	ldr	r3, [pc, #608]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f4:	f023 0203 	bic.w	r2, r3, #3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fc:	4994      	ldr	r1, [pc, #592]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00a      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a10:	4b8f      	ldr	r3, [pc, #572]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a16:	f023 020c 	bic.w	r2, r3, #12
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a1e:	498c      	ldr	r1, [pc, #560]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0304 	and.w	r3, r3, #4
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00a      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a32:	4b87      	ldr	r3, [pc, #540]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a38:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a40:	4983      	ldr	r1, [pc, #524]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0308 	and.w	r3, r3, #8
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d00a      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a54:	4b7e      	ldr	r3, [pc, #504]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a5a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a62:	497b      	ldr	r1, [pc, #492]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0310 	and.w	r3, r3, #16
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00a      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a76:	4b76      	ldr	r3, [pc, #472]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a84:	4972      	ldr	r1, [pc, #456]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0320 	and.w	r3, r3, #32
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00a      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a98:	4b6d      	ldr	r3, [pc, #436]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa6:	496a      	ldr	r1, [pc, #424]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00a      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003aba:	4b65      	ldr	r3, [pc, #404]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac8:	4961      	ldr	r1, [pc, #388]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00a      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003adc:	4b5c      	ldr	r3, [pc, #368]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aea:	4959      	ldr	r1, [pc, #356]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00a      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003afe:	4b54      	ldr	r3, [pc, #336]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b04:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b0c:	4950      	ldr	r1, [pc, #320]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00a      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b20:	4b4b      	ldr	r3, [pc, #300]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b26:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b2e:	4948      	ldr	r1, [pc, #288]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00a      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b42:	4b43      	ldr	r3, [pc, #268]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b48:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b50:	493f      	ldr	r1, [pc, #252]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d028      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b64:	4b3a      	ldr	r3, [pc, #232]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b72:	4937      	ldr	r1, [pc, #220]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b82:	d106      	bne.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b84:	4b32      	ldr	r3, [pc, #200]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	4a31      	ldr	r2, [pc, #196]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b8e:	60d3      	str	r3, [r2, #12]
 8003b90:	e011      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b96:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b9a:	d10c      	bne.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	3304      	adds	r3, #4
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 f8c8 	bl	8003d38 <RCCEx_PLLSAI1_Config>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003bac:	7cfb      	ldrb	r3, [r7, #19]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003bb2:	7cfb      	ldrb	r3, [r7, #19]
 8003bb4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d028      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003bc2:	4b23      	ldr	r3, [pc, #140]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd0:	491f      	ldr	r1, [pc, #124]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003be0:	d106      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003be2:	4b1b      	ldr	r3, [pc, #108]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	4a1a      	ldr	r2, [pc, #104]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bec:	60d3      	str	r3, [r2, #12]
 8003bee:	e011      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bf8:	d10c      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	3304      	adds	r3, #4
 8003bfe:	2101      	movs	r1, #1
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 f899 	bl	8003d38 <RCCEx_PLLSAI1_Config>
 8003c06:	4603      	mov	r3, r0
 8003c08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c0a:	7cfb      	ldrb	r3, [r7, #19]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003c10:	7cfb      	ldrb	r3, [r7, #19]
 8003c12:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d02b      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c20:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c26:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c2e:	4908      	ldr	r1, [pc, #32]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c3e:	d109      	bne.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c40:	4b03      	ldr	r3, [pc, #12]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	4a02      	ldr	r2, [pc, #8]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c4a:	60d3      	str	r3, [r2, #12]
 8003c4c:	e014      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003c4e:	bf00      	nop
 8003c50:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c5c:	d10c      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	3304      	adds	r3, #4
 8003c62:	2101      	movs	r1, #1
 8003c64:	4618      	mov	r0, r3
 8003c66:	f000 f867 	bl	8003d38 <RCCEx_PLLSAI1_Config>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c6e:	7cfb      	ldrb	r3, [r7, #19]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d001      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003c74:	7cfb      	ldrb	r3, [r7, #19]
 8003c76:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d02f      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c84:	4b2b      	ldr	r3, [pc, #172]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c8a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c92:	4928      	ldr	r1, [pc, #160]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ca2:	d10d      	bne.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3304      	adds	r3, #4
 8003ca8:	2102      	movs	r1, #2
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 f844 	bl	8003d38 <RCCEx_PLLSAI1_Config>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cb4:	7cfb      	ldrb	r3, [r7, #19]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d014      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003cba:	7cfb      	ldrb	r3, [r7, #19]
 8003cbc:	74bb      	strb	r3, [r7, #18]
 8003cbe:	e011      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cc8:	d10c      	bne.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	3320      	adds	r3, #32
 8003cce:	2102      	movs	r1, #2
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f000 f925 	bl	8003f20 <RCCEx_PLLSAI2_Config>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cda:	7cfb      	ldrb	r3, [r7, #19]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003ce0:	7cfb      	ldrb	r3, [r7, #19]
 8003ce2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00a      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003cf0:	4b10      	ldr	r3, [pc, #64]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cf6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003cfe:	490d      	ldr	r1, [pc, #52]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00b      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d12:	4b08      	ldr	r3, [pc, #32]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d18:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d22:	4904      	ldr	r1, [pc, #16]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d2a:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3718      	adds	r7, #24
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	40021000 	.word	0x40021000

08003d38 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d46:	4b75      	ldr	r3, [pc, #468]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	f003 0303 	and.w	r3, r3, #3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d018      	beq.n	8003d84 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d52:	4b72      	ldr	r3, [pc, #456]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	f003 0203 	and.w	r2, r3, #3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d10d      	bne.n	8003d7e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
       ||
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d009      	beq.n	8003d7e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d6a:	4b6c      	ldr	r3, [pc, #432]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	091b      	lsrs	r3, r3, #4
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
       ||
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d047      	beq.n	8003e0e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	73fb      	strb	r3, [r7, #15]
 8003d82:	e044      	b.n	8003e0e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2b03      	cmp	r3, #3
 8003d8a:	d018      	beq.n	8003dbe <RCCEx_PLLSAI1_Config+0x86>
 8003d8c:	2b03      	cmp	r3, #3
 8003d8e:	d825      	bhi.n	8003ddc <RCCEx_PLLSAI1_Config+0xa4>
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d002      	beq.n	8003d9a <RCCEx_PLLSAI1_Config+0x62>
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d009      	beq.n	8003dac <RCCEx_PLLSAI1_Config+0x74>
 8003d98:	e020      	b.n	8003ddc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d9a:	4b60      	ldr	r3, [pc, #384]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d11d      	bne.n	8003de2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003daa:	e01a      	b.n	8003de2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003dac:	4b5b      	ldr	r3, [pc, #364]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d116      	bne.n	8003de6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dbc:	e013      	b.n	8003de6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003dbe:	4b57      	ldr	r3, [pc, #348]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d10f      	bne.n	8003dea <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003dca:	4b54      	ldr	r3, [pc, #336]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d109      	bne.n	8003dea <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003dda:	e006      	b.n	8003dea <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	73fb      	strb	r3, [r7, #15]
      break;
 8003de0:	e004      	b.n	8003dec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003de2:	bf00      	nop
 8003de4:	e002      	b.n	8003dec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003de6:	bf00      	nop
 8003de8:	e000      	b.n	8003dec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003dea:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dec:	7bfb      	ldrb	r3, [r7, #15]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10d      	bne.n	8003e0e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003df2:	4b4a      	ldr	r3, [pc, #296]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6819      	ldr	r1, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	3b01      	subs	r3, #1
 8003e04:	011b      	lsls	r3, r3, #4
 8003e06:	430b      	orrs	r3, r1
 8003e08:	4944      	ldr	r1, [pc, #272]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d17d      	bne.n	8003f10 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e14:	4b41      	ldr	r3, [pc, #260]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a40      	ldr	r2, [pc, #256]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e1a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e20:	f7fd fc70 	bl	8001704 <HAL_GetTick>
 8003e24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e26:	e009      	b.n	8003e3c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e28:	f7fd fc6c 	bl	8001704 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d902      	bls.n	8003e3c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	73fb      	strb	r3, [r7, #15]
        break;
 8003e3a:	e005      	b.n	8003e48 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e3c:	4b37      	ldr	r3, [pc, #220]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1ef      	bne.n	8003e28 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d160      	bne.n	8003f10 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d111      	bne.n	8003e78 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e54:	4b31      	ldr	r3, [pc, #196]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003e5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	6892      	ldr	r2, [r2, #8]
 8003e64:	0211      	lsls	r1, r2, #8
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	68d2      	ldr	r2, [r2, #12]
 8003e6a:	0912      	lsrs	r2, r2, #4
 8003e6c:	0452      	lsls	r2, r2, #17
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	492a      	ldr	r1, [pc, #168]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	610b      	str	r3, [r1, #16]
 8003e76:	e027      	b.n	8003ec8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d112      	bne.n	8003ea4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e7e:	4b27      	ldr	r3, [pc, #156]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003e86:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	6892      	ldr	r2, [r2, #8]
 8003e8e:	0211      	lsls	r1, r2, #8
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	6912      	ldr	r2, [r2, #16]
 8003e94:	0852      	lsrs	r2, r2, #1
 8003e96:	3a01      	subs	r2, #1
 8003e98:	0552      	lsls	r2, r2, #21
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	491f      	ldr	r1, [pc, #124]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	610b      	str	r3, [r1, #16]
 8003ea2:	e011      	b.n	8003ec8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ea4:	4b1d      	ldr	r3, [pc, #116]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003eac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6892      	ldr	r2, [r2, #8]
 8003eb4:	0211      	lsls	r1, r2, #8
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6952      	ldr	r2, [r2, #20]
 8003eba:	0852      	lsrs	r2, r2, #1
 8003ebc:	3a01      	subs	r2, #1
 8003ebe:	0652      	lsls	r2, r2, #25
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	4916      	ldr	r1, [pc, #88]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003ec8:	4b14      	ldr	r3, [pc, #80]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a13      	ldr	r2, [pc, #76]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ece:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003ed2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed4:	f7fd fc16 	bl	8001704 <HAL_GetTick>
 8003ed8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003eda:	e009      	b.n	8003ef0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003edc:	f7fd fc12 	bl	8001704 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d902      	bls.n	8003ef0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	73fb      	strb	r3, [r7, #15]
          break;
 8003eee:	e005      	b.n	8003efc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ef0:	4b0a      	ldr	r3, [pc, #40]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d0ef      	beq.n	8003edc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003efc:	7bfb      	ldrb	r3, [r7, #15]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d106      	bne.n	8003f10 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f02:	4b06      	ldr	r3, [pc, #24]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f04:	691a      	ldr	r2, [r3, #16]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	4904      	ldr	r1, [pc, #16]	; (8003f1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40021000 	.word	0x40021000

08003f20 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f2e:	4b6a      	ldr	r3, [pc, #424]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d018      	beq.n	8003f6c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003f3a:	4b67      	ldr	r3, [pc, #412]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	f003 0203 	and.w	r2, r3, #3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d10d      	bne.n	8003f66 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
       ||
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d009      	beq.n	8003f66 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003f52:	4b61      	ldr	r3, [pc, #388]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	091b      	lsrs	r3, r3, #4
 8003f58:	f003 0307 	and.w	r3, r3, #7
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
       ||
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d047      	beq.n	8003ff6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	73fb      	strb	r3, [r7, #15]
 8003f6a:	e044      	b.n	8003ff6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d018      	beq.n	8003fa6 <RCCEx_PLLSAI2_Config+0x86>
 8003f74:	2b03      	cmp	r3, #3
 8003f76:	d825      	bhi.n	8003fc4 <RCCEx_PLLSAI2_Config+0xa4>
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d002      	beq.n	8003f82 <RCCEx_PLLSAI2_Config+0x62>
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d009      	beq.n	8003f94 <RCCEx_PLLSAI2_Config+0x74>
 8003f80:	e020      	b.n	8003fc4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f82:	4b55      	ldr	r3, [pc, #340]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d11d      	bne.n	8003fca <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f92:	e01a      	b.n	8003fca <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f94:	4b50      	ldr	r3, [pc, #320]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d116      	bne.n	8003fce <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fa4:	e013      	b.n	8003fce <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003fa6:	4b4c      	ldr	r3, [pc, #304]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d10f      	bne.n	8003fd2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fb2:	4b49      	ldr	r3, [pc, #292]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d109      	bne.n	8003fd2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003fc2:	e006      	b.n	8003fd2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	73fb      	strb	r3, [r7, #15]
      break;
 8003fc8:	e004      	b.n	8003fd4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fca:	bf00      	nop
 8003fcc:	e002      	b.n	8003fd4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fce:	bf00      	nop
 8003fd0:	e000      	b.n	8003fd4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fd2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003fd4:	7bfb      	ldrb	r3, [r7, #15]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10d      	bne.n	8003ff6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003fda:	4b3f      	ldr	r3, [pc, #252]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6819      	ldr	r1, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	3b01      	subs	r3, #1
 8003fec:	011b      	lsls	r3, r3, #4
 8003fee:	430b      	orrs	r3, r1
 8003ff0:	4939      	ldr	r1, [pc, #228]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d167      	bne.n	80040cc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003ffc:	4b36      	ldr	r3, [pc, #216]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a35      	ldr	r2, [pc, #212]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004002:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004006:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004008:	f7fd fb7c 	bl	8001704 <HAL_GetTick>
 800400c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800400e:	e009      	b.n	8004024 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004010:	f7fd fb78 	bl	8001704 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d902      	bls.n	8004024 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	73fb      	strb	r3, [r7, #15]
        break;
 8004022:	e005      	b.n	8004030 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004024:	4b2c      	ldr	r3, [pc, #176]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1ef      	bne.n	8004010 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004030:	7bfb      	ldrb	r3, [r7, #15]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d14a      	bne.n	80040cc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d111      	bne.n	8004060 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800403c:	4b26      	ldr	r3, [pc, #152]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004044:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	6892      	ldr	r2, [r2, #8]
 800404c:	0211      	lsls	r1, r2, #8
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	68d2      	ldr	r2, [r2, #12]
 8004052:	0912      	lsrs	r2, r2, #4
 8004054:	0452      	lsls	r2, r2, #17
 8004056:	430a      	orrs	r2, r1
 8004058:	491f      	ldr	r1, [pc, #124]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800405a:	4313      	orrs	r3, r2
 800405c:	614b      	str	r3, [r1, #20]
 800405e:	e011      	b.n	8004084 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004060:	4b1d      	ldr	r3, [pc, #116]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004068:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6892      	ldr	r2, [r2, #8]
 8004070:	0211      	lsls	r1, r2, #8
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	6912      	ldr	r2, [r2, #16]
 8004076:	0852      	lsrs	r2, r2, #1
 8004078:	3a01      	subs	r2, #1
 800407a:	0652      	lsls	r2, r2, #25
 800407c:	430a      	orrs	r2, r1
 800407e:	4916      	ldr	r1, [pc, #88]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004080:	4313      	orrs	r3, r2
 8004082:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004084:	4b14      	ldr	r3, [pc, #80]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a13      	ldr	r2, [pc, #76]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800408a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800408e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004090:	f7fd fb38 	bl	8001704 <HAL_GetTick>
 8004094:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004096:	e009      	b.n	80040ac <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004098:	f7fd fb34 	bl	8001704 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d902      	bls.n	80040ac <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	73fb      	strb	r3, [r7, #15]
          break;
 80040aa:	e005      	b.n	80040b8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040ac:	4b0a      	ldr	r3, [pc, #40]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d0ef      	beq.n	8004098 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80040b8:	7bfb      	ldrb	r3, [r7, #15]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d106      	bne.n	80040cc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80040be:	4b06      	ldr	r3, [pc, #24]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c0:	695a      	ldr	r2, [r3, #20]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	4904      	ldr	r1, [pc, #16]	; (80040d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80040cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40021000 	.word	0x40021000

080040dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d101      	bne.n	80040ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e095      	b.n	800421a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d108      	bne.n	8004108 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040fe:	d009      	beq.n	8004114 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	61da      	str	r2, [r3, #28]
 8004106:	e005      	b.n	8004114 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d106      	bne.n	8004134 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f7fd f8d0 	bl	80012d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2202      	movs	r2, #2
 8004138:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800414a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004154:	d902      	bls.n	800415c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004156:	2300      	movs	r3, #0
 8004158:	60fb      	str	r3, [r7, #12]
 800415a:	e002      	b.n	8004162 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800415c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004160:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800416a:	d007      	beq.n	800417c <HAL_SPI_Init+0xa0>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004174:	d002      	beq.n	800417c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800418c:	431a      	orrs	r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	f003 0302 	and.w	r3, r3, #2
 8004196:	431a      	orrs	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	431a      	orrs	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041aa:	431a      	orrs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	69db      	ldr	r3, [r3, #28]
 80041b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80041b4:	431a      	orrs	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041be:	ea42 0103 	orr.w	r1, r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	0c1b      	lsrs	r3, r3, #16
 80041d8:	f003 0204 	and.w	r2, r3, #4
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	431a      	orrs	r2, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ea:	f003 0308 	and.w	r3, r3, #8
 80041ee:	431a      	orrs	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80041f8:	ea42 0103 	orr.w	r1, r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b088      	sub	sp, #32
 8004226:	af00      	add	r7, sp, #0
 8004228:	60f8      	str	r0, [r7, #12]
 800422a:	60b9      	str	r1, [r7, #8]
 800422c:	603b      	str	r3, [r7, #0]
 800422e:	4613      	mov	r3, r2
 8004230:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004232:	2300      	movs	r3, #0
 8004234:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800423c:	2b01      	cmp	r3, #1
 800423e:	d101      	bne.n	8004244 <HAL_SPI_Transmit+0x22>
 8004240:	2302      	movs	r3, #2
 8004242:	e15f      	b.n	8004504 <HAL_SPI_Transmit+0x2e2>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800424c:	f7fd fa5a 	bl	8001704 <HAL_GetTick>
 8004250:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004252:	88fb      	ldrh	r3, [r7, #6]
 8004254:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b01      	cmp	r3, #1
 8004260:	d002      	beq.n	8004268 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004262:	2302      	movs	r3, #2
 8004264:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004266:	e148      	b.n	80044fa <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d002      	beq.n	8004274 <HAL_SPI_Transmit+0x52>
 800426e:	88fb      	ldrh	r3, [r7, #6]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d102      	bne.n	800427a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004278:	e13f      	b.n	80044fa <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2203      	movs	r2, #3
 800427e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	68ba      	ldr	r2, [r7, #8]
 800428c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	88fa      	ldrh	r2, [r7, #6]
 8004292:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	88fa      	ldrh	r2, [r7, #6]
 8004298:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042c4:	d10f      	bne.n	80042e6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f0:	2b40      	cmp	r3, #64	; 0x40
 80042f2:	d007      	beq.n	8004304 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004302:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800430c:	d94f      	bls.n	80043ae <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d002      	beq.n	800431c <HAL_SPI_Transmit+0xfa>
 8004316:	8afb      	ldrh	r3, [r7, #22]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d142      	bne.n	80043a2 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004320:	881a      	ldrh	r2, [r3, #0]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432c:	1c9a      	adds	r2, r3, #2
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004336:	b29b      	uxth	r3, r3
 8004338:	3b01      	subs	r3, #1
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004340:	e02f      	b.n	80043a2 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b02      	cmp	r3, #2
 800434e:	d112      	bne.n	8004376 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004354:	881a      	ldrh	r2, [r3, #0]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004360:	1c9a      	adds	r2, r3, #2
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800436a:	b29b      	uxth	r3, r3
 800436c:	3b01      	subs	r3, #1
 800436e:	b29a      	uxth	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004374:	e015      	b.n	80043a2 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004376:	f7fd f9c5 	bl	8001704 <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	683a      	ldr	r2, [r7, #0]
 8004382:	429a      	cmp	r2, r3
 8004384:	d803      	bhi.n	800438e <HAL_SPI_Transmit+0x16c>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800438c:	d102      	bne.n	8004394 <HAL_SPI_Transmit+0x172>
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d106      	bne.n	80043a2 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80043a0:	e0ab      	b.n	80044fa <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1ca      	bne.n	8004342 <HAL_SPI_Transmit+0x120>
 80043ac:	e080      	b.n	80044b0 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d002      	beq.n	80043bc <HAL_SPI_Transmit+0x19a>
 80043b6:	8afb      	ldrh	r3, [r7, #22]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d174      	bne.n	80044a6 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d912      	bls.n	80043ec <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ca:	881a      	ldrh	r2, [r3, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d6:	1c9a      	adds	r2, r3, #2
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	3b02      	subs	r3, #2
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043ea:	e05c      	b.n	80044a6 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	330c      	adds	r3, #12
 80043f6:	7812      	ldrb	r2, [r2, #0]
 80043f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004408:	b29b      	uxth	r3, r3
 800440a:	3b01      	subs	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004412:	e048      	b.n	80044a6 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b02      	cmp	r3, #2
 8004420:	d12b      	bne.n	800447a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004426:	b29b      	uxth	r3, r3
 8004428:	2b01      	cmp	r3, #1
 800442a:	d912      	bls.n	8004452 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004430:	881a      	ldrh	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443c:	1c9a      	adds	r2, r3, #2
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b02      	subs	r3, #2
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004450:	e029      	b.n	80044a6 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	330c      	adds	r3, #12
 800445c:	7812      	ldrb	r2, [r2, #0]
 800445e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800446e:	b29b      	uxth	r3, r3
 8004470:	3b01      	subs	r3, #1
 8004472:	b29a      	uxth	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004478:	e015      	b.n	80044a6 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800447a:	f7fd f943 	bl	8001704 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	683a      	ldr	r2, [r7, #0]
 8004486:	429a      	cmp	r2, r3
 8004488:	d803      	bhi.n	8004492 <HAL_SPI_Transmit+0x270>
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004490:	d102      	bne.n	8004498 <HAL_SPI_Transmit+0x276>
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d106      	bne.n	80044a6 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80044a4:	e029      	b.n	80044fa <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1b1      	bne.n	8004414 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	6839      	ldr	r1, [r7, #0]
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 fcf9 	bl	8004eac <SPI_EndRxTxTransaction>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d002      	beq.n	80044c6 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2220      	movs	r2, #32
 80044c4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d10a      	bne.n	80044e4 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044ce:	2300      	movs	r3, #0
 80044d0:	613b      	str	r3, [r7, #16]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	613b      	str	r3, [r7, #16]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	613b      	str	r3, [r7, #16]
 80044e2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d002      	beq.n	80044f2 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	77fb      	strb	r3, [r7, #31]
 80044f0:	e003      	b.n	80044fa <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2201      	movs	r2, #1
 80044f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004502:	7ffb      	ldrb	r3, [r7, #31]
}
 8004504:	4618      	mov	r0, r3
 8004506:	3720      	adds	r7, #32
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b088      	sub	sp, #32
 8004510:	af02      	add	r7, sp, #8
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	603b      	str	r3, [r7, #0]
 8004518:	4613      	mov	r3, r2
 800451a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800451c:	2300      	movs	r3, #0
 800451e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b01      	cmp	r3, #1
 800452a:	d002      	beq.n	8004532 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800452c:	2302      	movs	r3, #2
 800452e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004530:	e11a      	b.n	8004768 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800453a:	d112      	bne.n	8004562 <HAL_SPI_Receive+0x56>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10e      	bne.n	8004562 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2204      	movs	r2, #4
 8004548:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800454c:	88fa      	ldrh	r2, [r7, #6]
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	4613      	mov	r3, r2
 8004554:	68ba      	ldr	r2, [r7, #8]
 8004556:	68b9      	ldr	r1, [r7, #8]
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f000 f90e 	bl	800477a <HAL_SPI_TransmitReceive>
 800455e:	4603      	mov	r3, r0
 8004560:	e107      	b.n	8004772 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004568:	2b01      	cmp	r3, #1
 800456a:	d101      	bne.n	8004570 <HAL_SPI_Receive+0x64>
 800456c:	2302      	movs	r3, #2
 800456e:	e100      	b.n	8004772 <HAL_SPI_Receive+0x266>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004578:	f7fd f8c4 	bl	8001704 <HAL_GetTick>
 800457c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d002      	beq.n	800458a <HAL_SPI_Receive+0x7e>
 8004584:	88fb      	ldrh	r3, [r7, #6]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d102      	bne.n	8004590 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800458e:	e0eb      	b.n	8004768 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2204      	movs	r2, #4
 8004594:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	68ba      	ldr	r2, [r7, #8]
 80045a2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	88fa      	ldrh	r2, [r7, #6]
 80045a8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	88fa      	ldrh	r2, [r7, #6]
 80045b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80045da:	d908      	bls.n	80045ee <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80045ea:	605a      	str	r2, [r3, #4]
 80045ec:	e007      	b.n	80045fe <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	685a      	ldr	r2, [r3, #4]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80045fc:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004606:	d10f      	bne.n	8004628 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004616:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004626:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004632:	2b40      	cmp	r3, #64	; 0x40
 8004634:	d007      	beq.n	8004646 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004644:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800464e:	d86f      	bhi.n	8004730 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004650:	e034      	b.n	80046bc <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b01      	cmp	r3, #1
 800465e:	d117      	bne.n	8004690 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f103 020c 	add.w	r2, r3, #12
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466c:	7812      	ldrb	r2, [r2, #0]
 800466e:	b2d2      	uxtb	r2, r2
 8004670:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	1c5a      	adds	r2, r3, #1
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004682:	b29b      	uxth	r3, r3
 8004684:	3b01      	subs	r3, #1
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800468e:	e015      	b.n	80046bc <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004690:	f7fd f838 	bl	8001704 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	429a      	cmp	r2, r3
 800469e:	d803      	bhi.n	80046a8 <HAL_SPI_Receive+0x19c>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a6:	d102      	bne.n	80046ae <HAL_SPI_Receive+0x1a2>
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d106      	bne.n	80046bc <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80046ba:	e055      	b.n	8004768 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1c4      	bne.n	8004652 <HAL_SPI_Receive+0x146>
 80046c8:	e038      	b.n	800473c <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d115      	bne.n	8004704 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68da      	ldr	r2, [r3, #12]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e2:	b292      	uxth	r2, r2
 80046e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ea:	1c9a      	adds	r2, r3, #2
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	3b01      	subs	r3, #1
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004702:	e015      	b.n	8004730 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004704:	f7fc fffe 	bl	8001704 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	683a      	ldr	r2, [r7, #0]
 8004710:	429a      	cmp	r2, r3
 8004712:	d803      	bhi.n	800471c <HAL_SPI_Receive+0x210>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800471a:	d102      	bne.n	8004722 <HAL_SPI_Receive+0x216>
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d106      	bne.n	8004730 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2201      	movs	r2, #1
 800472a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800472e:	e01b      	b.n	8004768 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004736:	b29b      	uxth	r3, r3
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1c6      	bne.n	80046ca <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800473c:	693a      	ldr	r2, [r7, #16]
 800473e:	6839      	ldr	r1, [r7, #0]
 8004740:	68f8      	ldr	r0, [r7, #12]
 8004742:	f000 fb5b 	bl	8004dfc <SPI_EndRxTransaction>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d002      	beq.n	8004752 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2220      	movs	r2, #32
 8004750:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004756:	2b00      	cmp	r3, #0
 8004758:	d002      	beq.n	8004760 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	75fb      	strb	r3, [r7, #23]
 800475e:	e003      	b.n	8004768 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004770:	7dfb      	ldrb	r3, [r7, #23]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3718      	adds	r7, #24
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}

0800477a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b08a      	sub	sp, #40	; 0x28
 800477e:	af00      	add	r7, sp, #0
 8004780:	60f8      	str	r0, [r7, #12]
 8004782:	60b9      	str	r1, [r7, #8]
 8004784:	607a      	str	r2, [r7, #4]
 8004786:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004788:	2301      	movs	r3, #1
 800478a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800478c:	2300      	movs	r3, #0
 800478e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004798:	2b01      	cmp	r3, #1
 800479a:	d101      	bne.n	80047a0 <HAL_SPI_TransmitReceive+0x26>
 800479c:	2302      	movs	r3, #2
 800479e:	e20a      	b.n	8004bb6 <HAL_SPI_TransmitReceive+0x43c>
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047a8:	f7fc ffac 	bl	8001704 <HAL_GetTick>
 80047ac:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80047b4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80047bc:	887b      	ldrh	r3, [r7, #2]
 80047be:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80047c0:	887b      	ldrh	r3, [r7, #2]
 80047c2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047c4:	7efb      	ldrb	r3, [r7, #27]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d00e      	beq.n	80047e8 <HAL_SPI_TransmitReceive+0x6e>
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047d0:	d106      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d102      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x66>
 80047da:	7efb      	ldrb	r3, [r7, #27]
 80047dc:	2b04      	cmp	r3, #4
 80047de:	d003      	beq.n	80047e8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80047e0:	2302      	movs	r3, #2
 80047e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80047e6:	e1e0      	b.n	8004baa <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d005      	beq.n	80047fa <HAL_SPI_TransmitReceive+0x80>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d002      	beq.n	80047fa <HAL_SPI_TransmitReceive+0x80>
 80047f4:	887b      	ldrh	r3, [r7, #2]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d103      	bne.n	8004802 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004800:	e1d3      	b.n	8004baa <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b04      	cmp	r3, #4
 800480c:	d003      	beq.n	8004816 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2205      	movs	r2, #5
 8004812:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	887a      	ldrh	r2, [r7, #2]
 8004826:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	887a      	ldrh	r2, [r7, #2]
 800482e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	68ba      	ldr	r2, [r7, #8]
 8004836:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	887a      	ldrh	r2, [r7, #2]
 800483c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	887a      	ldrh	r2, [r7, #2]
 8004842:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004858:	d802      	bhi.n	8004860 <HAL_SPI_TransmitReceive+0xe6>
 800485a:	8a3b      	ldrh	r3, [r7, #16]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d908      	bls.n	8004872 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800486e:	605a      	str	r2, [r3, #4]
 8004870:	e007      	b.n	8004882 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	685a      	ldr	r2, [r3, #4]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004880:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488c:	2b40      	cmp	r3, #64	; 0x40
 800488e:	d007      	beq.n	80048a0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800489e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048a8:	f240 8081 	bls.w	80049ae <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d002      	beq.n	80048ba <HAL_SPI_TransmitReceive+0x140>
 80048b4:	8a7b      	ldrh	r3, [r7, #18]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d16d      	bne.n	8004996 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048be:	881a      	ldrh	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ca:	1c9a      	adds	r2, r3, #2
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	3b01      	subs	r3, #1
 80048d8:	b29a      	uxth	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048de:	e05a      	b.n	8004996 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d11b      	bne.n	8004926 <HAL_SPI_TransmitReceive+0x1ac>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d016      	beq.n	8004926 <HAL_SPI_TransmitReceive+0x1ac>
 80048f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d113      	bne.n	8004926 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004902:	881a      	ldrh	r2, [r3, #0]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490e:	1c9a      	adds	r2, r3, #2
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004918:	b29b      	uxth	r3, r3
 800491a:	3b01      	subs	r3, #1
 800491c:	b29a      	uxth	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004922:	2300      	movs	r3, #0
 8004924:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	2b01      	cmp	r3, #1
 8004932:	d11c      	bne.n	800496e <HAL_SPI_TransmitReceive+0x1f4>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800493a:	b29b      	uxth	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	d016      	beq.n	800496e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68da      	ldr	r2, [r3, #12]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494a:	b292      	uxth	r2, r2
 800494c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	1c9a      	adds	r2, r3, #2
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800495e:	b29b      	uxth	r3, r3
 8004960:	3b01      	subs	r3, #1
 8004962:	b29a      	uxth	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800496a:	2301      	movs	r3, #1
 800496c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800496e:	f7fc fec9 	bl	8001704 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800497a:	429a      	cmp	r2, r3
 800497c:	d80b      	bhi.n	8004996 <HAL_SPI_TransmitReceive+0x21c>
 800497e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004984:	d007      	beq.n	8004996 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8004994:	e109      	b.n	8004baa <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800499a:	b29b      	uxth	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d19f      	bne.n	80048e0 <HAL_SPI_TransmitReceive+0x166>
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d199      	bne.n	80048e0 <HAL_SPI_TransmitReceive+0x166>
 80049ac:	e0e3      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_SPI_TransmitReceive+0x244>
 80049b6:	8a7b      	ldrh	r3, [r7, #18]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	f040 80cf 	bne.w	8004b5c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d912      	bls.n	80049ee <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049cc:	881a      	ldrh	r2, [r3, #0]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d8:	1c9a      	adds	r2, r3, #2
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	3b02      	subs	r3, #2
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049ec:	e0b6      	b.n	8004b5c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	330c      	adds	r3, #12
 80049f8:	7812      	ldrb	r2, [r2, #0]
 80049fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	b29a      	uxth	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a14:	e0a2      	b.n	8004b5c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f003 0302 	and.w	r3, r3, #2
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d134      	bne.n	8004a8e <HAL_SPI_TransmitReceive+0x314>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d02f      	beq.n	8004a8e <HAL_SPI_TransmitReceive+0x314>
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d12c      	bne.n	8004a8e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d912      	bls.n	8004a64 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a42:	881a      	ldrh	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4e:	1c9a      	adds	r2, r3, #2
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	3b02      	subs	r3, #2
 8004a5c:	b29a      	uxth	r2, r3
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a62:	e012      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	330c      	adds	r3, #12
 8004a6e:	7812      	ldrb	r2, [r2, #0]
 8004a70:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a76:	1c5a      	adds	r2, r3, #1
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	3b01      	subs	r3, #1
 8004a84:	b29a      	uxth	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d148      	bne.n	8004b2e <HAL_SPI_TransmitReceive+0x3b4>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d042      	beq.n	8004b2e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d923      	bls.n	8004afc <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	b292      	uxth	r2, r2
 8004ac0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac6:	1c9a      	adds	r2, r3, #2
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	3b02      	subs	r3, #2
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d81f      	bhi.n	8004b2a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004af8:	605a      	str	r2, [r3, #4]
 8004afa:	e016      	b.n	8004b2a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f103 020c 	add.w	r2, r3, #12
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b08:	7812      	ldrb	r2, [r2, #0]
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	3b01      	subs	r3, #1
 8004b22:	b29a      	uxth	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b2e:	f7fc fde9 	bl	8001704 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d803      	bhi.n	8004b46 <HAL_SPI_TransmitReceive+0x3cc>
 8004b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b44:	d102      	bne.n	8004b4c <HAL_SPI_TransmitReceive+0x3d2>
 8004b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d107      	bne.n	8004b5c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8004b5a:	e026      	b.n	8004baa <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	f47f af57 	bne.w	8004a16 <HAL_SPI_TransmitReceive+0x29c>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f47f af50 	bne.w	8004a16 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b76:	69fa      	ldr	r2, [r7, #28]
 8004b78:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f000 f996 	bl	8004eac <SPI_EndRxTxTransaction>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d005      	beq.n	8004b92 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2220      	movs	r2, #32
 8004b90:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d003      	beq.n	8004ba2 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ba0:	e003      	b.n	8004baa <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004bb2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3728      	adds	r7, #40	; 0x28
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b088      	sub	sp, #32
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004bd0:	f7fc fd98 	bl	8001704 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd8:	1a9b      	subs	r3, r3, r2
 8004bda:	683a      	ldr	r2, [r7, #0]
 8004bdc:	4413      	add	r3, r2
 8004bde:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004be0:	f7fc fd90 	bl	8001704 <HAL_GetTick>
 8004be4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004be6:	4b39      	ldr	r3, [pc, #228]	; (8004ccc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	015b      	lsls	r3, r3, #5
 8004bec:	0d1b      	lsrs	r3, r3, #20
 8004bee:	69fa      	ldr	r2, [r7, #28]
 8004bf0:	fb02 f303 	mul.w	r3, r2, r3
 8004bf4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bf6:	e054      	b.n	8004ca2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfe:	d050      	beq.n	8004ca2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c00:	f7fc fd80 	bl	8001704 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	69fa      	ldr	r2, [r7, #28]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d902      	bls.n	8004c16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d13d      	bne.n	8004c92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c2e:	d111      	bne.n	8004c54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c38:	d004      	beq.n	8004c44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c42:	d107      	bne.n	8004c54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c5c:	d10f      	bne.n	8004c7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c6c:	601a      	str	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e017      	b.n	8004cc2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	3b01      	subs	r3, #1
 8004ca0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689a      	ldr	r2, [r3, #8]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	4013      	ands	r3, r2
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	bf0c      	ite	eq
 8004cb2:	2301      	moveq	r3, #1
 8004cb4:	2300      	movne	r3, #0
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	461a      	mov	r2, r3
 8004cba:	79fb      	ldrb	r3, [r7, #7]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d19b      	bne.n	8004bf8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3720      	adds	r7, #32
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20000000 	.word	0x20000000

08004cd0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b08a      	sub	sp, #40	; 0x28
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
 8004cdc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004ce2:	f7fc fd0f 	bl	8001704 <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cea:	1a9b      	subs	r3, r3, r2
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	4413      	add	r3, r2
 8004cf0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004cf2:	f7fc fd07 	bl	8001704 <HAL_GetTick>
 8004cf6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	330c      	adds	r3, #12
 8004cfe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004d00:	4b3d      	ldr	r3, [pc, #244]	; (8004df8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	4613      	mov	r3, r2
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	4413      	add	r3, r2
 8004d0a:	00da      	lsls	r2, r3, #3
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	0d1b      	lsrs	r3, r3, #20
 8004d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d12:	fb02 f303 	mul.w	r3, r2, r3
 8004d16:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d18:	e060      	b.n	8004ddc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004d20:	d107      	bne.n	8004d32 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d104      	bne.n	8004d32 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004d30:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d38:	d050      	beq.n	8004ddc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d3a:	f7fc fce3 	bl	8001704 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	6a3b      	ldr	r3, [r7, #32]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d902      	bls.n	8004d50 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d13d      	bne.n	8004dcc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d5e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d68:	d111      	bne.n	8004d8e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d72:	d004      	beq.n	8004d7e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d7c:	d107      	bne.n	8004d8e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d8c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d96:	d10f      	bne.n	8004db8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004da6:	601a      	str	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004db6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e010      	b.n	8004dee <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689a      	ldr	r2, [r3, #8]
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	4013      	ands	r3, r2
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d196      	bne.n	8004d1a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3728      	adds	r7, #40	; 0x28
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	20000000 	.word	0x20000000

08004dfc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b086      	sub	sp, #24
 8004e00:	af02      	add	r7, sp, #8
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e10:	d111      	bne.n	8004e36 <SPI_EndRxTransaction+0x3a>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e1a:	d004      	beq.n	8004e26 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e24:	d107      	bne.n	8004e36 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e34:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	9300      	str	r3, [sp, #0]
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	2180      	movs	r1, #128	; 0x80
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f7ff febd 	bl	8004bc0 <SPI_WaitFlagStateUntilTimeout>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d007      	beq.n	8004e5c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e50:	f043 0220 	orr.w	r2, r3, #32
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e023      	b.n	8004ea4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e64:	d11d      	bne.n	8004ea2 <SPI_EndRxTransaction+0xa6>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e6e:	d004      	beq.n	8004e7a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e78:	d113      	bne.n	8004ea2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	9300      	str	r3, [sp, #0]
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f7ff ff22 	bl	8004cd0 <SPI_WaitFifoStateUntilTimeout>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d007      	beq.n	8004ea2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e96:	f043 0220 	orr.w	r2, r3, #32
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e000      	b.n	8004ea4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af02      	add	r7, sp, #8
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f7ff ff03 	bl	8004cd0 <SPI_WaitFifoStateUntilTimeout>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d007      	beq.n	8004ee0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ed4:	f043 0220 	orr.w	r2, r3, #32
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e027      	b.n	8004f30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	2180      	movs	r1, #128	; 0x80
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f7ff fe68 	bl	8004bc0 <SPI_WaitFlagStateUntilTimeout>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d007      	beq.n	8004f06 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004efa:	f043 0220 	orr.w	r2, r3, #32
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e014      	b.n	8004f30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f7ff fedc 	bl	8004cd0 <SPI_WaitFifoStateUntilTimeout>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d007      	beq.n	8004f2e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f22:	f043 0220 	orr.w	r2, r3, #32
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e000      	b.n	8004f30 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3710      	adds	r7, #16
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e040      	b.n	8004fcc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d106      	bne.n	8004f60 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f7fc f9fc 	bl	8001358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2224      	movs	r2, #36	; 0x24
 8004f64:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f022 0201 	bic.w	r2, r2, #1
 8004f74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fb6a 	bl	8005658 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 f8af 	bl	80050e8 <UART_SetConfig>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d101      	bne.n	8004f94 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e01b      	b.n	8004fcc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	685a      	ldr	r2, [r3, #4]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004fa2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	689a      	ldr	r2, [r3, #8]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f042 0201 	orr.w	r2, r2, #1
 8004fc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 fbe9 	bl	800579c <UART_CheckIdleState>
 8004fca:	4603      	mov	r3, r0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3708      	adds	r7, #8
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b08a      	sub	sp, #40	; 0x28
 8004fd8:	af02      	add	r7, sp, #8
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	603b      	str	r3, [r7, #0]
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fe8:	2b20      	cmp	r3, #32
 8004fea:	d178      	bne.n	80050de <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d002      	beq.n	8004ff8 <HAL_UART_Transmit+0x24>
 8004ff2:	88fb      	ldrh	r3, [r7, #6]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e071      	b.n	80050e0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2221      	movs	r2, #33	; 0x21
 8005008:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800500a:	f7fc fb7b 	bl	8001704 <HAL_GetTick>
 800500e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	88fa      	ldrh	r2, [r7, #6]
 8005014:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	88fa      	ldrh	r2, [r7, #6]
 800501c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005028:	d108      	bne.n	800503c <HAL_UART_Transmit+0x68>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d104      	bne.n	800503c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005032:	2300      	movs	r3, #0
 8005034:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	61bb      	str	r3, [r7, #24]
 800503a:	e003      	b.n	8005044 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005040:	2300      	movs	r3, #0
 8005042:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005044:	e030      	b.n	80050a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2200      	movs	r2, #0
 800504e:	2180      	movs	r1, #128	; 0x80
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f000 fc4b 	bl	80058ec <UART_WaitOnFlagUntilTimeout>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d004      	beq.n	8005066 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2220      	movs	r2, #32
 8005060:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e03c      	b.n	80050e0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10b      	bne.n	8005084 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	881a      	ldrh	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005078:	b292      	uxth	r2, r2
 800507a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	3302      	adds	r3, #2
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	e008      	b.n	8005096 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	781a      	ldrb	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	b292      	uxth	r2, r2
 800508e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	3301      	adds	r3, #1
 8005094:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800509c:	b29b      	uxth	r3, r3
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1c8      	bne.n	8005046 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	9300      	str	r3, [sp, #0]
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	2200      	movs	r2, #0
 80050bc:	2140      	movs	r1, #64	; 0x40
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f000 fc14 	bl	80058ec <UART_WaitOnFlagUntilTimeout>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d004      	beq.n	80050d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2220      	movs	r2, #32
 80050ce:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e005      	b.n	80050e0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2220      	movs	r2, #32
 80050d8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80050da:	2300      	movs	r3, #0
 80050dc:	e000      	b.n	80050e0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80050de:	2302      	movs	r3, #2
  }
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3720      	adds	r7, #32
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050ec:	b08a      	sub	sp, #40	; 0x28
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050f2:	2300      	movs	r3, #0
 80050f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	689a      	ldr	r2, [r3, #8]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	691b      	ldr	r3, [r3, #16]
 8005100:	431a      	orrs	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	431a      	orrs	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	4313      	orrs	r3, r2
 800510e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	4ba4      	ldr	r3, [pc, #656]	; (80053a8 <UART_SetConfig+0x2c0>)
 8005118:	4013      	ands	r3, r2
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	6812      	ldr	r2, [r2, #0]
 800511e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005120:	430b      	orrs	r3, r1
 8005122:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	68da      	ldr	r2, [r3, #12]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	430a      	orrs	r2, r1
 8005138:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a99      	ldr	r2, [pc, #612]	; (80053ac <UART_SetConfig+0x2c4>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d004      	beq.n	8005154 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005150:	4313      	orrs	r3, r2
 8005152:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005164:	430a      	orrs	r2, r1
 8005166:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a90      	ldr	r2, [pc, #576]	; (80053b0 <UART_SetConfig+0x2c8>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d126      	bne.n	80051c0 <UART_SetConfig+0xd8>
 8005172:	4b90      	ldr	r3, [pc, #576]	; (80053b4 <UART_SetConfig+0x2cc>)
 8005174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005178:	f003 0303 	and.w	r3, r3, #3
 800517c:	2b03      	cmp	r3, #3
 800517e:	d81b      	bhi.n	80051b8 <UART_SetConfig+0xd0>
 8005180:	a201      	add	r2, pc, #4	; (adr r2, 8005188 <UART_SetConfig+0xa0>)
 8005182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005186:	bf00      	nop
 8005188:	08005199 	.word	0x08005199
 800518c:	080051a9 	.word	0x080051a9
 8005190:	080051a1 	.word	0x080051a1
 8005194:	080051b1 	.word	0x080051b1
 8005198:	2301      	movs	r3, #1
 800519a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800519e:	e116      	b.n	80053ce <UART_SetConfig+0x2e6>
 80051a0:	2302      	movs	r3, #2
 80051a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051a6:	e112      	b.n	80053ce <UART_SetConfig+0x2e6>
 80051a8:	2304      	movs	r3, #4
 80051aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051ae:	e10e      	b.n	80053ce <UART_SetConfig+0x2e6>
 80051b0:	2308      	movs	r3, #8
 80051b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051b6:	e10a      	b.n	80053ce <UART_SetConfig+0x2e6>
 80051b8:	2310      	movs	r3, #16
 80051ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051be:	e106      	b.n	80053ce <UART_SetConfig+0x2e6>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a7c      	ldr	r2, [pc, #496]	; (80053b8 <UART_SetConfig+0x2d0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d138      	bne.n	800523c <UART_SetConfig+0x154>
 80051ca:	4b7a      	ldr	r3, [pc, #488]	; (80053b4 <UART_SetConfig+0x2cc>)
 80051cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051d0:	f003 030c 	and.w	r3, r3, #12
 80051d4:	2b0c      	cmp	r3, #12
 80051d6:	d82d      	bhi.n	8005234 <UART_SetConfig+0x14c>
 80051d8:	a201      	add	r2, pc, #4	; (adr r2, 80051e0 <UART_SetConfig+0xf8>)
 80051da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051de:	bf00      	nop
 80051e0:	08005215 	.word	0x08005215
 80051e4:	08005235 	.word	0x08005235
 80051e8:	08005235 	.word	0x08005235
 80051ec:	08005235 	.word	0x08005235
 80051f0:	08005225 	.word	0x08005225
 80051f4:	08005235 	.word	0x08005235
 80051f8:	08005235 	.word	0x08005235
 80051fc:	08005235 	.word	0x08005235
 8005200:	0800521d 	.word	0x0800521d
 8005204:	08005235 	.word	0x08005235
 8005208:	08005235 	.word	0x08005235
 800520c:	08005235 	.word	0x08005235
 8005210:	0800522d 	.word	0x0800522d
 8005214:	2300      	movs	r3, #0
 8005216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800521a:	e0d8      	b.n	80053ce <UART_SetConfig+0x2e6>
 800521c:	2302      	movs	r3, #2
 800521e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005222:	e0d4      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005224:	2304      	movs	r3, #4
 8005226:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800522a:	e0d0      	b.n	80053ce <UART_SetConfig+0x2e6>
 800522c:	2308      	movs	r3, #8
 800522e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005232:	e0cc      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005234:	2310      	movs	r3, #16
 8005236:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800523a:	e0c8      	b.n	80053ce <UART_SetConfig+0x2e6>
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a5e      	ldr	r2, [pc, #376]	; (80053bc <UART_SetConfig+0x2d4>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d125      	bne.n	8005292 <UART_SetConfig+0x1aa>
 8005246:	4b5b      	ldr	r3, [pc, #364]	; (80053b4 <UART_SetConfig+0x2cc>)
 8005248:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800524c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005250:	2b30      	cmp	r3, #48	; 0x30
 8005252:	d016      	beq.n	8005282 <UART_SetConfig+0x19a>
 8005254:	2b30      	cmp	r3, #48	; 0x30
 8005256:	d818      	bhi.n	800528a <UART_SetConfig+0x1a2>
 8005258:	2b20      	cmp	r3, #32
 800525a:	d00a      	beq.n	8005272 <UART_SetConfig+0x18a>
 800525c:	2b20      	cmp	r3, #32
 800525e:	d814      	bhi.n	800528a <UART_SetConfig+0x1a2>
 8005260:	2b00      	cmp	r3, #0
 8005262:	d002      	beq.n	800526a <UART_SetConfig+0x182>
 8005264:	2b10      	cmp	r3, #16
 8005266:	d008      	beq.n	800527a <UART_SetConfig+0x192>
 8005268:	e00f      	b.n	800528a <UART_SetConfig+0x1a2>
 800526a:	2300      	movs	r3, #0
 800526c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005270:	e0ad      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005272:	2302      	movs	r3, #2
 8005274:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005278:	e0a9      	b.n	80053ce <UART_SetConfig+0x2e6>
 800527a:	2304      	movs	r3, #4
 800527c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005280:	e0a5      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005282:	2308      	movs	r3, #8
 8005284:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005288:	e0a1      	b.n	80053ce <UART_SetConfig+0x2e6>
 800528a:	2310      	movs	r3, #16
 800528c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005290:	e09d      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a4a      	ldr	r2, [pc, #296]	; (80053c0 <UART_SetConfig+0x2d8>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d125      	bne.n	80052e8 <UART_SetConfig+0x200>
 800529c:	4b45      	ldr	r3, [pc, #276]	; (80053b4 <UART_SetConfig+0x2cc>)
 800529e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80052a6:	2bc0      	cmp	r3, #192	; 0xc0
 80052a8:	d016      	beq.n	80052d8 <UART_SetConfig+0x1f0>
 80052aa:	2bc0      	cmp	r3, #192	; 0xc0
 80052ac:	d818      	bhi.n	80052e0 <UART_SetConfig+0x1f8>
 80052ae:	2b80      	cmp	r3, #128	; 0x80
 80052b0:	d00a      	beq.n	80052c8 <UART_SetConfig+0x1e0>
 80052b2:	2b80      	cmp	r3, #128	; 0x80
 80052b4:	d814      	bhi.n	80052e0 <UART_SetConfig+0x1f8>
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d002      	beq.n	80052c0 <UART_SetConfig+0x1d8>
 80052ba:	2b40      	cmp	r3, #64	; 0x40
 80052bc:	d008      	beq.n	80052d0 <UART_SetConfig+0x1e8>
 80052be:	e00f      	b.n	80052e0 <UART_SetConfig+0x1f8>
 80052c0:	2300      	movs	r3, #0
 80052c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052c6:	e082      	b.n	80053ce <UART_SetConfig+0x2e6>
 80052c8:	2302      	movs	r3, #2
 80052ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052ce:	e07e      	b.n	80053ce <UART_SetConfig+0x2e6>
 80052d0:	2304      	movs	r3, #4
 80052d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052d6:	e07a      	b.n	80053ce <UART_SetConfig+0x2e6>
 80052d8:	2308      	movs	r3, #8
 80052da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052de:	e076      	b.n	80053ce <UART_SetConfig+0x2e6>
 80052e0:	2310      	movs	r3, #16
 80052e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052e6:	e072      	b.n	80053ce <UART_SetConfig+0x2e6>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a35      	ldr	r2, [pc, #212]	; (80053c4 <UART_SetConfig+0x2dc>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d12a      	bne.n	8005348 <UART_SetConfig+0x260>
 80052f2:	4b30      	ldr	r3, [pc, #192]	; (80053b4 <UART_SetConfig+0x2cc>)
 80052f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005300:	d01a      	beq.n	8005338 <UART_SetConfig+0x250>
 8005302:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005306:	d81b      	bhi.n	8005340 <UART_SetConfig+0x258>
 8005308:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800530c:	d00c      	beq.n	8005328 <UART_SetConfig+0x240>
 800530e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005312:	d815      	bhi.n	8005340 <UART_SetConfig+0x258>
 8005314:	2b00      	cmp	r3, #0
 8005316:	d003      	beq.n	8005320 <UART_SetConfig+0x238>
 8005318:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800531c:	d008      	beq.n	8005330 <UART_SetConfig+0x248>
 800531e:	e00f      	b.n	8005340 <UART_SetConfig+0x258>
 8005320:	2300      	movs	r3, #0
 8005322:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005326:	e052      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005328:	2302      	movs	r3, #2
 800532a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800532e:	e04e      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005330:	2304      	movs	r3, #4
 8005332:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005336:	e04a      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005338:	2308      	movs	r3, #8
 800533a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800533e:	e046      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005340:	2310      	movs	r3, #16
 8005342:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005346:	e042      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a17      	ldr	r2, [pc, #92]	; (80053ac <UART_SetConfig+0x2c4>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d13a      	bne.n	80053c8 <UART_SetConfig+0x2e0>
 8005352:	4b18      	ldr	r3, [pc, #96]	; (80053b4 <UART_SetConfig+0x2cc>)
 8005354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005358:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800535c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005360:	d01a      	beq.n	8005398 <UART_SetConfig+0x2b0>
 8005362:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005366:	d81b      	bhi.n	80053a0 <UART_SetConfig+0x2b8>
 8005368:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800536c:	d00c      	beq.n	8005388 <UART_SetConfig+0x2a0>
 800536e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005372:	d815      	bhi.n	80053a0 <UART_SetConfig+0x2b8>
 8005374:	2b00      	cmp	r3, #0
 8005376:	d003      	beq.n	8005380 <UART_SetConfig+0x298>
 8005378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800537c:	d008      	beq.n	8005390 <UART_SetConfig+0x2a8>
 800537e:	e00f      	b.n	80053a0 <UART_SetConfig+0x2b8>
 8005380:	2300      	movs	r3, #0
 8005382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005386:	e022      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005388:	2302      	movs	r3, #2
 800538a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800538e:	e01e      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005390:	2304      	movs	r3, #4
 8005392:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005396:	e01a      	b.n	80053ce <UART_SetConfig+0x2e6>
 8005398:	2308      	movs	r3, #8
 800539a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800539e:	e016      	b.n	80053ce <UART_SetConfig+0x2e6>
 80053a0:	2310      	movs	r3, #16
 80053a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053a6:	e012      	b.n	80053ce <UART_SetConfig+0x2e6>
 80053a8:	efff69f3 	.word	0xefff69f3
 80053ac:	40008000 	.word	0x40008000
 80053b0:	40013800 	.word	0x40013800
 80053b4:	40021000 	.word	0x40021000
 80053b8:	40004400 	.word	0x40004400
 80053bc:	40004800 	.word	0x40004800
 80053c0:	40004c00 	.word	0x40004c00
 80053c4:	40005000 	.word	0x40005000
 80053c8:	2310      	movs	r3, #16
 80053ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a9f      	ldr	r2, [pc, #636]	; (8005650 <UART_SetConfig+0x568>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d17a      	bne.n	80054ce <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80053dc:	2b08      	cmp	r3, #8
 80053de:	d824      	bhi.n	800542a <UART_SetConfig+0x342>
 80053e0:	a201      	add	r2, pc, #4	; (adr r2, 80053e8 <UART_SetConfig+0x300>)
 80053e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e6:	bf00      	nop
 80053e8:	0800540d 	.word	0x0800540d
 80053ec:	0800542b 	.word	0x0800542b
 80053f0:	08005415 	.word	0x08005415
 80053f4:	0800542b 	.word	0x0800542b
 80053f8:	0800541b 	.word	0x0800541b
 80053fc:	0800542b 	.word	0x0800542b
 8005400:	0800542b 	.word	0x0800542b
 8005404:	0800542b 	.word	0x0800542b
 8005408:	08005423 	.word	0x08005423
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800540c:	f7fe f91e 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8005410:	61f8      	str	r0, [r7, #28]
        break;
 8005412:	e010      	b.n	8005436 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005414:	4b8f      	ldr	r3, [pc, #572]	; (8005654 <UART_SetConfig+0x56c>)
 8005416:	61fb      	str	r3, [r7, #28]
        break;
 8005418:	e00d      	b.n	8005436 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800541a:	f7fe f87f 	bl	800351c <HAL_RCC_GetSysClockFreq>
 800541e:	61f8      	str	r0, [r7, #28]
        break;
 8005420:	e009      	b.n	8005436 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005422:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005426:	61fb      	str	r3, [r7, #28]
        break;
 8005428:	e005      	b.n	8005436 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800542a:	2300      	movs	r3, #0
 800542c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005434:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	2b00      	cmp	r3, #0
 800543a:	f000 80fb 	beq.w	8005634 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	685a      	ldr	r2, [r3, #4]
 8005442:	4613      	mov	r3, r2
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	4413      	add	r3, r2
 8005448:	69fa      	ldr	r2, [r7, #28]
 800544a:	429a      	cmp	r2, r3
 800544c:	d305      	bcc.n	800545a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005454:	69fa      	ldr	r2, [r7, #28]
 8005456:	429a      	cmp	r2, r3
 8005458:	d903      	bls.n	8005462 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005460:	e0e8      	b.n	8005634 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	2200      	movs	r2, #0
 8005466:	461c      	mov	r4, r3
 8005468:	4615      	mov	r5, r2
 800546a:	f04f 0200 	mov.w	r2, #0
 800546e:	f04f 0300 	mov.w	r3, #0
 8005472:	022b      	lsls	r3, r5, #8
 8005474:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005478:	0222      	lsls	r2, r4, #8
 800547a:	68f9      	ldr	r1, [r7, #12]
 800547c:	6849      	ldr	r1, [r1, #4]
 800547e:	0849      	lsrs	r1, r1, #1
 8005480:	2000      	movs	r0, #0
 8005482:	4688      	mov	r8, r1
 8005484:	4681      	mov	r9, r0
 8005486:	eb12 0a08 	adds.w	sl, r2, r8
 800548a:	eb43 0b09 	adc.w	fp, r3, r9
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	603b      	str	r3, [r7, #0]
 8005496:	607a      	str	r2, [r7, #4]
 8005498:	e9d7 2300 	ldrd	r2, r3, [r7]
 800549c:	4650      	mov	r0, sl
 800549e:	4659      	mov	r1, fp
 80054a0:	f7fa fee6 	bl	8000270 <__aeabi_uldivmod>
 80054a4:	4602      	mov	r2, r0
 80054a6:	460b      	mov	r3, r1
 80054a8:	4613      	mov	r3, r2
 80054aa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054b2:	d308      	bcc.n	80054c6 <UART_SetConfig+0x3de>
 80054b4:	69bb      	ldr	r3, [r7, #24]
 80054b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054ba:	d204      	bcs.n	80054c6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	69ba      	ldr	r2, [r7, #24]
 80054c2:	60da      	str	r2, [r3, #12]
 80054c4:	e0b6      	b.n	8005634 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80054cc:	e0b2      	b.n	8005634 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	69db      	ldr	r3, [r3, #28]
 80054d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054d6:	d15e      	bne.n	8005596 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80054d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d828      	bhi.n	8005532 <UART_SetConfig+0x44a>
 80054e0:	a201      	add	r2, pc, #4	; (adr r2, 80054e8 <UART_SetConfig+0x400>)
 80054e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e6:	bf00      	nop
 80054e8:	0800550d 	.word	0x0800550d
 80054ec:	08005515 	.word	0x08005515
 80054f0:	0800551d 	.word	0x0800551d
 80054f4:	08005533 	.word	0x08005533
 80054f8:	08005523 	.word	0x08005523
 80054fc:	08005533 	.word	0x08005533
 8005500:	08005533 	.word	0x08005533
 8005504:	08005533 	.word	0x08005533
 8005508:	0800552b 	.word	0x0800552b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800550c:	f7fe f89e 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8005510:	61f8      	str	r0, [r7, #28]
        break;
 8005512:	e014      	b.n	800553e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005514:	f7fe f8b0 	bl	8003678 <HAL_RCC_GetPCLK2Freq>
 8005518:	61f8      	str	r0, [r7, #28]
        break;
 800551a:	e010      	b.n	800553e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800551c:	4b4d      	ldr	r3, [pc, #308]	; (8005654 <UART_SetConfig+0x56c>)
 800551e:	61fb      	str	r3, [r7, #28]
        break;
 8005520:	e00d      	b.n	800553e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005522:	f7fd fffb 	bl	800351c <HAL_RCC_GetSysClockFreq>
 8005526:	61f8      	str	r0, [r7, #28]
        break;
 8005528:	e009      	b.n	800553e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800552a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800552e:	61fb      	str	r3, [r7, #28]
        break;
 8005530:	e005      	b.n	800553e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005532:	2300      	movs	r3, #0
 8005534:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800553c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d077      	beq.n	8005634 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	005a      	lsls	r2, r3, #1
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	085b      	lsrs	r3, r3, #1
 800554e:	441a      	add	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	fbb2 f3f3 	udiv	r3, r2, r3
 8005558:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	2b0f      	cmp	r3, #15
 800555e:	d916      	bls.n	800558e <UART_SetConfig+0x4a6>
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005566:	d212      	bcs.n	800558e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	b29b      	uxth	r3, r3
 800556c:	f023 030f 	bic.w	r3, r3, #15
 8005570:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	085b      	lsrs	r3, r3, #1
 8005576:	b29b      	uxth	r3, r3
 8005578:	f003 0307 	and.w	r3, r3, #7
 800557c:	b29a      	uxth	r2, r3
 800557e:	8afb      	ldrh	r3, [r7, #22]
 8005580:	4313      	orrs	r3, r2
 8005582:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	8afa      	ldrh	r2, [r7, #22]
 800558a:	60da      	str	r2, [r3, #12]
 800558c:	e052      	b.n	8005634 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005594:	e04e      	b.n	8005634 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005596:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800559a:	2b08      	cmp	r3, #8
 800559c:	d827      	bhi.n	80055ee <UART_SetConfig+0x506>
 800559e:	a201      	add	r2, pc, #4	; (adr r2, 80055a4 <UART_SetConfig+0x4bc>)
 80055a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a4:	080055c9 	.word	0x080055c9
 80055a8:	080055d1 	.word	0x080055d1
 80055ac:	080055d9 	.word	0x080055d9
 80055b0:	080055ef 	.word	0x080055ef
 80055b4:	080055df 	.word	0x080055df
 80055b8:	080055ef 	.word	0x080055ef
 80055bc:	080055ef 	.word	0x080055ef
 80055c0:	080055ef 	.word	0x080055ef
 80055c4:	080055e7 	.word	0x080055e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055c8:	f7fe f840 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 80055cc:	61f8      	str	r0, [r7, #28]
        break;
 80055ce:	e014      	b.n	80055fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055d0:	f7fe f852 	bl	8003678 <HAL_RCC_GetPCLK2Freq>
 80055d4:	61f8      	str	r0, [r7, #28]
        break;
 80055d6:	e010      	b.n	80055fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055d8:	4b1e      	ldr	r3, [pc, #120]	; (8005654 <UART_SetConfig+0x56c>)
 80055da:	61fb      	str	r3, [r7, #28]
        break;
 80055dc:	e00d      	b.n	80055fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055de:	f7fd ff9d 	bl	800351c <HAL_RCC_GetSysClockFreq>
 80055e2:	61f8      	str	r0, [r7, #28]
        break;
 80055e4:	e009      	b.n	80055fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055ea:	61fb      	str	r3, [r7, #28]
        break;
 80055ec:	e005      	b.n	80055fa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80055ee:	2300      	movs	r3, #0
 80055f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80055f8:	bf00      	nop
    }

    if (pclk != 0U)
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d019      	beq.n	8005634 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	085a      	lsrs	r2, r3, #1
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	441a      	add	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005612:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	2b0f      	cmp	r3, #15
 8005618:	d909      	bls.n	800562e <UART_SetConfig+0x546>
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005620:	d205      	bcs.n	800562e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	60da      	str	r2, [r3, #12]
 800562c:	e002      	b.n	8005634 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005640:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005644:	4618      	mov	r0, r3
 8005646:	3728      	adds	r7, #40	; 0x28
 8005648:	46bd      	mov	sp, r7
 800564a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800564e:	bf00      	nop
 8005650:	40008000 	.word	0x40008000
 8005654:	00f42400 	.word	0x00f42400

08005658 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005664:	f003 0308 	and.w	r3, r3, #8
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00a      	beq.n	8005682 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005686:	f003 0301 	and.w	r3, r3, #1
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00a      	beq.n	80056a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a8:	f003 0302 	and.w	r3, r3, #2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d00a      	beq.n	80056c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	430a      	orrs	r2, r1
 80056c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ca:	f003 0304 	and.w	r3, r3, #4
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00a      	beq.n	80056e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	430a      	orrs	r2, r1
 80056e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ec:	f003 0310 	and.w	r3, r3, #16
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d00a      	beq.n	800570a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570e:	f003 0320 	and.w	r3, r3, #32
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00a      	beq.n	800572c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005734:	2b00      	cmp	r3, #0
 8005736:	d01a      	beq.n	800576e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	430a      	orrs	r2, r1
 800574c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005752:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005756:	d10a      	bne.n	800576e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00a      	beq.n	8005790 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	605a      	str	r2, [r3, #4]
  }
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b098      	sub	sp, #96	; 0x60
 80057a0:	af02      	add	r7, sp, #8
 80057a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057ac:	f7fb ffaa 	bl	8001704 <HAL_GetTick>
 80057b0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0308 	and.w	r3, r3, #8
 80057bc:	2b08      	cmp	r3, #8
 80057be:	d12e      	bne.n	800581e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057c4:	9300      	str	r3, [sp, #0]
 80057c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80057c8:	2200      	movs	r2, #0
 80057ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f88c 	bl	80058ec <UART_WaitOnFlagUntilTimeout>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d021      	beq.n	800581e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e2:	e853 3f00 	ldrex	r3, [r3]
 80057e6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80057e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057ee:	653b      	str	r3, [r7, #80]	; 0x50
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	461a      	mov	r2, r3
 80057f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057f8:	647b      	str	r3, [r7, #68]	; 0x44
 80057fa:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005800:	e841 2300 	strex	r3, r2, [r1]
 8005804:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005806:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1e6      	bne.n	80057da <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2220      	movs	r2, #32
 8005810:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e062      	b.n	80058e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b04      	cmp	r3, #4
 800582a:	d149      	bne.n	80058c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800582c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005830:	9300      	str	r3, [sp, #0]
 8005832:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005834:	2200      	movs	r2, #0
 8005836:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f856 	bl	80058ec <UART_WaitOnFlagUntilTimeout>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d03c      	beq.n	80058c0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584e:	e853 3f00 	ldrex	r3, [r3]
 8005852:	623b      	str	r3, [r7, #32]
   return(result);
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800585a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	461a      	mov	r2, r3
 8005862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005864:	633b      	str	r3, [r7, #48]	; 0x30
 8005866:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005868:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800586a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800586c:	e841 2300 	strex	r3, r2, [r1]
 8005870:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1e6      	bne.n	8005846 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	3308      	adds	r3, #8
 800587e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	e853 3f00 	ldrex	r3, [r3]
 8005886:	60fb      	str	r3, [r7, #12]
   return(result);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f023 0301 	bic.w	r3, r3, #1
 800588e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	3308      	adds	r3, #8
 8005896:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005898:	61fa      	str	r2, [r7, #28]
 800589a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800589c:	69b9      	ldr	r1, [r7, #24]
 800589e:	69fa      	ldr	r2, [r7, #28]
 80058a0:	e841 2300 	strex	r3, r2, [r1]
 80058a4:	617b      	str	r3, [r7, #20]
   return(result);
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1e5      	bne.n	8005878 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2220      	movs	r2, #32
 80058b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e011      	b.n	80058e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2220      	movs	r2, #32
 80058c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3758      	adds	r7, #88	; 0x58
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	4613      	mov	r3, r2
 80058fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058fc:	e049      	b.n	8005992 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005904:	d045      	beq.n	8005992 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005906:	f7fb fefd 	bl	8001704 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	429a      	cmp	r2, r3
 8005914:	d302      	bcc.n	800591c <UART_WaitOnFlagUntilTimeout+0x30>
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d101      	bne.n	8005920 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e048      	b.n	80059b2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0304 	and.w	r3, r3, #4
 800592a:	2b00      	cmp	r3, #0
 800592c:	d031      	beq.n	8005992 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	69db      	ldr	r3, [r3, #28]
 8005934:	f003 0308 	and.w	r3, r3, #8
 8005938:	2b08      	cmp	r3, #8
 800593a:	d110      	bne.n	800595e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2208      	movs	r2, #8
 8005942:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f000 f838 	bl	80059ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2208      	movs	r2, #8
 800594e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e029      	b.n	80059b2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005968:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800596c:	d111      	bne.n	8005992 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005976:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005978:	68f8      	ldr	r0, [r7, #12]
 800597a:	f000 f81e 	bl	80059ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2220      	movs	r2, #32
 8005982:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e00f      	b.n	80059b2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	69da      	ldr	r2, [r3, #28]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	4013      	ands	r3, r2
 800599c:	68ba      	ldr	r2, [r7, #8]
 800599e:	429a      	cmp	r2, r3
 80059a0:	bf0c      	ite	eq
 80059a2:	2301      	moveq	r3, #1
 80059a4:	2300      	movne	r3, #0
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	461a      	mov	r2, r3
 80059aa:	79fb      	ldrb	r3, [r7, #7]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d0a6      	beq.n	80058fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059ba:	b480      	push	{r7}
 80059bc:	b095      	sub	sp, #84	; 0x54
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ca:	e853 3f00 	ldrex	r3, [r3]
 80059ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	461a      	mov	r2, r3
 80059de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059e0:	643b      	str	r3, [r7, #64]	; 0x40
 80059e2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059e8:	e841 2300 	strex	r3, r2, [r1]
 80059ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1e6      	bne.n	80059c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	3308      	adds	r3, #8
 80059fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fc:	6a3b      	ldr	r3, [r7, #32]
 80059fe:	e853 3f00 	ldrex	r3, [r3]
 8005a02:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	f023 0301 	bic.w	r3, r3, #1
 8005a0a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	3308      	adds	r3, #8
 8005a12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a14:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a1c:	e841 2300 	strex	r3, r2, [r1]
 8005a20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1e5      	bne.n	80059f4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d118      	bne.n	8005a62 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	e853 3f00 	ldrex	r3, [r3]
 8005a3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	f023 0310 	bic.w	r3, r3, #16
 8005a44:	647b      	str	r3, [r7, #68]	; 0x44
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a4e:	61bb      	str	r3, [r7, #24]
 8005a50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	6979      	ldr	r1, [r7, #20]
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	e841 2300 	strex	r3, r2, [r1]
 8005a5a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1e6      	bne.n	8005a30 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2220      	movs	r2, #32
 8005a66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005a76:	bf00      	nop
 8005a78:	3754      	adds	r7, #84	; 0x54
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
	...

08005a84 <calloc>:
 8005a84:	4b02      	ldr	r3, [pc, #8]	; (8005a90 <calloc+0xc>)
 8005a86:	460a      	mov	r2, r1
 8005a88:	4601      	mov	r1, r0
 8005a8a:	6818      	ldr	r0, [r3, #0]
 8005a8c:	f000 b802 	b.w	8005a94 <_calloc_r>
 8005a90:	20000064 	.word	0x20000064

08005a94 <_calloc_r>:
 8005a94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a96:	fba1 2402 	umull	r2, r4, r1, r2
 8005a9a:	b94c      	cbnz	r4, 8005ab0 <_calloc_r+0x1c>
 8005a9c:	4611      	mov	r1, r2
 8005a9e:	9201      	str	r2, [sp, #4]
 8005aa0:	f000 f82e 	bl	8005b00 <_malloc_r>
 8005aa4:	9a01      	ldr	r2, [sp, #4]
 8005aa6:	4605      	mov	r5, r0
 8005aa8:	b930      	cbnz	r0, 8005ab8 <_calloc_r+0x24>
 8005aaa:	4628      	mov	r0, r5
 8005aac:	b003      	add	sp, #12
 8005aae:	bd30      	pop	{r4, r5, pc}
 8005ab0:	220c      	movs	r2, #12
 8005ab2:	6002      	str	r2, [r0, #0]
 8005ab4:	2500      	movs	r5, #0
 8005ab6:	e7f8      	b.n	8005aaa <_calloc_r+0x16>
 8005ab8:	4621      	mov	r1, r4
 8005aba:	f000 fb17 	bl	80060ec <memset>
 8005abe:	e7f4      	b.n	8005aaa <_calloc_r+0x16>

08005ac0 <sbrk_aligned>:
 8005ac0:	b570      	push	{r4, r5, r6, lr}
 8005ac2:	4e0e      	ldr	r6, [pc, #56]	; (8005afc <sbrk_aligned+0x3c>)
 8005ac4:	460c      	mov	r4, r1
 8005ac6:	6831      	ldr	r1, [r6, #0]
 8005ac8:	4605      	mov	r5, r0
 8005aca:	b911      	cbnz	r1, 8005ad2 <sbrk_aligned+0x12>
 8005acc:	f000 fb4a 	bl	8006164 <_sbrk_r>
 8005ad0:	6030      	str	r0, [r6, #0]
 8005ad2:	4621      	mov	r1, r4
 8005ad4:	4628      	mov	r0, r5
 8005ad6:	f000 fb45 	bl	8006164 <_sbrk_r>
 8005ada:	1c43      	adds	r3, r0, #1
 8005adc:	d00a      	beq.n	8005af4 <sbrk_aligned+0x34>
 8005ade:	1cc4      	adds	r4, r0, #3
 8005ae0:	f024 0403 	bic.w	r4, r4, #3
 8005ae4:	42a0      	cmp	r0, r4
 8005ae6:	d007      	beq.n	8005af8 <sbrk_aligned+0x38>
 8005ae8:	1a21      	subs	r1, r4, r0
 8005aea:	4628      	mov	r0, r5
 8005aec:	f000 fb3a 	bl	8006164 <_sbrk_r>
 8005af0:	3001      	adds	r0, #1
 8005af2:	d101      	bne.n	8005af8 <sbrk_aligned+0x38>
 8005af4:	f04f 34ff 	mov.w	r4, #4294967295
 8005af8:	4620      	mov	r0, r4
 8005afa:	bd70      	pop	{r4, r5, r6, pc}
 8005afc:	200001d4 	.word	0x200001d4

08005b00 <_malloc_r>:
 8005b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b04:	1ccd      	adds	r5, r1, #3
 8005b06:	f025 0503 	bic.w	r5, r5, #3
 8005b0a:	3508      	adds	r5, #8
 8005b0c:	2d0c      	cmp	r5, #12
 8005b0e:	bf38      	it	cc
 8005b10:	250c      	movcc	r5, #12
 8005b12:	2d00      	cmp	r5, #0
 8005b14:	4607      	mov	r7, r0
 8005b16:	db01      	blt.n	8005b1c <_malloc_r+0x1c>
 8005b18:	42a9      	cmp	r1, r5
 8005b1a:	d905      	bls.n	8005b28 <_malloc_r+0x28>
 8005b1c:	230c      	movs	r3, #12
 8005b1e:	603b      	str	r3, [r7, #0]
 8005b20:	2600      	movs	r6, #0
 8005b22:	4630      	mov	r0, r6
 8005b24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b28:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005bfc <_malloc_r+0xfc>
 8005b2c:	f000 f868 	bl	8005c00 <__malloc_lock>
 8005b30:	f8d8 3000 	ldr.w	r3, [r8]
 8005b34:	461c      	mov	r4, r3
 8005b36:	bb5c      	cbnz	r4, 8005b90 <_malloc_r+0x90>
 8005b38:	4629      	mov	r1, r5
 8005b3a:	4638      	mov	r0, r7
 8005b3c:	f7ff ffc0 	bl	8005ac0 <sbrk_aligned>
 8005b40:	1c43      	adds	r3, r0, #1
 8005b42:	4604      	mov	r4, r0
 8005b44:	d155      	bne.n	8005bf2 <_malloc_r+0xf2>
 8005b46:	f8d8 4000 	ldr.w	r4, [r8]
 8005b4a:	4626      	mov	r6, r4
 8005b4c:	2e00      	cmp	r6, #0
 8005b4e:	d145      	bne.n	8005bdc <_malloc_r+0xdc>
 8005b50:	2c00      	cmp	r4, #0
 8005b52:	d048      	beq.n	8005be6 <_malloc_r+0xe6>
 8005b54:	6823      	ldr	r3, [r4, #0]
 8005b56:	4631      	mov	r1, r6
 8005b58:	4638      	mov	r0, r7
 8005b5a:	eb04 0903 	add.w	r9, r4, r3
 8005b5e:	f000 fb01 	bl	8006164 <_sbrk_r>
 8005b62:	4581      	cmp	r9, r0
 8005b64:	d13f      	bne.n	8005be6 <_malloc_r+0xe6>
 8005b66:	6821      	ldr	r1, [r4, #0]
 8005b68:	1a6d      	subs	r5, r5, r1
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	4638      	mov	r0, r7
 8005b6e:	f7ff ffa7 	bl	8005ac0 <sbrk_aligned>
 8005b72:	3001      	adds	r0, #1
 8005b74:	d037      	beq.n	8005be6 <_malloc_r+0xe6>
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	442b      	add	r3, r5
 8005b7a:	6023      	str	r3, [r4, #0]
 8005b7c:	f8d8 3000 	ldr.w	r3, [r8]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d038      	beq.n	8005bf6 <_malloc_r+0xf6>
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	42a2      	cmp	r2, r4
 8005b88:	d12b      	bne.n	8005be2 <_malloc_r+0xe2>
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	605a      	str	r2, [r3, #4]
 8005b8e:	e00f      	b.n	8005bb0 <_malloc_r+0xb0>
 8005b90:	6822      	ldr	r2, [r4, #0]
 8005b92:	1b52      	subs	r2, r2, r5
 8005b94:	d41f      	bmi.n	8005bd6 <_malloc_r+0xd6>
 8005b96:	2a0b      	cmp	r2, #11
 8005b98:	d917      	bls.n	8005bca <_malloc_r+0xca>
 8005b9a:	1961      	adds	r1, r4, r5
 8005b9c:	42a3      	cmp	r3, r4
 8005b9e:	6025      	str	r5, [r4, #0]
 8005ba0:	bf18      	it	ne
 8005ba2:	6059      	strne	r1, [r3, #4]
 8005ba4:	6863      	ldr	r3, [r4, #4]
 8005ba6:	bf08      	it	eq
 8005ba8:	f8c8 1000 	streq.w	r1, [r8]
 8005bac:	5162      	str	r2, [r4, r5]
 8005bae:	604b      	str	r3, [r1, #4]
 8005bb0:	4638      	mov	r0, r7
 8005bb2:	f104 060b 	add.w	r6, r4, #11
 8005bb6:	f000 f829 	bl	8005c0c <__malloc_unlock>
 8005bba:	f026 0607 	bic.w	r6, r6, #7
 8005bbe:	1d23      	adds	r3, r4, #4
 8005bc0:	1af2      	subs	r2, r6, r3
 8005bc2:	d0ae      	beq.n	8005b22 <_malloc_r+0x22>
 8005bc4:	1b9b      	subs	r3, r3, r6
 8005bc6:	50a3      	str	r3, [r4, r2]
 8005bc8:	e7ab      	b.n	8005b22 <_malloc_r+0x22>
 8005bca:	42a3      	cmp	r3, r4
 8005bcc:	6862      	ldr	r2, [r4, #4]
 8005bce:	d1dd      	bne.n	8005b8c <_malloc_r+0x8c>
 8005bd0:	f8c8 2000 	str.w	r2, [r8]
 8005bd4:	e7ec      	b.n	8005bb0 <_malloc_r+0xb0>
 8005bd6:	4623      	mov	r3, r4
 8005bd8:	6864      	ldr	r4, [r4, #4]
 8005bda:	e7ac      	b.n	8005b36 <_malloc_r+0x36>
 8005bdc:	4634      	mov	r4, r6
 8005bde:	6876      	ldr	r6, [r6, #4]
 8005be0:	e7b4      	b.n	8005b4c <_malloc_r+0x4c>
 8005be2:	4613      	mov	r3, r2
 8005be4:	e7cc      	b.n	8005b80 <_malloc_r+0x80>
 8005be6:	230c      	movs	r3, #12
 8005be8:	603b      	str	r3, [r7, #0]
 8005bea:	4638      	mov	r0, r7
 8005bec:	f000 f80e 	bl	8005c0c <__malloc_unlock>
 8005bf0:	e797      	b.n	8005b22 <_malloc_r+0x22>
 8005bf2:	6025      	str	r5, [r4, #0]
 8005bf4:	e7dc      	b.n	8005bb0 <_malloc_r+0xb0>
 8005bf6:	605b      	str	r3, [r3, #4]
 8005bf8:	deff      	udf	#255	; 0xff
 8005bfa:	bf00      	nop
 8005bfc:	200001d0 	.word	0x200001d0

08005c00 <__malloc_lock>:
 8005c00:	4801      	ldr	r0, [pc, #4]	; (8005c08 <__malloc_lock+0x8>)
 8005c02:	f000 bafc 	b.w	80061fe <__retarget_lock_acquire_recursive>
 8005c06:	bf00      	nop
 8005c08:	20000318 	.word	0x20000318

08005c0c <__malloc_unlock>:
 8005c0c:	4801      	ldr	r0, [pc, #4]	; (8005c14 <__malloc_unlock+0x8>)
 8005c0e:	f000 baf7 	b.w	8006200 <__retarget_lock_release_recursive>
 8005c12:	bf00      	nop
 8005c14:	20000318 	.word	0x20000318

08005c18 <std>:
 8005c18:	2300      	movs	r3, #0
 8005c1a:	b510      	push	{r4, lr}
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	e9c0 3300 	strd	r3, r3, [r0]
 8005c22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c26:	6083      	str	r3, [r0, #8]
 8005c28:	8181      	strh	r1, [r0, #12]
 8005c2a:	6643      	str	r3, [r0, #100]	; 0x64
 8005c2c:	81c2      	strh	r2, [r0, #14]
 8005c2e:	6183      	str	r3, [r0, #24]
 8005c30:	4619      	mov	r1, r3
 8005c32:	2208      	movs	r2, #8
 8005c34:	305c      	adds	r0, #92	; 0x5c
 8005c36:	f000 fa59 	bl	80060ec <memset>
 8005c3a:	4b0d      	ldr	r3, [pc, #52]	; (8005c70 <std+0x58>)
 8005c3c:	6263      	str	r3, [r4, #36]	; 0x24
 8005c3e:	4b0d      	ldr	r3, [pc, #52]	; (8005c74 <std+0x5c>)
 8005c40:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c42:	4b0d      	ldr	r3, [pc, #52]	; (8005c78 <std+0x60>)
 8005c44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c46:	4b0d      	ldr	r3, [pc, #52]	; (8005c7c <std+0x64>)
 8005c48:	6323      	str	r3, [r4, #48]	; 0x30
 8005c4a:	4b0d      	ldr	r3, [pc, #52]	; (8005c80 <std+0x68>)
 8005c4c:	6224      	str	r4, [r4, #32]
 8005c4e:	429c      	cmp	r4, r3
 8005c50:	d006      	beq.n	8005c60 <std+0x48>
 8005c52:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005c56:	4294      	cmp	r4, r2
 8005c58:	d002      	beq.n	8005c60 <std+0x48>
 8005c5a:	33d0      	adds	r3, #208	; 0xd0
 8005c5c:	429c      	cmp	r4, r3
 8005c5e:	d105      	bne.n	8005c6c <std+0x54>
 8005c60:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005c64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c68:	f000 bac8 	b.w	80061fc <__retarget_lock_init_recursive>
 8005c6c:	bd10      	pop	{r4, pc}
 8005c6e:	bf00      	nop
 8005c70:	08005f3d 	.word	0x08005f3d
 8005c74:	08005f5f 	.word	0x08005f5f
 8005c78:	08005f97 	.word	0x08005f97
 8005c7c:	08005fbb 	.word	0x08005fbb
 8005c80:	200001d8 	.word	0x200001d8

08005c84 <stdio_exit_handler>:
 8005c84:	4a02      	ldr	r2, [pc, #8]	; (8005c90 <stdio_exit_handler+0xc>)
 8005c86:	4903      	ldr	r1, [pc, #12]	; (8005c94 <stdio_exit_handler+0x10>)
 8005c88:	4803      	ldr	r0, [pc, #12]	; (8005c98 <stdio_exit_handler+0x14>)
 8005c8a:	f000 b869 	b.w	8005d60 <_fwalk_sglue>
 8005c8e:	bf00      	nop
 8005c90:	2000000c 	.word	0x2000000c
 8005c94:	08006951 	.word	0x08006951
 8005c98:	20000018 	.word	0x20000018

08005c9c <cleanup_stdio>:
 8005c9c:	6841      	ldr	r1, [r0, #4]
 8005c9e:	4b0c      	ldr	r3, [pc, #48]	; (8005cd0 <cleanup_stdio+0x34>)
 8005ca0:	4299      	cmp	r1, r3
 8005ca2:	b510      	push	{r4, lr}
 8005ca4:	4604      	mov	r4, r0
 8005ca6:	d001      	beq.n	8005cac <cleanup_stdio+0x10>
 8005ca8:	f000 fe52 	bl	8006950 <_fflush_r>
 8005cac:	68a1      	ldr	r1, [r4, #8]
 8005cae:	4b09      	ldr	r3, [pc, #36]	; (8005cd4 <cleanup_stdio+0x38>)
 8005cb0:	4299      	cmp	r1, r3
 8005cb2:	d002      	beq.n	8005cba <cleanup_stdio+0x1e>
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	f000 fe4b 	bl	8006950 <_fflush_r>
 8005cba:	68e1      	ldr	r1, [r4, #12]
 8005cbc:	4b06      	ldr	r3, [pc, #24]	; (8005cd8 <cleanup_stdio+0x3c>)
 8005cbe:	4299      	cmp	r1, r3
 8005cc0:	d004      	beq.n	8005ccc <cleanup_stdio+0x30>
 8005cc2:	4620      	mov	r0, r4
 8005cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cc8:	f000 be42 	b.w	8006950 <_fflush_r>
 8005ccc:	bd10      	pop	{r4, pc}
 8005cce:	bf00      	nop
 8005cd0:	200001d8 	.word	0x200001d8
 8005cd4:	20000240 	.word	0x20000240
 8005cd8:	200002a8 	.word	0x200002a8

08005cdc <global_stdio_init.part.0>:
 8005cdc:	b510      	push	{r4, lr}
 8005cde:	4b0b      	ldr	r3, [pc, #44]	; (8005d0c <global_stdio_init.part.0+0x30>)
 8005ce0:	4c0b      	ldr	r4, [pc, #44]	; (8005d10 <global_stdio_init.part.0+0x34>)
 8005ce2:	4a0c      	ldr	r2, [pc, #48]	; (8005d14 <global_stdio_init.part.0+0x38>)
 8005ce4:	601a      	str	r2, [r3, #0]
 8005ce6:	4620      	mov	r0, r4
 8005ce8:	2200      	movs	r2, #0
 8005cea:	2104      	movs	r1, #4
 8005cec:	f7ff ff94 	bl	8005c18 <std>
 8005cf0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	2109      	movs	r1, #9
 8005cf8:	f7ff ff8e 	bl	8005c18 <std>
 8005cfc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005d00:	2202      	movs	r2, #2
 8005d02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d06:	2112      	movs	r1, #18
 8005d08:	f7ff bf86 	b.w	8005c18 <std>
 8005d0c:	20000310 	.word	0x20000310
 8005d10:	200001d8 	.word	0x200001d8
 8005d14:	08005c85 	.word	0x08005c85

08005d18 <__sfp_lock_acquire>:
 8005d18:	4801      	ldr	r0, [pc, #4]	; (8005d20 <__sfp_lock_acquire+0x8>)
 8005d1a:	f000 ba70 	b.w	80061fe <__retarget_lock_acquire_recursive>
 8005d1e:	bf00      	nop
 8005d20:	20000319 	.word	0x20000319

08005d24 <__sfp_lock_release>:
 8005d24:	4801      	ldr	r0, [pc, #4]	; (8005d2c <__sfp_lock_release+0x8>)
 8005d26:	f000 ba6b 	b.w	8006200 <__retarget_lock_release_recursive>
 8005d2a:	bf00      	nop
 8005d2c:	20000319 	.word	0x20000319

08005d30 <__sinit>:
 8005d30:	b510      	push	{r4, lr}
 8005d32:	4604      	mov	r4, r0
 8005d34:	f7ff fff0 	bl	8005d18 <__sfp_lock_acquire>
 8005d38:	6a23      	ldr	r3, [r4, #32]
 8005d3a:	b11b      	cbz	r3, 8005d44 <__sinit+0x14>
 8005d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d40:	f7ff bff0 	b.w	8005d24 <__sfp_lock_release>
 8005d44:	4b04      	ldr	r3, [pc, #16]	; (8005d58 <__sinit+0x28>)
 8005d46:	6223      	str	r3, [r4, #32]
 8005d48:	4b04      	ldr	r3, [pc, #16]	; (8005d5c <__sinit+0x2c>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1f5      	bne.n	8005d3c <__sinit+0xc>
 8005d50:	f7ff ffc4 	bl	8005cdc <global_stdio_init.part.0>
 8005d54:	e7f2      	b.n	8005d3c <__sinit+0xc>
 8005d56:	bf00      	nop
 8005d58:	08005c9d 	.word	0x08005c9d
 8005d5c:	20000310 	.word	0x20000310

08005d60 <_fwalk_sglue>:
 8005d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d64:	4607      	mov	r7, r0
 8005d66:	4688      	mov	r8, r1
 8005d68:	4614      	mov	r4, r2
 8005d6a:	2600      	movs	r6, #0
 8005d6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d70:	f1b9 0901 	subs.w	r9, r9, #1
 8005d74:	d505      	bpl.n	8005d82 <_fwalk_sglue+0x22>
 8005d76:	6824      	ldr	r4, [r4, #0]
 8005d78:	2c00      	cmp	r4, #0
 8005d7a:	d1f7      	bne.n	8005d6c <_fwalk_sglue+0xc>
 8005d7c:	4630      	mov	r0, r6
 8005d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d82:	89ab      	ldrh	r3, [r5, #12]
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d907      	bls.n	8005d98 <_fwalk_sglue+0x38>
 8005d88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	d003      	beq.n	8005d98 <_fwalk_sglue+0x38>
 8005d90:	4629      	mov	r1, r5
 8005d92:	4638      	mov	r0, r7
 8005d94:	47c0      	blx	r8
 8005d96:	4306      	orrs	r6, r0
 8005d98:	3568      	adds	r5, #104	; 0x68
 8005d9a:	e7e9      	b.n	8005d70 <_fwalk_sglue+0x10>

08005d9c <_fwrite_r>:
 8005d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005da0:	9c08      	ldr	r4, [sp, #32]
 8005da2:	468a      	mov	sl, r1
 8005da4:	4690      	mov	r8, r2
 8005da6:	fb02 f903 	mul.w	r9, r2, r3
 8005daa:	4606      	mov	r6, r0
 8005dac:	b118      	cbz	r0, 8005db6 <_fwrite_r+0x1a>
 8005dae:	6a03      	ldr	r3, [r0, #32]
 8005db0:	b90b      	cbnz	r3, 8005db6 <_fwrite_r+0x1a>
 8005db2:	f7ff ffbd 	bl	8005d30 <__sinit>
 8005db6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005db8:	07dd      	lsls	r5, r3, #31
 8005dba:	d405      	bmi.n	8005dc8 <_fwrite_r+0x2c>
 8005dbc:	89a3      	ldrh	r3, [r4, #12]
 8005dbe:	0598      	lsls	r0, r3, #22
 8005dc0:	d402      	bmi.n	8005dc8 <_fwrite_r+0x2c>
 8005dc2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dc4:	f000 fa1b 	bl	80061fe <__retarget_lock_acquire_recursive>
 8005dc8:	89a3      	ldrh	r3, [r4, #12]
 8005dca:	0719      	lsls	r1, r3, #28
 8005dcc:	d516      	bpl.n	8005dfc <_fwrite_r+0x60>
 8005dce:	6923      	ldr	r3, [r4, #16]
 8005dd0:	b1a3      	cbz	r3, 8005dfc <_fwrite_r+0x60>
 8005dd2:	2500      	movs	r5, #0
 8005dd4:	454d      	cmp	r5, r9
 8005dd6:	d01f      	beq.n	8005e18 <_fwrite_r+0x7c>
 8005dd8:	68a7      	ldr	r7, [r4, #8]
 8005dda:	f81a 1005 	ldrb.w	r1, [sl, r5]
 8005dde:	3f01      	subs	r7, #1
 8005de0:	2f00      	cmp	r7, #0
 8005de2:	60a7      	str	r7, [r4, #8]
 8005de4:	da04      	bge.n	8005df0 <_fwrite_r+0x54>
 8005de6:	69a3      	ldr	r3, [r4, #24]
 8005de8:	429f      	cmp	r7, r3
 8005dea:	db0f      	blt.n	8005e0c <_fwrite_r+0x70>
 8005dec:	290a      	cmp	r1, #10
 8005dee:	d00d      	beq.n	8005e0c <_fwrite_r+0x70>
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	6022      	str	r2, [r4, #0]
 8005df6:	7019      	strb	r1, [r3, #0]
 8005df8:	3501      	adds	r5, #1
 8005dfa:	e7eb      	b.n	8005dd4 <_fwrite_r+0x38>
 8005dfc:	4621      	mov	r1, r4
 8005dfe:	4630      	mov	r0, r6
 8005e00:	f000 f91c 	bl	800603c <__swsetup_r>
 8005e04:	2800      	cmp	r0, #0
 8005e06:	d0e4      	beq.n	8005dd2 <_fwrite_r+0x36>
 8005e08:	2500      	movs	r5, #0
 8005e0a:	e005      	b.n	8005e18 <_fwrite_r+0x7c>
 8005e0c:	4622      	mov	r2, r4
 8005e0e:	4630      	mov	r0, r6
 8005e10:	f000 f8d7 	bl	8005fc2 <__swbuf_r>
 8005e14:	3001      	adds	r0, #1
 8005e16:	d1ef      	bne.n	8005df8 <_fwrite_r+0x5c>
 8005e18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e1a:	07da      	lsls	r2, r3, #31
 8005e1c:	d405      	bmi.n	8005e2a <_fwrite_r+0x8e>
 8005e1e:	89a3      	ldrh	r3, [r4, #12]
 8005e20:	059b      	lsls	r3, r3, #22
 8005e22:	d402      	bmi.n	8005e2a <_fwrite_r+0x8e>
 8005e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e26:	f000 f9eb 	bl	8006200 <__retarget_lock_release_recursive>
 8005e2a:	fbb5 f0f8 	udiv	r0, r5, r8
 8005e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08005e34 <fwrite>:
 8005e34:	b507      	push	{r0, r1, r2, lr}
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	460a      	mov	r2, r1
 8005e3c:	4601      	mov	r1, r0
 8005e3e:	4803      	ldr	r0, [pc, #12]	; (8005e4c <fwrite+0x18>)
 8005e40:	6800      	ldr	r0, [r0, #0]
 8005e42:	f7ff ffab 	bl	8005d9c <_fwrite_r>
 8005e46:	b003      	add	sp, #12
 8005e48:	f85d fb04 	ldr.w	pc, [sp], #4
 8005e4c:	20000064 	.word	0x20000064

08005e50 <iprintf>:
 8005e50:	b40f      	push	{r0, r1, r2, r3}
 8005e52:	b507      	push	{r0, r1, r2, lr}
 8005e54:	4906      	ldr	r1, [pc, #24]	; (8005e70 <iprintf+0x20>)
 8005e56:	ab04      	add	r3, sp, #16
 8005e58:	6808      	ldr	r0, [r1, #0]
 8005e5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e5e:	6881      	ldr	r1, [r0, #8]
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	f000 fa45 	bl	80062f0 <_vfiprintf_r>
 8005e66:	b003      	add	sp, #12
 8005e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e6c:	b004      	add	sp, #16
 8005e6e:	4770      	bx	lr
 8005e70:	20000064 	.word	0x20000064

08005e74 <putchar>:
 8005e74:	4b02      	ldr	r3, [pc, #8]	; (8005e80 <putchar+0xc>)
 8005e76:	4601      	mov	r1, r0
 8005e78:	6818      	ldr	r0, [r3, #0]
 8005e7a:	6882      	ldr	r2, [r0, #8]
 8005e7c:	f000 bdf2 	b.w	8006a64 <_putc_r>
 8005e80:	20000064 	.word	0x20000064

08005e84 <_puts_r>:
 8005e84:	6a03      	ldr	r3, [r0, #32]
 8005e86:	b570      	push	{r4, r5, r6, lr}
 8005e88:	6884      	ldr	r4, [r0, #8]
 8005e8a:	4605      	mov	r5, r0
 8005e8c:	460e      	mov	r6, r1
 8005e8e:	b90b      	cbnz	r3, 8005e94 <_puts_r+0x10>
 8005e90:	f7ff ff4e 	bl	8005d30 <__sinit>
 8005e94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e96:	07db      	lsls	r3, r3, #31
 8005e98:	d405      	bmi.n	8005ea6 <_puts_r+0x22>
 8005e9a:	89a3      	ldrh	r3, [r4, #12]
 8005e9c:	0598      	lsls	r0, r3, #22
 8005e9e:	d402      	bmi.n	8005ea6 <_puts_r+0x22>
 8005ea0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ea2:	f000 f9ac 	bl	80061fe <__retarget_lock_acquire_recursive>
 8005ea6:	89a3      	ldrh	r3, [r4, #12]
 8005ea8:	0719      	lsls	r1, r3, #28
 8005eaa:	d513      	bpl.n	8005ed4 <_puts_r+0x50>
 8005eac:	6923      	ldr	r3, [r4, #16]
 8005eae:	b18b      	cbz	r3, 8005ed4 <_puts_r+0x50>
 8005eb0:	3e01      	subs	r6, #1
 8005eb2:	68a3      	ldr	r3, [r4, #8]
 8005eb4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005eb8:	3b01      	subs	r3, #1
 8005eba:	60a3      	str	r3, [r4, #8]
 8005ebc:	b9e9      	cbnz	r1, 8005efa <_puts_r+0x76>
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	da2e      	bge.n	8005f20 <_puts_r+0x9c>
 8005ec2:	4622      	mov	r2, r4
 8005ec4:	210a      	movs	r1, #10
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	f000 f87b 	bl	8005fc2 <__swbuf_r>
 8005ecc:	3001      	adds	r0, #1
 8005ece:	d007      	beq.n	8005ee0 <_puts_r+0x5c>
 8005ed0:	250a      	movs	r5, #10
 8005ed2:	e007      	b.n	8005ee4 <_puts_r+0x60>
 8005ed4:	4621      	mov	r1, r4
 8005ed6:	4628      	mov	r0, r5
 8005ed8:	f000 f8b0 	bl	800603c <__swsetup_r>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	d0e7      	beq.n	8005eb0 <_puts_r+0x2c>
 8005ee0:	f04f 35ff 	mov.w	r5, #4294967295
 8005ee4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ee6:	07da      	lsls	r2, r3, #31
 8005ee8:	d405      	bmi.n	8005ef6 <_puts_r+0x72>
 8005eea:	89a3      	ldrh	r3, [r4, #12]
 8005eec:	059b      	lsls	r3, r3, #22
 8005eee:	d402      	bmi.n	8005ef6 <_puts_r+0x72>
 8005ef0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ef2:	f000 f985 	bl	8006200 <__retarget_lock_release_recursive>
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	bd70      	pop	{r4, r5, r6, pc}
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	da04      	bge.n	8005f08 <_puts_r+0x84>
 8005efe:	69a2      	ldr	r2, [r4, #24]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	dc06      	bgt.n	8005f12 <_puts_r+0x8e>
 8005f04:	290a      	cmp	r1, #10
 8005f06:	d004      	beq.n	8005f12 <_puts_r+0x8e>
 8005f08:	6823      	ldr	r3, [r4, #0]
 8005f0a:	1c5a      	adds	r2, r3, #1
 8005f0c:	6022      	str	r2, [r4, #0]
 8005f0e:	7019      	strb	r1, [r3, #0]
 8005f10:	e7cf      	b.n	8005eb2 <_puts_r+0x2e>
 8005f12:	4622      	mov	r2, r4
 8005f14:	4628      	mov	r0, r5
 8005f16:	f000 f854 	bl	8005fc2 <__swbuf_r>
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	d1c9      	bne.n	8005eb2 <_puts_r+0x2e>
 8005f1e:	e7df      	b.n	8005ee0 <_puts_r+0x5c>
 8005f20:	6823      	ldr	r3, [r4, #0]
 8005f22:	250a      	movs	r5, #10
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	6022      	str	r2, [r4, #0]
 8005f28:	701d      	strb	r5, [r3, #0]
 8005f2a:	e7db      	b.n	8005ee4 <_puts_r+0x60>

08005f2c <puts>:
 8005f2c:	4b02      	ldr	r3, [pc, #8]	; (8005f38 <puts+0xc>)
 8005f2e:	4601      	mov	r1, r0
 8005f30:	6818      	ldr	r0, [r3, #0]
 8005f32:	f7ff bfa7 	b.w	8005e84 <_puts_r>
 8005f36:	bf00      	nop
 8005f38:	20000064 	.word	0x20000064

08005f3c <__sread>:
 8005f3c:	b510      	push	{r4, lr}
 8005f3e:	460c      	mov	r4, r1
 8005f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f44:	f000 f8fc 	bl	8006140 <_read_r>
 8005f48:	2800      	cmp	r0, #0
 8005f4a:	bfab      	itete	ge
 8005f4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f4e:	89a3      	ldrhlt	r3, [r4, #12]
 8005f50:	181b      	addge	r3, r3, r0
 8005f52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005f56:	bfac      	ite	ge
 8005f58:	6563      	strge	r3, [r4, #84]	; 0x54
 8005f5a:	81a3      	strhlt	r3, [r4, #12]
 8005f5c:	bd10      	pop	{r4, pc}

08005f5e <__swrite>:
 8005f5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f62:	461f      	mov	r7, r3
 8005f64:	898b      	ldrh	r3, [r1, #12]
 8005f66:	05db      	lsls	r3, r3, #23
 8005f68:	4605      	mov	r5, r0
 8005f6a:	460c      	mov	r4, r1
 8005f6c:	4616      	mov	r6, r2
 8005f6e:	d505      	bpl.n	8005f7c <__swrite+0x1e>
 8005f70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f74:	2302      	movs	r3, #2
 8005f76:	2200      	movs	r2, #0
 8005f78:	f000 f8d0 	bl	800611c <_lseek_r>
 8005f7c:	89a3      	ldrh	r3, [r4, #12]
 8005f7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f86:	81a3      	strh	r3, [r4, #12]
 8005f88:	4632      	mov	r2, r6
 8005f8a:	463b      	mov	r3, r7
 8005f8c:	4628      	mov	r0, r5
 8005f8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f92:	f000 b8f7 	b.w	8006184 <_write_r>

08005f96 <__sseek>:
 8005f96:	b510      	push	{r4, lr}
 8005f98:	460c      	mov	r4, r1
 8005f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f9e:	f000 f8bd 	bl	800611c <_lseek_r>
 8005fa2:	1c43      	adds	r3, r0, #1
 8005fa4:	89a3      	ldrh	r3, [r4, #12]
 8005fa6:	bf15      	itete	ne
 8005fa8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005faa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005fae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005fb2:	81a3      	strheq	r3, [r4, #12]
 8005fb4:	bf18      	it	ne
 8005fb6:	81a3      	strhne	r3, [r4, #12]
 8005fb8:	bd10      	pop	{r4, pc}

08005fba <__sclose>:
 8005fba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fbe:	f000 b89d 	b.w	80060fc <_close_r>

08005fc2 <__swbuf_r>:
 8005fc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fc4:	460e      	mov	r6, r1
 8005fc6:	4614      	mov	r4, r2
 8005fc8:	4605      	mov	r5, r0
 8005fca:	b118      	cbz	r0, 8005fd4 <__swbuf_r+0x12>
 8005fcc:	6a03      	ldr	r3, [r0, #32]
 8005fce:	b90b      	cbnz	r3, 8005fd4 <__swbuf_r+0x12>
 8005fd0:	f7ff feae 	bl	8005d30 <__sinit>
 8005fd4:	69a3      	ldr	r3, [r4, #24]
 8005fd6:	60a3      	str	r3, [r4, #8]
 8005fd8:	89a3      	ldrh	r3, [r4, #12]
 8005fda:	071a      	lsls	r2, r3, #28
 8005fdc:	d525      	bpl.n	800602a <__swbuf_r+0x68>
 8005fde:	6923      	ldr	r3, [r4, #16]
 8005fe0:	b31b      	cbz	r3, 800602a <__swbuf_r+0x68>
 8005fe2:	6823      	ldr	r3, [r4, #0]
 8005fe4:	6922      	ldr	r2, [r4, #16]
 8005fe6:	1a98      	subs	r0, r3, r2
 8005fe8:	6963      	ldr	r3, [r4, #20]
 8005fea:	b2f6      	uxtb	r6, r6
 8005fec:	4283      	cmp	r3, r0
 8005fee:	4637      	mov	r7, r6
 8005ff0:	dc04      	bgt.n	8005ffc <__swbuf_r+0x3a>
 8005ff2:	4621      	mov	r1, r4
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	f000 fcab 	bl	8006950 <_fflush_r>
 8005ffa:	b9e0      	cbnz	r0, 8006036 <__swbuf_r+0x74>
 8005ffc:	68a3      	ldr	r3, [r4, #8]
 8005ffe:	3b01      	subs	r3, #1
 8006000:	60a3      	str	r3, [r4, #8]
 8006002:	6823      	ldr	r3, [r4, #0]
 8006004:	1c5a      	adds	r2, r3, #1
 8006006:	6022      	str	r2, [r4, #0]
 8006008:	701e      	strb	r6, [r3, #0]
 800600a:	6962      	ldr	r2, [r4, #20]
 800600c:	1c43      	adds	r3, r0, #1
 800600e:	429a      	cmp	r2, r3
 8006010:	d004      	beq.n	800601c <__swbuf_r+0x5a>
 8006012:	89a3      	ldrh	r3, [r4, #12]
 8006014:	07db      	lsls	r3, r3, #31
 8006016:	d506      	bpl.n	8006026 <__swbuf_r+0x64>
 8006018:	2e0a      	cmp	r6, #10
 800601a:	d104      	bne.n	8006026 <__swbuf_r+0x64>
 800601c:	4621      	mov	r1, r4
 800601e:	4628      	mov	r0, r5
 8006020:	f000 fc96 	bl	8006950 <_fflush_r>
 8006024:	b938      	cbnz	r0, 8006036 <__swbuf_r+0x74>
 8006026:	4638      	mov	r0, r7
 8006028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800602a:	4621      	mov	r1, r4
 800602c:	4628      	mov	r0, r5
 800602e:	f000 f805 	bl	800603c <__swsetup_r>
 8006032:	2800      	cmp	r0, #0
 8006034:	d0d5      	beq.n	8005fe2 <__swbuf_r+0x20>
 8006036:	f04f 37ff 	mov.w	r7, #4294967295
 800603a:	e7f4      	b.n	8006026 <__swbuf_r+0x64>

0800603c <__swsetup_r>:
 800603c:	b538      	push	{r3, r4, r5, lr}
 800603e:	4b2a      	ldr	r3, [pc, #168]	; (80060e8 <__swsetup_r+0xac>)
 8006040:	4605      	mov	r5, r0
 8006042:	6818      	ldr	r0, [r3, #0]
 8006044:	460c      	mov	r4, r1
 8006046:	b118      	cbz	r0, 8006050 <__swsetup_r+0x14>
 8006048:	6a03      	ldr	r3, [r0, #32]
 800604a:	b90b      	cbnz	r3, 8006050 <__swsetup_r+0x14>
 800604c:	f7ff fe70 	bl	8005d30 <__sinit>
 8006050:	89a3      	ldrh	r3, [r4, #12]
 8006052:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006056:	0718      	lsls	r0, r3, #28
 8006058:	d422      	bmi.n	80060a0 <__swsetup_r+0x64>
 800605a:	06d9      	lsls	r1, r3, #27
 800605c:	d407      	bmi.n	800606e <__swsetup_r+0x32>
 800605e:	2309      	movs	r3, #9
 8006060:	602b      	str	r3, [r5, #0]
 8006062:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006066:	81a3      	strh	r3, [r4, #12]
 8006068:	f04f 30ff 	mov.w	r0, #4294967295
 800606c:	e034      	b.n	80060d8 <__swsetup_r+0x9c>
 800606e:	0758      	lsls	r0, r3, #29
 8006070:	d512      	bpl.n	8006098 <__swsetup_r+0x5c>
 8006072:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006074:	b141      	cbz	r1, 8006088 <__swsetup_r+0x4c>
 8006076:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800607a:	4299      	cmp	r1, r3
 800607c:	d002      	beq.n	8006084 <__swsetup_r+0x48>
 800607e:	4628      	mov	r0, r5
 8006080:	f000 f8c0 	bl	8006204 <_free_r>
 8006084:	2300      	movs	r3, #0
 8006086:	6363      	str	r3, [r4, #52]	; 0x34
 8006088:	89a3      	ldrh	r3, [r4, #12]
 800608a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800608e:	81a3      	strh	r3, [r4, #12]
 8006090:	2300      	movs	r3, #0
 8006092:	6063      	str	r3, [r4, #4]
 8006094:	6923      	ldr	r3, [r4, #16]
 8006096:	6023      	str	r3, [r4, #0]
 8006098:	89a3      	ldrh	r3, [r4, #12]
 800609a:	f043 0308 	orr.w	r3, r3, #8
 800609e:	81a3      	strh	r3, [r4, #12]
 80060a0:	6923      	ldr	r3, [r4, #16]
 80060a2:	b94b      	cbnz	r3, 80060b8 <__swsetup_r+0x7c>
 80060a4:	89a3      	ldrh	r3, [r4, #12]
 80060a6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80060aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060ae:	d003      	beq.n	80060b8 <__swsetup_r+0x7c>
 80060b0:	4621      	mov	r1, r4
 80060b2:	4628      	mov	r0, r5
 80060b4:	f000 fc9a 	bl	80069ec <__smakebuf_r>
 80060b8:	89a0      	ldrh	r0, [r4, #12]
 80060ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060be:	f010 0301 	ands.w	r3, r0, #1
 80060c2:	d00a      	beq.n	80060da <__swsetup_r+0x9e>
 80060c4:	2300      	movs	r3, #0
 80060c6:	60a3      	str	r3, [r4, #8]
 80060c8:	6963      	ldr	r3, [r4, #20]
 80060ca:	425b      	negs	r3, r3
 80060cc:	61a3      	str	r3, [r4, #24]
 80060ce:	6923      	ldr	r3, [r4, #16]
 80060d0:	b943      	cbnz	r3, 80060e4 <__swsetup_r+0xa8>
 80060d2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80060d6:	d1c4      	bne.n	8006062 <__swsetup_r+0x26>
 80060d8:	bd38      	pop	{r3, r4, r5, pc}
 80060da:	0781      	lsls	r1, r0, #30
 80060dc:	bf58      	it	pl
 80060de:	6963      	ldrpl	r3, [r4, #20]
 80060e0:	60a3      	str	r3, [r4, #8]
 80060e2:	e7f4      	b.n	80060ce <__swsetup_r+0x92>
 80060e4:	2000      	movs	r0, #0
 80060e6:	e7f7      	b.n	80060d8 <__swsetup_r+0x9c>
 80060e8:	20000064 	.word	0x20000064

080060ec <memset>:
 80060ec:	4402      	add	r2, r0
 80060ee:	4603      	mov	r3, r0
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d100      	bne.n	80060f6 <memset+0xa>
 80060f4:	4770      	bx	lr
 80060f6:	f803 1b01 	strb.w	r1, [r3], #1
 80060fa:	e7f9      	b.n	80060f0 <memset+0x4>

080060fc <_close_r>:
 80060fc:	b538      	push	{r3, r4, r5, lr}
 80060fe:	4d06      	ldr	r5, [pc, #24]	; (8006118 <_close_r+0x1c>)
 8006100:	2300      	movs	r3, #0
 8006102:	4604      	mov	r4, r0
 8006104:	4608      	mov	r0, r1
 8006106:	602b      	str	r3, [r5, #0]
 8006108:	f7fb f9e5 	bl	80014d6 <_close>
 800610c:	1c43      	adds	r3, r0, #1
 800610e:	d102      	bne.n	8006116 <_close_r+0x1a>
 8006110:	682b      	ldr	r3, [r5, #0]
 8006112:	b103      	cbz	r3, 8006116 <_close_r+0x1a>
 8006114:	6023      	str	r3, [r4, #0]
 8006116:	bd38      	pop	{r3, r4, r5, pc}
 8006118:	20000314 	.word	0x20000314

0800611c <_lseek_r>:
 800611c:	b538      	push	{r3, r4, r5, lr}
 800611e:	4d07      	ldr	r5, [pc, #28]	; (800613c <_lseek_r+0x20>)
 8006120:	4604      	mov	r4, r0
 8006122:	4608      	mov	r0, r1
 8006124:	4611      	mov	r1, r2
 8006126:	2200      	movs	r2, #0
 8006128:	602a      	str	r2, [r5, #0]
 800612a:	461a      	mov	r2, r3
 800612c:	f7fb f9fa 	bl	8001524 <_lseek>
 8006130:	1c43      	adds	r3, r0, #1
 8006132:	d102      	bne.n	800613a <_lseek_r+0x1e>
 8006134:	682b      	ldr	r3, [r5, #0]
 8006136:	b103      	cbz	r3, 800613a <_lseek_r+0x1e>
 8006138:	6023      	str	r3, [r4, #0]
 800613a:	bd38      	pop	{r3, r4, r5, pc}
 800613c:	20000314 	.word	0x20000314

08006140 <_read_r>:
 8006140:	b538      	push	{r3, r4, r5, lr}
 8006142:	4d07      	ldr	r5, [pc, #28]	; (8006160 <_read_r+0x20>)
 8006144:	4604      	mov	r4, r0
 8006146:	4608      	mov	r0, r1
 8006148:	4611      	mov	r1, r2
 800614a:	2200      	movs	r2, #0
 800614c:	602a      	str	r2, [r5, #0]
 800614e:	461a      	mov	r2, r3
 8006150:	f7fb f988 	bl	8001464 <_read>
 8006154:	1c43      	adds	r3, r0, #1
 8006156:	d102      	bne.n	800615e <_read_r+0x1e>
 8006158:	682b      	ldr	r3, [r5, #0]
 800615a:	b103      	cbz	r3, 800615e <_read_r+0x1e>
 800615c:	6023      	str	r3, [r4, #0]
 800615e:	bd38      	pop	{r3, r4, r5, pc}
 8006160:	20000314 	.word	0x20000314

08006164 <_sbrk_r>:
 8006164:	b538      	push	{r3, r4, r5, lr}
 8006166:	4d06      	ldr	r5, [pc, #24]	; (8006180 <_sbrk_r+0x1c>)
 8006168:	2300      	movs	r3, #0
 800616a:	4604      	mov	r4, r0
 800616c:	4608      	mov	r0, r1
 800616e:	602b      	str	r3, [r5, #0]
 8006170:	f7fb f9e6 	bl	8001540 <_sbrk>
 8006174:	1c43      	adds	r3, r0, #1
 8006176:	d102      	bne.n	800617e <_sbrk_r+0x1a>
 8006178:	682b      	ldr	r3, [r5, #0]
 800617a:	b103      	cbz	r3, 800617e <_sbrk_r+0x1a>
 800617c:	6023      	str	r3, [r4, #0]
 800617e:	bd38      	pop	{r3, r4, r5, pc}
 8006180:	20000314 	.word	0x20000314

08006184 <_write_r>:
 8006184:	b538      	push	{r3, r4, r5, lr}
 8006186:	4d07      	ldr	r5, [pc, #28]	; (80061a4 <_write_r+0x20>)
 8006188:	4604      	mov	r4, r0
 800618a:	4608      	mov	r0, r1
 800618c:	4611      	mov	r1, r2
 800618e:	2200      	movs	r2, #0
 8006190:	602a      	str	r2, [r5, #0]
 8006192:	461a      	mov	r2, r3
 8006194:	f7fb f983 	bl	800149e <_write>
 8006198:	1c43      	adds	r3, r0, #1
 800619a:	d102      	bne.n	80061a2 <_write_r+0x1e>
 800619c:	682b      	ldr	r3, [r5, #0]
 800619e:	b103      	cbz	r3, 80061a2 <_write_r+0x1e>
 80061a0:	6023      	str	r3, [r4, #0]
 80061a2:	bd38      	pop	{r3, r4, r5, pc}
 80061a4:	20000314 	.word	0x20000314

080061a8 <__errno>:
 80061a8:	4b01      	ldr	r3, [pc, #4]	; (80061b0 <__errno+0x8>)
 80061aa:	6818      	ldr	r0, [r3, #0]
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	20000064 	.word	0x20000064

080061b4 <__libc_init_array>:
 80061b4:	b570      	push	{r4, r5, r6, lr}
 80061b6:	4d0d      	ldr	r5, [pc, #52]	; (80061ec <__libc_init_array+0x38>)
 80061b8:	4c0d      	ldr	r4, [pc, #52]	; (80061f0 <__libc_init_array+0x3c>)
 80061ba:	1b64      	subs	r4, r4, r5
 80061bc:	10a4      	asrs	r4, r4, #2
 80061be:	2600      	movs	r6, #0
 80061c0:	42a6      	cmp	r6, r4
 80061c2:	d109      	bne.n	80061d8 <__libc_init_array+0x24>
 80061c4:	4d0b      	ldr	r5, [pc, #44]	; (80061f4 <__libc_init_array+0x40>)
 80061c6:	4c0c      	ldr	r4, [pc, #48]	; (80061f8 <__libc_init_array+0x44>)
 80061c8:	f000 fca2 	bl	8006b10 <_init>
 80061cc:	1b64      	subs	r4, r4, r5
 80061ce:	10a4      	asrs	r4, r4, #2
 80061d0:	2600      	movs	r6, #0
 80061d2:	42a6      	cmp	r6, r4
 80061d4:	d105      	bne.n	80061e2 <__libc_init_array+0x2e>
 80061d6:	bd70      	pop	{r4, r5, r6, pc}
 80061d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80061dc:	4798      	blx	r3
 80061de:	3601      	adds	r6, #1
 80061e0:	e7ee      	b.n	80061c0 <__libc_init_array+0xc>
 80061e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80061e6:	4798      	blx	r3
 80061e8:	3601      	adds	r6, #1
 80061ea:	e7f2      	b.n	80061d2 <__libc_init_array+0x1e>
 80061ec:	0800710c 	.word	0x0800710c
 80061f0:	0800710c 	.word	0x0800710c
 80061f4:	0800710c 	.word	0x0800710c
 80061f8:	08007110 	.word	0x08007110

080061fc <__retarget_lock_init_recursive>:
 80061fc:	4770      	bx	lr

080061fe <__retarget_lock_acquire_recursive>:
 80061fe:	4770      	bx	lr

08006200 <__retarget_lock_release_recursive>:
 8006200:	4770      	bx	lr
	...

08006204 <_free_r>:
 8006204:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006206:	2900      	cmp	r1, #0
 8006208:	d044      	beq.n	8006294 <_free_r+0x90>
 800620a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800620e:	9001      	str	r0, [sp, #4]
 8006210:	2b00      	cmp	r3, #0
 8006212:	f1a1 0404 	sub.w	r4, r1, #4
 8006216:	bfb8      	it	lt
 8006218:	18e4      	addlt	r4, r4, r3
 800621a:	f7ff fcf1 	bl	8005c00 <__malloc_lock>
 800621e:	4a1e      	ldr	r2, [pc, #120]	; (8006298 <_free_r+0x94>)
 8006220:	9801      	ldr	r0, [sp, #4]
 8006222:	6813      	ldr	r3, [r2, #0]
 8006224:	b933      	cbnz	r3, 8006234 <_free_r+0x30>
 8006226:	6063      	str	r3, [r4, #4]
 8006228:	6014      	str	r4, [r2, #0]
 800622a:	b003      	add	sp, #12
 800622c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006230:	f7ff bcec 	b.w	8005c0c <__malloc_unlock>
 8006234:	42a3      	cmp	r3, r4
 8006236:	d908      	bls.n	800624a <_free_r+0x46>
 8006238:	6825      	ldr	r5, [r4, #0]
 800623a:	1961      	adds	r1, r4, r5
 800623c:	428b      	cmp	r3, r1
 800623e:	bf01      	itttt	eq
 8006240:	6819      	ldreq	r1, [r3, #0]
 8006242:	685b      	ldreq	r3, [r3, #4]
 8006244:	1949      	addeq	r1, r1, r5
 8006246:	6021      	streq	r1, [r4, #0]
 8006248:	e7ed      	b.n	8006226 <_free_r+0x22>
 800624a:	461a      	mov	r2, r3
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	b10b      	cbz	r3, 8006254 <_free_r+0x50>
 8006250:	42a3      	cmp	r3, r4
 8006252:	d9fa      	bls.n	800624a <_free_r+0x46>
 8006254:	6811      	ldr	r1, [r2, #0]
 8006256:	1855      	adds	r5, r2, r1
 8006258:	42a5      	cmp	r5, r4
 800625a:	d10b      	bne.n	8006274 <_free_r+0x70>
 800625c:	6824      	ldr	r4, [r4, #0]
 800625e:	4421      	add	r1, r4
 8006260:	1854      	adds	r4, r2, r1
 8006262:	42a3      	cmp	r3, r4
 8006264:	6011      	str	r1, [r2, #0]
 8006266:	d1e0      	bne.n	800622a <_free_r+0x26>
 8006268:	681c      	ldr	r4, [r3, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	6053      	str	r3, [r2, #4]
 800626e:	440c      	add	r4, r1
 8006270:	6014      	str	r4, [r2, #0]
 8006272:	e7da      	b.n	800622a <_free_r+0x26>
 8006274:	d902      	bls.n	800627c <_free_r+0x78>
 8006276:	230c      	movs	r3, #12
 8006278:	6003      	str	r3, [r0, #0]
 800627a:	e7d6      	b.n	800622a <_free_r+0x26>
 800627c:	6825      	ldr	r5, [r4, #0]
 800627e:	1961      	adds	r1, r4, r5
 8006280:	428b      	cmp	r3, r1
 8006282:	bf04      	itt	eq
 8006284:	6819      	ldreq	r1, [r3, #0]
 8006286:	685b      	ldreq	r3, [r3, #4]
 8006288:	6063      	str	r3, [r4, #4]
 800628a:	bf04      	itt	eq
 800628c:	1949      	addeq	r1, r1, r5
 800628e:	6021      	streq	r1, [r4, #0]
 8006290:	6054      	str	r4, [r2, #4]
 8006292:	e7ca      	b.n	800622a <_free_r+0x26>
 8006294:	b003      	add	sp, #12
 8006296:	bd30      	pop	{r4, r5, pc}
 8006298:	200001d0 	.word	0x200001d0

0800629c <__sfputc_r>:
 800629c:	6893      	ldr	r3, [r2, #8]
 800629e:	3b01      	subs	r3, #1
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	b410      	push	{r4}
 80062a4:	6093      	str	r3, [r2, #8]
 80062a6:	da08      	bge.n	80062ba <__sfputc_r+0x1e>
 80062a8:	6994      	ldr	r4, [r2, #24]
 80062aa:	42a3      	cmp	r3, r4
 80062ac:	db01      	blt.n	80062b2 <__sfputc_r+0x16>
 80062ae:	290a      	cmp	r1, #10
 80062b0:	d103      	bne.n	80062ba <__sfputc_r+0x1e>
 80062b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062b6:	f7ff be84 	b.w	8005fc2 <__swbuf_r>
 80062ba:	6813      	ldr	r3, [r2, #0]
 80062bc:	1c58      	adds	r0, r3, #1
 80062be:	6010      	str	r0, [r2, #0]
 80062c0:	7019      	strb	r1, [r3, #0]
 80062c2:	4608      	mov	r0, r1
 80062c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062c8:	4770      	bx	lr

080062ca <__sfputs_r>:
 80062ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062cc:	4606      	mov	r6, r0
 80062ce:	460f      	mov	r7, r1
 80062d0:	4614      	mov	r4, r2
 80062d2:	18d5      	adds	r5, r2, r3
 80062d4:	42ac      	cmp	r4, r5
 80062d6:	d101      	bne.n	80062dc <__sfputs_r+0x12>
 80062d8:	2000      	movs	r0, #0
 80062da:	e007      	b.n	80062ec <__sfputs_r+0x22>
 80062dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062e0:	463a      	mov	r2, r7
 80062e2:	4630      	mov	r0, r6
 80062e4:	f7ff ffda 	bl	800629c <__sfputc_r>
 80062e8:	1c43      	adds	r3, r0, #1
 80062ea:	d1f3      	bne.n	80062d4 <__sfputs_r+0xa>
 80062ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080062f0 <_vfiprintf_r>:
 80062f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f4:	460d      	mov	r5, r1
 80062f6:	b09d      	sub	sp, #116	; 0x74
 80062f8:	4614      	mov	r4, r2
 80062fa:	4698      	mov	r8, r3
 80062fc:	4606      	mov	r6, r0
 80062fe:	b118      	cbz	r0, 8006308 <_vfiprintf_r+0x18>
 8006300:	6a03      	ldr	r3, [r0, #32]
 8006302:	b90b      	cbnz	r3, 8006308 <_vfiprintf_r+0x18>
 8006304:	f7ff fd14 	bl	8005d30 <__sinit>
 8006308:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800630a:	07d9      	lsls	r1, r3, #31
 800630c:	d405      	bmi.n	800631a <_vfiprintf_r+0x2a>
 800630e:	89ab      	ldrh	r3, [r5, #12]
 8006310:	059a      	lsls	r2, r3, #22
 8006312:	d402      	bmi.n	800631a <_vfiprintf_r+0x2a>
 8006314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006316:	f7ff ff72 	bl	80061fe <__retarget_lock_acquire_recursive>
 800631a:	89ab      	ldrh	r3, [r5, #12]
 800631c:	071b      	lsls	r3, r3, #28
 800631e:	d501      	bpl.n	8006324 <_vfiprintf_r+0x34>
 8006320:	692b      	ldr	r3, [r5, #16]
 8006322:	b99b      	cbnz	r3, 800634c <_vfiprintf_r+0x5c>
 8006324:	4629      	mov	r1, r5
 8006326:	4630      	mov	r0, r6
 8006328:	f7ff fe88 	bl	800603c <__swsetup_r>
 800632c:	b170      	cbz	r0, 800634c <_vfiprintf_r+0x5c>
 800632e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006330:	07dc      	lsls	r4, r3, #31
 8006332:	d504      	bpl.n	800633e <_vfiprintf_r+0x4e>
 8006334:	f04f 30ff 	mov.w	r0, #4294967295
 8006338:	b01d      	add	sp, #116	; 0x74
 800633a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800633e:	89ab      	ldrh	r3, [r5, #12]
 8006340:	0598      	lsls	r0, r3, #22
 8006342:	d4f7      	bmi.n	8006334 <_vfiprintf_r+0x44>
 8006344:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006346:	f7ff ff5b 	bl	8006200 <__retarget_lock_release_recursive>
 800634a:	e7f3      	b.n	8006334 <_vfiprintf_r+0x44>
 800634c:	2300      	movs	r3, #0
 800634e:	9309      	str	r3, [sp, #36]	; 0x24
 8006350:	2320      	movs	r3, #32
 8006352:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006356:	f8cd 800c 	str.w	r8, [sp, #12]
 800635a:	2330      	movs	r3, #48	; 0x30
 800635c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006510 <_vfiprintf_r+0x220>
 8006360:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006364:	f04f 0901 	mov.w	r9, #1
 8006368:	4623      	mov	r3, r4
 800636a:	469a      	mov	sl, r3
 800636c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006370:	b10a      	cbz	r2, 8006376 <_vfiprintf_r+0x86>
 8006372:	2a25      	cmp	r2, #37	; 0x25
 8006374:	d1f9      	bne.n	800636a <_vfiprintf_r+0x7a>
 8006376:	ebba 0b04 	subs.w	fp, sl, r4
 800637a:	d00b      	beq.n	8006394 <_vfiprintf_r+0xa4>
 800637c:	465b      	mov	r3, fp
 800637e:	4622      	mov	r2, r4
 8006380:	4629      	mov	r1, r5
 8006382:	4630      	mov	r0, r6
 8006384:	f7ff ffa1 	bl	80062ca <__sfputs_r>
 8006388:	3001      	adds	r0, #1
 800638a:	f000 80a9 	beq.w	80064e0 <_vfiprintf_r+0x1f0>
 800638e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006390:	445a      	add	r2, fp
 8006392:	9209      	str	r2, [sp, #36]	; 0x24
 8006394:	f89a 3000 	ldrb.w	r3, [sl]
 8006398:	2b00      	cmp	r3, #0
 800639a:	f000 80a1 	beq.w	80064e0 <_vfiprintf_r+0x1f0>
 800639e:	2300      	movs	r3, #0
 80063a0:	f04f 32ff 	mov.w	r2, #4294967295
 80063a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063a8:	f10a 0a01 	add.w	sl, sl, #1
 80063ac:	9304      	str	r3, [sp, #16]
 80063ae:	9307      	str	r3, [sp, #28]
 80063b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063b4:	931a      	str	r3, [sp, #104]	; 0x68
 80063b6:	4654      	mov	r4, sl
 80063b8:	2205      	movs	r2, #5
 80063ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063be:	4854      	ldr	r0, [pc, #336]	; (8006510 <_vfiprintf_r+0x220>)
 80063c0:	f7f9 ff06 	bl	80001d0 <memchr>
 80063c4:	9a04      	ldr	r2, [sp, #16]
 80063c6:	b9d8      	cbnz	r0, 8006400 <_vfiprintf_r+0x110>
 80063c8:	06d1      	lsls	r1, r2, #27
 80063ca:	bf44      	itt	mi
 80063cc:	2320      	movmi	r3, #32
 80063ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063d2:	0713      	lsls	r3, r2, #28
 80063d4:	bf44      	itt	mi
 80063d6:	232b      	movmi	r3, #43	; 0x2b
 80063d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063dc:	f89a 3000 	ldrb.w	r3, [sl]
 80063e0:	2b2a      	cmp	r3, #42	; 0x2a
 80063e2:	d015      	beq.n	8006410 <_vfiprintf_r+0x120>
 80063e4:	9a07      	ldr	r2, [sp, #28]
 80063e6:	4654      	mov	r4, sl
 80063e8:	2000      	movs	r0, #0
 80063ea:	f04f 0c0a 	mov.w	ip, #10
 80063ee:	4621      	mov	r1, r4
 80063f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063f4:	3b30      	subs	r3, #48	; 0x30
 80063f6:	2b09      	cmp	r3, #9
 80063f8:	d94d      	bls.n	8006496 <_vfiprintf_r+0x1a6>
 80063fa:	b1b0      	cbz	r0, 800642a <_vfiprintf_r+0x13a>
 80063fc:	9207      	str	r2, [sp, #28]
 80063fe:	e014      	b.n	800642a <_vfiprintf_r+0x13a>
 8006400:	eba0 0308 	sub.w	r3, r0, r8
 8006404:	fa09 f303 	lsl.w	r3, r9, r3
 8006408:	4313      	orrs	r3, r2
 800640a:	9304      	str	r3, [sp, #16]
 800640c:	46a2      	mov	sl, r4
 800640e:	e7d2      	b.n	80063b6 <_vfiprintf_r+0xc6>
 8006410:	9b03      	ldr	r3, [sp, #12]
 8006412:	1d19      	adds	r1, r3, #4
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	9103      	str	r1, [sp, #12]
 8006418:	2b00      	cmp	r3, #0
 800641a:	bfbb      	ittet	lt
 800641c:	425b      	neglt	r3, r3
 800641e:	f042 0202 	orrlt.w	r2, r2, #2
 8006422:	9307      	strge	r3, [sp, #28]
 8006424:	9307      	strlt	r3, [sp, #28]
 8006426:	bfb8      	it	lt
 8006428:	9204      	strlt	r2, [sp, #16]
 800642a:	7823      	ldrb	r3, [r4, #0]
 800642c:	2b2e      	cmp	r3, #46	; 0x2e
 800642e:	d10c      	bne.n	800644a <_vfiprintf_r+0x15a>
 8006430:	7863      	ldrb	r3, [r4, #1]
 8006432:	2b2a      	cmp	r3, #42	; 0x2a
 8006434:	d134      	bne.n	80064a0 <_vfiprintf_r+0x1b0>
 8006436:	9b03      	ldr	r3, [sp, #12]
 8006438:	1d1a      	adds	r2, r3, #4
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	9203      	str	r2, [sp, #12]
 800643e:	2b00      	cmp	r3, #0
 8006440:	bfb8      	it	lt
 8006442:	f04f 33ff 	movlt.w	r3, #4294967295
 8006446:	3402      	adds	r4, #2
 8006448:	9305      	str	r3, [sp, #20]
 800644a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006520 <_vfiprintf_r+0x230>
 800644e:	7821      	ldrb	r1, [r4, #0]
 8006450:	2203      	movs	r2, #3
 8006452:	4650      	mov	r0, sl
 8006454:	f7f9 febc 	bl	80001d0 <memchr>
 8006458:	b138      	cbz	r0, 800646a <_vfiprintf_r+0x17a>
 800645a:	9b04      	ldr	r3, [sp, #16]
 800645c:	eba0 000a 	sub.w	r0, r0, sl
 8006460:	2240      	movs	r2, #64	; 0x40
 8006462:	4082      	lsls	r2, r0
 8006464:	4313      	orrs	r3, r2
 8006466:	3401      	adds	r4, #1
 8006468:	9304      	str	r3, [sp, #16]
 800646a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800646e:	4829      	ldr	r0, [pc, #164]	; (8006514 <_vfiprintf_r+0x224>)
 8006470:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006474:	2206      	movs	r2, #6
 8006476:	f7f9 feab 	bl	80001d0 <memchr>
 800647a:	2800      	cmp	r0, #0
 800647c:	d03f      	beq.n	80064fe <_vfiprintf_r+0x20e>
 800647e:	4b26      	ldr	r3, [pc, #152]	; (8006518 <_vfiprintf_r+0x228>)
 8006480:	bb1b      	cbnz	r3, 80064ca <_vfiprintf_r+0x1da>
 8006482:	9b03      	ldr	r3, [sp, #12]
 8006484:	3307      	adds	r3, #7
 8006486:	f023 0307 	bic.w	r3, r3, #7
 800648a:	3308      	adds	r3, #8
 800648c:	9303      	str	r3, [sp, #12]
 800648e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006490:	443b      	add	r3, r7
 8006492:	9309      	str	r3, [sp, #36]	; 0x24
 8006494:	e768      	b.n	8006368 <_vfiprintf_r+0x78>
 8006496:	fb0c 3202 	mla	r2, ip, r2, r3
 800649a:	460c      	mov	r4, r1
 800649c:	2001      	movs	r0, #1
 800649e:	e7a6      	b.n	80063ee <_vfiprintf_r+0xfe>
 80064a0:	2300      	movs	r3, #0
 80064a2:	3401      	adds	r4, #1
 80064a4:	9305      	str	r3, [sp, #20]
 80064a6:	4619      	mov	r1, r3
 80064a8:	f04f 0c0a 	mov.w	ip, #10
 80064ac:	4620      	mov	r0, r4
 80064ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064b2:	3a30      	subs	r2, #48	; 0x30
 80064b4:	2a09      	cmp	r2, #9
 80064b6:	d903      	bls.n	80064c0 <_vfiprintf_r+0x1d0>
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d0c6      	beq.n	800644a <_vfiprintf_r+0x15a>
 80064bc:	9105      	str	r1, [sp, #20]
 80064be:	e7c4      	b.n	800644a <_vfiprintf_r+0x15a>
 80064c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80064c4:	4604      	mov	r4, r0
 80064c6:	2301      	movs	r3, #1
 80064c8:	e7f0      	b.n	80064ac <_vfiprintf_r+0x1bc>
 80064ca:	ab03      	add	r3, sp, #12
 80064cc:	9300      	str	r3, [sp, #0]
 80064ce:	462a      	mov	r2, r5
 80064d0:	4b12      	ldr	r3, [pc, #72]	; (800651c <_vfiprintf_r+0x22c>)
 80064d2:	a904      	add	r1, sp, #16
 80064d4:	4630      	mov	r0, r6
 80064d6:	f3af 8000 	nop.w
 80064da:	4607      	mov	r7, r0
 80064dc:	1c78      	adds	r0, r7, #1
 80064de:	d1d6      	bne.n	800648e <_vfiprintf_r+0x19e>
 80064e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80064e2:	07d9      	lsls	r1, r3, #31
 80064e4:	d405      	bmi.n	80064f2 <_vfiprintf_r+0x202>
 80064e6:	89ab      	ldrh	r3, [r5, #12]
 80064e8:	059a      	lsls	r2, r3, #22
 80064ea:	d402      	bmi.n	80064f2 <_vfiprintf_r+0x202>
 80064ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064ee:	f7ff fe87 	bl	8006200 <__retarget_lock_release_recursive>
 80064f2:	89ab      	ldrh	r3, [r5, #12]
 80064f4:	065b      	lsls	r3, r3, #25
 80064f6:	f53f af1d 	bmi.w	8006334 <_vfiprintf_r+0x44>
 80064fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064fc:	e71c      	b.n	8006338 <_vfiprintf_r+0x48>
 80064fe:	ab03      	add	r3, sp, #12
 8006500:	9300      	str	r3, [sp, #0]
 8006502:	462a      	mov	r2, r5
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <_vfiprintf_r+0x22c>)
 8006506:	a904      	add	r1, sp, #16
 8006508:	4630      	mov	r0, r6
 800650a:	f000 f879 	bl	8006600 <_printf_i>
 800650e:	e7e4      	b.n	80064da <_vfiprintf_r+0x1ea>
 8006510:	080070d0 	.word	0x080070d0
 8006514:	080070da 	.word	0x080070da
 8006518:	00000000 	.word	0x00000000
 800651c:	080062cb 	.word	0x080062cb
 8006520:	080070d6 	.word	0x080070d6

08006524 <_printf_common>:
 8006524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006528:	4616      	mov	r6, r2
 800652a:	4699      	mov	r9, r3
 800652c:	688a      	ldr	r2, [r1, #8]
 800652e:	690b      	ldr	r3, [r1, #16]
 8006530:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006534:	4293      	cmp	r3, r2
 8006536:	bfb8      	it	lt
 8006538:	4613      	movlt	r3, r2
 800653a:	6033      	str	r3, [r6, #0]
 800653c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006540:	4607      	mov	r7, r0
 8006542:	460c      	mov	r4, r1
 8006544:	b10a      	cbz	r2, 800654a <_printf_common+0x26>
 8006546:	3301      	adds	r3, #1
 8006548:	6033      	str	r3, [r6, #0]
 800654a:	6823      	ldr	r3, [r4, #0]
 800654c:	0699      	lsls	r1, r3, #26
 800654e:	bf42      	ittt	mi
 8006550:	6833      	ldrmi	r3, [r6, #0]
 8006552:	3302      	addmi	r3, #2
 8006554:	6033      	strmi	r3, [r6, #0]
 8006556:	6825      	ldr	r5, [r4, #0]
 8006558:	f015 0506 	ands.w	r5, r5, #6
 800655c:	d106      	bne.n	800656c <_printf_common+0x48>
 800655e:	f104 0a19 	add.w	sl, r4, #25
 8006562:	68e3      	ldr	r3, [r4, #12]
 8006564:	6832      	ldr	r2, [r6, #0]
 8006566:	1a9b      	subs	r3, r3, r2
 8006568:	42ab      	cmp	r3, r5
 800656a:	dc26      	bgt.n	80065ba <_printf_common+0x96>
 800656c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006570:	1e13      	subs	r3, r2, #0
 8006572:	6822      	ldr	r2, [r4, #0]
 8006574:	bf18      	it	ne
 8006576:	2301      	movne	r3, #1
 8006578:	0692      	lsls	r2, r2, #26
 800657a:	d42b      	bmi.n	80065d4 <_printf_common+0xb0>
 800657c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006580:	4649      	mov	r1, r9
 8006582:	4638      	mov	r0, r7
 8006584:	47c0      	blx	r8
 8006586:	3001      	adds	r0, #1
 8006588:	d01e      	beq.n	80065c8 <_printf_common+0xa4>
 800658a:	6823      	ldr	r3, [r4, #0]
 800658c:	6922      	ldr	r2, [r4, #16]
 800658e:	f003 0306 	and.w	r3, r3, #6
 8006592:	2b04      	cmp	r3, #4
 8006594:	bf02      	ittt	eq
 8006596:	68e5      	ldreq	r5, [r4, #12]
 8006598:	6833      	ldreq	r3, [r6, #0]
 800659a:	1aed      	subeq	r5, r5, r3
 800659c:	68a3      	ldr	r3, [r4, #8]
 800659e:	bf0c      	ite	eq
 80065a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065a4:	2500      	movne	r5, #0
 80065a6:	4293      	cmp	r3, r2
 80065a8:	bfc4      	itt	gt
 80065aa:	1a9b      	subgt	r3, r3, r2
 80065ac:	18ed      	addgt	r5, r5, r3
 80065ae:	2600      	movs	r6, #0
 80065b0:	341a      	adds	r4, #26
 80065b2:	42b5      	cmp	r5, r6
 80065b4:	d11a      	bne.n	80065ec <_printf_common+0xc8>
 80065b6:	2000      	movs	r0, #0
 80065b8:	e008      	b.n	80065cc <_printf_common+0xa8>
 80065ba:	2301      	movs	r3, #1
 80065bc:	4652      	mov	r2, sl
 80065be:	4649      	mov	r1, r9
 80065c0:	4638      	mov	r0, r7
 80065c2:	47c0      	blx	r8
 80065c4:	3001      	adds	r0, #1
 80065c6:	d103      	bne.n	80065d0 <_printf_common+0xac>
 80065c8:	f04f 30ff 	mov.w	r0, #4294967295
 80065cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065d0:	3501      	adds	r5, #1
 80065d2:	e7c6      	b.n	8006562 <_printf_common+0x3e>
 80065d4:	18e1      	adds	r1, r4, r3
 80065d6:	1c5a      	adds	r2, r3, #1
 80065d8:	2030      	movs	r0, #48	; 0x30
 80065da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065de:	4422      	add	r2, r4
 80065e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065e8:	3302      	adds	r3, #2
 80065ea:	e7c7      	b.n	800657c <_printf_common+0x58>
 80065ec:	2301      	movs	r3, #1
 80065ee:	4622      	mov	r2, r4
 80065f0:	4649      	mov	r1, r9
 80065f2:	4638      	mov	r0, r7
 80065f4:	47c0      	blx	r8
 80065f6:	3001      	adds	r0, #1
 80065f8:	d0e6      	beq.n	80065c8 <_printf_common+0xa4>
 80065fa:	3601      	adds	r6, #1
 80065fc:	e7d9      	b.n	80065b2 <_printf_common+0x8e>
	...

08006600 <_printf_i>:
 8006600:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006604:	7e0f      	ldrb	r7, [r1, #24]
 8006606:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006608:	2f78      	cmp	r7, #120	; 0x78
 800660a:	4691      	mov	r9, r2
 800660c:	4680      	mov	r8, r0
 800660e:	460c      	mov	r4, r1
 8006610:	469a      	mov	sl, r3
 8006612:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006616:	d807      	bhi.n	8006628 <_printf_i+0x28>
 8006618:	2f62      	cmp	r7, #98	; 0x62
 800661a:	d80a      	bhi.n	8006632 <_printf_i+0x32>
 800661c:	2f00      	cmp	r7, #0
 800661e:	f000 80d4 	beq.w	80067ca <_printf_i+0x1ca>
 8006622:	2f58      	cmp	r7, #88	; 0x58
 8006624:	f000 80c0 	beq.w	80067a8 <_printf_i+0x1a8>
 8006628:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800662c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006630:	e03a      	b.n	80066a8 <_printf_i+0xa8>
 8006632:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006636:	2b15      	cmp	r3, #21
 8006638:	d8f6      	bhi.n	8006628 <_printf_i+0x28>
 800663a:	a101      	add	r1, pc, #4	; (adr r1, 8006640 <_printf_i+0x40>)
 800663c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006640:	08006699 	.word	0x08006699
 8006644:	080066ad 	.word	0x080066ad
 8006648:	08006629 	.word	0x08006629
 800664c:	08006629 	.word	0x08006629
 8006650:	08006629 	.word	0x08006629
 8006654:	08006629 	.word	0x08006629
 8006658:	080066ad 	.word	0x080066ad
 800665c:	08006629 	.word	0x08006629
 8006660:	08006629 	.word	0x08006629
 8006664:	08006629 	.word	0x08006629
 8006668:	08006629 	.word	0x08006629
 800666c:	080067b1 	.word	0x080067b1
 8006670:	080066d9 	.word	0x080066d9
 8006674:	0800676b 	.word	0x0800676b
 8006678:	08006629 	.word	0x08006629
 800667c:	08006629 	.word	0x08006629
 8006680:	080067d3 	.word	0x080067d3
 8006684:	08006629 	.word	0x08006629
 8006688:	080066d9 	.word	0x080066d9
 800668c:	08006629 	.word	0x08006629
 8006690:	08006629 	.word	0x08006629
 8006694:	08006773 	.word	0x08006773
 8006698:	682b      	ldr	r3, [r5, #0]
 800669a:	1d1a      	adds	r2, r3, #4
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	602a      	str	r2, [r5, #0]
 80066a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066a8:	2301      	movs	r3, #1
 80066aa:	e09f      	b.n	80067ec <_printf_i+0x1ec>
 80066ac:	6820      	ldr	r0, [r4, #0]
 80066ae:	682b      	ldr	r3, [r5, #0]
 80066b0:	0607      	lsls	r7, r0, #24
 80066b2:	f103 0104 	add.w	r1, r3, #4
 80066b6:	6029      	str	r1, [r5, #0]
 80066b8:	d501      	bpl.n	80066be <_printf_i+0xbe>
 80066ba:	681e      	ldr	r6, [r3, #0]
 80066bc:	e003      	b.n	80066c6 <_printf_i+0xc6>
 80066be:	0646      	lsls	r6, r0, #25
 80066c0:	d5fb      	bpl.n	80066ba <_printf_i+0xba>
 80066c2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80066c6:	2e00      	cmp	r6, #0
 80066c8:	da03      	bge.n	80066d2 <_printf_i+0xd2>
 80066ca:	232d      	movs	r3, #45	; 0x2d
 80066cc:	4276      	negs	r6, r6
 80066ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066d2:	485a      	ldr	r0, [pc, #360]	; (800683c <_printf_i+0x23c>)
 80066d4:	230a      	movs	r3, #10
 80066d6:	e012      	b.n	80066fe <_printf_i+0xfe>
 80066d8:	682b      	ldr	r3, [r5, #0]
 80066da:	6820      	ldr	r0, [r4, #0]
 80066dc:	1d19      	adds	r1, r3, #4
 80066de:	6029      	str	r1, [r5, #0]
 80066e0:	0605      	lsls	r5, r0, #24
 80066e2:	d501      	bpl.n	80066e8 <_printf_i+0xe8>
 80066e4:	681e      	ldr	r6, [r3, #0]
 80066e6:	e002      	b.n	80066ee <_printf_i+0xee>
 80066e8:	0641      	lsls	r1, r0, #25
 80066ea:	d5fb      	bpl.n	80066e4 <_printf_i+0xe4>
 80066ec:	881e      	ldrh	r6, [r3, #0]
 80066ee:	4853      	ldr	r0, [pc, #332]	; (800683c <_printf_i+0x23c>)
 80066f0:	2f6f      	cmp	r7, #111	; 0x6f
 80066f2:	bf0c      	ite	eq
 80066f4:	2308      	moveq	r3, #8
 80066f6:	230a      	movne	r3, #10
 80066f8:	2100      	movs	r1, #0
 80066fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066fe:	6865      	ldr	r5, [r4, #4]
 8006700:	60a5      	str	r5, [r4, #8]
 8006702:	2d00      	cmp	r5, #0
 8006704:	bfa2      	ittt	ge
 8006706:	6821      	ldrge	r1, [r4, #0]
 8006708:	f021 0104 	bicge.w	r1, r1, #4
 800670c:	6021      	strge	r1, [r4, #0]
 800670e:	b90e      	cbnz	r6, 8006714 <_printf_i+0x114>
 8006710:	2d00      	cmp	r5, #0
 8006712:	d04b      	beq.n	80067ac <_printf_i+0x1ac>
 8006714:	4615      	mov	r5, r2
 8006716:	fbb6 f1f3 	udiv	r1, r6, r3
 800671a:	fb03 6711 	mls	r7, r3, r1, r6
 800671e:	5dc7      	ldrb	r7, [r0, r7]
 8006720:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006724:	4637      	mov	r7, r6
 8006726:	42bb      	cmp	r3, r7
 8006728:	460e      	mov	r6, r1
 800672a:	d9f4      	bls.n	8006716 <_printf_i+0x116>
 800672c:	2b08      	cmp	r3, #8
 800672e:	d10b      	bne.n	8006748 <_printf_i+0x148>
 8006730:	6823      	ldr	r3, [r4, #0]
 8006732:	07de      	lsls	r6, r3, #31
 8006734:	d508      	bpl.n	8006748 <_printf_i+0x148>
 8006736:	6923      	ldr	r3, [r4, #16]
 8006738:	6861      	ldr	r1, [r4, #4]
 800673a:	4299      	cmp	r1, r3
 800673c:	bfde      	ittt	le
 800673e:	2330      	movle	r3, #48	; 0x30
 8006740:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006744:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006748:	1b52      	subs	r2, r2, r5
 800674a:	6122      	str	r2, [r4, #16]
 800674c:	f8cd a000 	str.w	sl, [sp]
 8006750:	464b      	mov	r3, r9
 8006752:	aa03      	add	r2, sp, #12
 8006754:	4621      	mov	r1, r4
 8006756:	4640      	mov	r0, r8
 8006758:	f7ff fee4 	bl	8006524 <_printf_common>
 800675c:	3001      	adds	r0, #1
 800675e:	d14a      	bne.n	80067f6 <_printf_i+0x1f6>
 8006760:	f04f 30ff 	mov.w	r0, #4294967295
 8006764:	b004      	add	sp, #16
 8006766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800676a:	6823      	ldr	r3, [r4, #0]
 800676c:	f043 0320 	orr.w	r3, r3, #32
 8006770:	6023      	str	r3, [r4, #0]
 8006772:	4833      	ldr	r0, [pc, #204]	; (8006840 <_printf_i+0x240>)
 8006774:	2778      	movs	r7, #120	; 0x78
 8006776:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	6829      	ldr	r1, [r5, #0]
 800677e:	061f      	lsls	r7, r3, #24
 8006780:	f851 6b04 	ldr.w	r6, [r1], #4
 8006784:	d402      	bmi.n	800678c <_printf_i+0x18c>
 8006786:	065f      	lsls	r7, r3, #25
 8006788:	bf48      	it	mi
 800678a:	b2b6      	uxthmi	r6, r6
 800678c:	07df      	lsls	r7, r3, #31
 800678e:	bf48      	it	mi
 8006790:	f043 0320 	orrmi.w	r3, r3, #32
 8006794:	6029      	str	r1, [r5, #0]
 8006796:	bf48      	it	mi
 8006798:	6023      	strmi	r3, [r4, #0]
 800679a:	b91e      	cbnz	r6, 80067a4 <_printf_i+0x1a4>
 800679c:	6823      	ldr	r3, [r4, #0]
 800679e:	f023 0320 	bic.w	r3, r3, #32
 80067a2:	6023      	str	r3, [r4, #0]
 80067a4:	2310      	movs	r3, #16
 80067a6:	e7a7      	b.n	80066f8 <_printf_i+0xf8>
 80067a8:	4824      	ldr	r0, [pc, #144]	; (800683c <_printf_i+0x23c>)
 80067aa:	e7e4      	b.n	8006776 <_printf_i+0x176>
 80067ac:	4615      	mov	r5, r2
 80067ae:	e7bd      	b.n	800672c <_printf_i+0x12c>
 80067b0:	682b      	ldr	r3, [r5, #0]
 80067b2:	6826      	ldr	r6, [r4, #0]
 80067b4:	6961      	ldr	r1, [r4, #20]
 80067b6:	1d18      	adds	r0, r3, #4
 80067b8:	6028      	str	r0, [r5, #0]
 80067ba:	0635      	lsls	r5, r6, #24
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	d501      	bpl.n	80067c4 <_printf_i+0x1c4>
 80067c0:	6019      	str	r1, [r3, #0]
 80067c2:	e002      	b.n	80067ca <_printf_i+0x1ca>
 80067c4:	0670      	lsls	r0, r6, #25
 80067c6:	d5fb      	bpl.n	80067c0 <_printf_i+0x1c0>
 80067c8:	8019      	strh	r1, [r3, #0]
 80067ca:	2300      	movs	r3, #0
 80067cc:	6123      	str	r3, [r4, #16]
 80067ce:	4615      	mov	r5, r2
 80067d0:	e7bc      	b.n	800674c <_printf_i+0x14c>
 80067d2:	682b      	ldr	r3, [r5, #0]
 80067d4:	1d1a      	adds	r2, r3, #4
 80067d6:	602a      	str	r2, [r5, #0]
 80067d8:	681d      	ldr	r5, [r3, #0]
 80067da:	6862      	ldr	r2, [r4, #4]
 80067dc:	2100      	movs	r1, #0
 80067de:	4628      	mov	r0, r5
 80067e0:	f7f9 fcf6 	bl	80001d0 <memchr>
 80067e4:	b108      	cbz	r0, 80067ea <_printf_i+0x1ea>
 80067e6:	1b40      	subs	r0, r0, r5
 80067e8:	6060      	str	r0, [r4, #4]
 80067ea:	6863      	ldr	r3, [r4, #4]
 80067ec:	6123      	str	r3, [r4, #16]
 80067ee:	2300      	movs	r3, #0
 80067f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067f4:	e7aa      	b.n	800674c <_printf_i+0x14c>
 80067f6:	6923      	ldr	r3, [r4, #16]
 80067f8:	462a      	mov	r2, r5
 80067fa:	4649      	mov	r1, r9
 80067fc:	4640      	mov	r0, r8
 80067fe:	47d0      	blx	sl
 8006800:	3001      	adds	r0, #1
 8006802:	d0ad      	beq.n	8006760 <_printf_i+0x160>
 8006804:	6823      	ldr	r3, [r4, #0]
 8006806:	079b      	lsls	r3, r3, #30
 8006808:	d413      	bmi.n	8006832 <_printf_i+0x232>
 800680a:	68e0      	ldr	r0, [r4, #12]
 800680c:	9b03      	ldr	r3, [sp, #12]
 800680e:	4298      	cmp	r0, r3
 8006810:	bfb8      	it	lt
 8006812:	4618      	movlt	r0, r3
 8006814:	e7a6      	b.n	8006764 <_printf_i+0x164>
 8006816:	2301      	movs	r3, #1
 8006818:	4632      	mov	r2, r6
 800681a:	4649      	mov	r1, r9
 800681c:	4640      	mov	r0, r8
 800681e:	47d0      	blx	sl
 8006820:	3001      	adds	r0, #1
 8006822:	d09d      	beq.n	8006760 <_printf_i+0x160>
 8006824:	3501      	adds	r5, #1
 8006826:	68e3      	ldr	r3, [r4, #12]
 8006828:	9903      	ldr	r1, [sp, #12]
 800682a:	1a5b      	subs	r3, r3, r1
 800682c:	42ab      	cmp	r3, r5
 800682e:	dcf2      	bgt.n	8006816 <_printf_i+0x216>
 8006830:	e7eb      	b.n	800680a <_printf_i+0x20a>
 8006832:	2500      	movs	r5, #0
 8006834:	f104 0619 	add.w	r6, r4, #25
 8006838:	e7f5      	b.n	8006826 <_printf_i+0x226>
 800683a:	bf00      	nop
 800683c:	080070e1 	.word	0x080070e1
 8006840:	080070f2 	.word	0x080070f2

08006844 <__sflush_r>:
 8006844:	898a      	ldrh	r2, [r1, #12]
 8006846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800684a:	4605      	mov	r5, r0
 800684c:	0710      	lsls	r0, r2, #28
 800684e:	460c      	mov	r4, r1
 8006850:	d458      	bmi.n	8006904 <__sflush_r+0xc0>
 8006852:	684b      	ldr	r3, [r1, #4]
 8006854:	2b00      	cmp	r3, #0
 8006856:	dc05      	bgt.n	8006864 <__sflush_r+0x20>
 8006858:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800685a:	2b00      	cmp	r3, #0
 800685c:	dc02      	bgt.n	8006864 <__sflush_r+0x20>
 800685e:	2000      	movs	r0, #0
 8006860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006864:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006866:	2e00      	cmp	r6, #0
 8006868:	d0f9      	beq.n	800685e <__sflush_r+0x1a>
 800686a:	2300      	movs	r3, #0
 800686c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006870:	682f      	ldr	r7, [r5, #0]
 8006872:	6a21      	ldr	r1, [r4, #32]
 8006874:	602b      	str	r3, [r5, #0]
 8006876:	d032      	beq.n	80068de <__sflush_r+0x9a>
 8006878:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800687a:	89a3      	ldrh	r3, [r4, #12]
 800687c:	075a      	lsls	r2, r3, #29
 800687e:	d505      	bpl.n	800688c <__sflush_r+0x48>
 8006880:	6863      	ldr	r3, [r4, #4]
 8006882:	1ac0      	subs	r0, r0, r3
 8006884:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006886:	b10b      	cbz	r3, 800688c <__sflush_r+0x48>
 8006888:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800688a:	1ac0      	subs	r0, r0, r3
 800688c:	2300      	movs	r3, #0
 800688e:	4602      	mov	r2, r0
 8006890:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006892:	6a21      	ldr	r1, [r4, #32]
 8006894:	4628      	mov	r0, r5
 8006896:	47b0      	blx	r6
 8006898:	1c43      	adds	r3, r0, #1
 800689a:	89a3      	ldrh	r3, [r4, #12]
 800689c:	d106      	bne.n	80068ac <__sflush_r+0x68>
 800689e:	6829      	ldr	r1, [r5, #0]
 80068a0:	291d      	cmp	r1, #29
 80068a2:	d82b      	bhi.n	80068fc <__sflush_r+0xb8>
 80068a4:	4a29      	ldr	r2, [pc, #164]	; (800694c <__sflush_r+0x108>)
 80068a6:	410a      	asrs	r2, r1
 80068a8:	07d6      	lsls	r6, r2, #31
 80068aa:	d427      	bmi.n	80068fc <__sflush_r+0xb8>
 80068ac:	2200      	movs	r2, #0
 80068ae:	6062      	str	r2, [r4, #4]
 80068b0:	04d9      	lsls	r1, r3, #19
 80068b2:	6922      	ldr	r2, [r4, #16]
 80068b4:	6022      	str	r2, [r4, #0]
 80068b6:	d504      	bpl.n	80068c2 <__sflush_r+0x7e>
 80068b8:	1c42      	adds	r2, r0, #1
 80068ba:	d101      	bne.n	80068c0 <__sflush_r+0x7c>
 80068bc:	682b      	ldr	r3, [r5, #0]
 80068be:	b903      	cbnz	r3, 80068c2 <__sflush_r+0x7e>
 80068c0:	6560      	str	r0, [r4, #84]	; 0x54
 80068c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068c4:	602f      	str	r7, [r5, #0]
 80068c6:	2900      	cmp	r1, #0
 80068c8:	d0c9      	beq.n	800685e <__sflush_r+0x1a>
 80068ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80068ce:	4299      	cmp	r1, r3
 80068d0:	d002      	beq.n	80068d8 <__sflush_r+0x94>
 80068d2:	4628      	mov	r0, r5
 80068d4:	f7ff fc96 	bl	8006204 <_free_r>
 80068d8:	2000      	movs	r0, #0
 80068da:	6360      	str	r0, [r4, #52]	; 0x34
 80068dc:	e7c0      	b.n	8006860 <__sflush_r+0x1c>
 80068de:	2301      	movs	r3, #1
 80068e0:	4628      	mov	r0, r5
 80068e2:	47b0      	blx	r6
 80068e4:	1c41      	adds	r1, r0, #1
 80068e6:	d1c8      	bne.n	800687a <__sflush_r+0x36>
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d0c5      	beq.n	800687a <__sflush_r+0x36>
 80068ee:	2b1d      	cmp	r3, #29
 80068f0:	d001      	beq.n	80068f6 <__sflush_r+0xb2>
 80068f2:	2b16      	cmp	r3, #22
 80068f4:	d101      	bne.n	80068fa <__sflush_r+0xb6>
 80068f6:	602f      	str	r7, [r5, #0]
 80068f8:	e7b1      	b.n	800685e <__sflush_r+0x1a>
 80068fa:	89a3      	ldrh	r3, [r4, #12]
 80068fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006900:	81a3      	strh	r3, [r4, #12]
 8006902:	e7ad      	b.n	8006860 <__sflush_r+0x1c>
 8006904:	690f      	ldr	r7, [r1, #16]
 8006906:	2f00      	cmp	r7, #0
 8006908:	d0a9      	beq.n	800685e <__sflush_r+0x1a>
 800690a:	0793      	lsls	r3, r2, #30
 800690c:	680e      	ldr	r6, [r1, #0]
 800690e:	bf08      	it	eq
 8006910:	694b      	ldreq	r3, [r1, #20]
 8006912:	600f      	str	r7, [r1, #0]
 8006914:	bf18      	it	ne
 8006916:	2300      	movne	r3, #0
 8006918:	eba6 0807 	sub.w	r8, r6, r7
 800691c:	608b      	str	r3, [r1, #8]
 800691e:	f1b8 0f00 	cmp.w	r8, #0
 8006922:	dd9c      	ble.n	800685e <__sflush_r+0x1a>
 8006924:	6a21      	ldr	r1, [r4, #32]
 8006926:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006928:	4643      	mov	r3, r8
 800692a:	463a      	mov	r2, r7
 800692c:	4628      	mov	r0, r5
 800692e:	47b0      	blx	r6
 8006930:	2800      	cmp	r0, #0
 8006932:	dc06      	bgt.n	8006942 <__sflush_r+0xfe>
 8006934:	89a3      	ldrh	r3, [r4, #12]
 8006936:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800693a:	81a3      	strh	r3, [r4, #12]
 800693c:	f04f 30ff 	mov.w	r0, #4294967295
 8006940:	e78e      	b.n	8006860 <__sflush_r+0x1c>
 8006942:	4407      	add	r7, r0
 8006944:	eba8 0800 	sub.w	r8, r8, r0
 8006948:	e7e9      	b.n	800691e <__sflush_r+0xda>
 800694a:	bf00      	nop
 800694c:	dfbffffe 	.word	0xdfbffffe

08006950 <_fflush_r>:
 8006950:	b538      	push	{r3, r4, r5, lr}
 8006952:	690b      	ldr	r3, [r1, #16]
 8006954:	4605      	mov	r5, r0
 8006956:	460c      	mov	r4, r1
 8006958:	b913      	cbnz	r3, 8006960 <_fflush_r+0x10>
 800695a:	2500      	movs	r5, #0
 800695c:	4628      	mov	r0, r5
 800695e:	bd38      	pop	{r3, r4, r5, pc}
 8006960:	b118      	cbz	r0, 800696a <_fflush_r+0x1a>
 8006962:	6a03      	ldr	r3, [r0, #32]
 8006964:	b90b      	cbnz	r3, 800696a <_fflush_r+0x1a>
 8006966:	f7ff f9e3 	bl	8005d30 <__sinit>
 800696a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d0f3      	beq.n	800695a <_fflush_r+0xa>
 8006972:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006974:	07d0      	lsls	r0, r2, #31
 8006976:	d404      	bmi.n	8006982 <_fflush_r+0x32>
 8006978:	0599      	lsls	r1, r3, #22
 800697a:	d402      	bmi.n	8006982 <_fflush_r+0x32>
 800697c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800697e:	f7ff fc3e 	bl	80061fe <__retarget_lock_acquire_recursive>
 8006982:	4628      	mov	r0, r5
 8006984:	4621      	mov	r1, r4
 8006986:	f7ff ff5d 	bl	8006844 <__sflush_r>
 800698a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800698c:	07da      	lsls	r2, r3, #31
 800698e:	4605      	mov	r5, r0
 8006990:	d4e4      	bmi.n	800695c <_fflush_r+0xc>
 8006992:	89a3      	ldrh	r3, [r4, #12]
 8006994:	059b      	lsls	r3, r3, #22
 8006996:	d4e1      	bmi.n	800695c <_fflush_r+0xc>
 8006998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800699a:	f7ff fc31 	bl	8006200 <__retarget_lock_release_recursive>
 800699e:	e7dd      	b.n	800695c <_fflush_r+0xc>

080069a0 <__swhatbuf_r>:
 80069a0:	b570      	push	{r4, r5, r6, lr}
 80069a2:	460c      	mov	r4, r1
 80069a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a8:	2900      	cmp	r1, #0
 80069aa:	b096      	sub	sp, #88	; 0x58
 80069ac:	4615      	mov	r5, r2
 80069ae:	461e      	mov	r6, r3
 80069b0:	da0d      	bge.n	80069ce <__swhatbuf_r+0x2e>
 80069b2:	89a3      	ldrh	r3, [r4, #12]
 80069b4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80069b8:	f04f 0100 	mov.w	r1, #0
 80069bc:	bf0c      	ite	eq
 80069be:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80069c2:	2340      	movne	r3, #64	; 0x40
 80069c4:	2000      	movs	r0, #0
 80069c6:	6031      	str	r1, [r6, #0]
 80069c8:	602b      	str	r3, [r5, #0]
 80069ca:	b016      	add	sp, #88	; 0x58
 80069cc:	bd70      	pop	{r4, r5, r6, pc}
 80069ce:	466a      	mov	r2, sp
 80069d0:	f000 f87c 	bl	8006acc <_fstat_r>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	dbec      	blt.n	80069b2 <__swhatbuf_r+0x12>
 80069d8:	9901      	ldr	r1, [sp, #4]
 80069da:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80069de:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80069e2:	4259      	negs	r1, r3
 80069e4:	4159      	adcs	r1, r3
 80069e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069ea:	e7eb      	b.n	80069c4 <__swhatbuf_r+0x24>

080069ec <__smakebuf_r>:
 80069ec:	898b      	ldrh	r3, [r1, #12]
 80069ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069f0:	079d      	lsls	r5, r3, #30
 80069f2:	4606      	mov	r6, r0
 80069f4:	460c      	mov	r4, r1
 80069f6:	d507      	bpl.n	8006a08 <__smakebuf_r+0x1c>
 80069f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069fc:	6023      	str	r3, [r4, #0]
 80069fe:	6123      	str	r3, [r4, #16]
 8006a00:	2301      	movs	r3, #1
 8006a02:	6163      	str	r3, [r4, #20]
 8006a04:	b002      	add	sp, #8
 8006a06:	bd70      	pop	{r4, r5, r6, pc}
 8006a08:	ab01      	add	r3, sp, #4
 8006a0a:	466a      	mov	r2, sp
 8006a0c:	f7ff ffc8 	bl	80069a0 <__swhatbuf_r>
 8006a10:	9900      	ldr	r1, [sp, #0]
 8006a12:	4605      	mov	r5, r0
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7ff f873 	bl	8005b00 <_malloc_r>
 8006a1a:	b948      	cbnz	r0, 8006a30 <__smakebuf_r+0x44>
 8006a1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a20:	059a      	lsls	r2, r3, #22
 8006a22:	d4ef      	bmi.n	8006a04 <__smakebuf_r+0x18>
 8006a24:	f023 0303 	bic.w	r3, r3, #3
 8006a28:	f043 0302 	orr.w	r3, r3, #2
 8006a2c:	81a3      	strh	r3, [r4, #12]
 8006a2e:	e7e3      	b.n	80069f8 <__smakebuf_r+0xc>
 8006a30:	89a3      	ldrh	r3, [r4, #12]
 8006a32:	6020      	str	r0, [r4, #0]
 8006a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a38:	81a3      	strh	r3, [r4, #12]
 8006a3a:	9b00      	ldr	r3, [sp, #0]
 8006a3c:	6163      	str	r3, [r4, #20]
 8006a3e:	9b01      	ldr	r3, [sp, #4]
 8006a40:	6120      	str	r0, [r4, #16]
 8006a42:	b15b      	cbz	r3, 8006a5c <__smakebuf_r+0x70>
 8006a44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a48:	4630      	mov	r0, r6
 8006a4a:	f000 f851 	bl	8006af0 <_isatty_r>
 8006a4e:	b128      	cbz	r0, 8006a5c <__smakebuf_r+0x70>
 8006a50:	89a3      	ldrh	r3, [r4, #12]
 8006a52:	f023 0303 	bic.w	r3, r3, #3
 8006a56:	f043 0301 	orr.w	r3, r3, #1
 8006a5a:	81a3      	strh	r3, [r4, #12]
 8006a5c:	89a3      	ldrh	r3, [r4, #12]
 8006a5e:	431d      	orrs	r5, r3
 8006a60:	81a5      	strh	r5, [r4, #12]
 8006a62:	e7cf      	b.n	8006a04 <__smakebuf_r+0x18>

08006a64 <_putc_r>:
 8006a64:	b570      	push	{r4, r5, r6, lr}
 8006a66:	460d      	mov	r5, r1
 8006a68:	4614      	mov	r4, r2
 8006a6a:	4606      	mov	r6, r0
 8006a6c:	b118      	cbz	r0, 8006a76 <_putc_r+0x12>
 8006a6e:	6a03      	ldr	r3, [r0, #32]
 8006a70:	b90b      	cbnz	r3, 8006a76 <_putc_r+0x12>
 8006a72:	f7ff f95d 	bl	8005d30 <__sinit>
 8006a76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a78:	07d8      	lsls	r0, r3, #31
 8006a7a:	d405      	bmi.n	8006a88 <_putc_r+0x24>
 8006a7c:	89a3      	ldrh	r3, [r4, #12]
 8006a7e:	0599      	lsls	r1, r3, #22
 8006a80:	d402      	bmi.n	8006a88 <_putc_r+0x24>
 8006a82:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a84:	f7ff fbbb 	bl	80061fe <__retarget_lock_acquire_recursive>
 8006a88:	68a3      	ldr	r3, [r4, #8]
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	60a3      	str	r3, [r4, #8]
 8006a90:	da05      	bge.n	8006a9e <_putc_r+0x3a>
 8006a92:	69a2      	ldr	r2, [r4, #24]
 8006a94:	4293      	cmp	r3, r2
 8006a96:	db12      	blt.n	8006abe <_putc_r+0x5a>
 8006a98:	b2eb      	uxtb	r3, r5
 8006a9a:	2b0a      	cmp	r3, #10
 8006a9c:	d00f      	beq.n	8006abe <_putc_r+0x5a>
 8006a9e:	6823      	ldr	r3, [r4, #0]
 8006aa0:	1c5a      	adds	r2, r3, #1
 8006aa2:	6022      	str	r2, [r4, #0]
 8006aa4:	701d      	strb	r5, [r3, #0]
 8006aa6:	b2ed      	uxtb	r5, r5
 8006aa8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006aaa:	07da      	lsls	r2, r3, #31
 8006aac:	d405      	bmi.n	8006aba <_putc_r+0x56>
 8006aae:	89a3      	ldrh	r3, [r4, #12]
 8006ab0:	059b      	lsls	r3, r3, #22
 8006ab2:	d402      	bmi.n	8006aba <_putc_r+0x56>
 8006ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ab6:	f7ff fba3 	bl	8006200 <__retarget_lock_release_recursive>
 8006aba:	4628      	mov	r0, r5
 8006abc:	bd70      	pop	{r4, r5, r6, pc}
 8006abe:	4629      	mov	r1, r5
 8006ac0:	4622      	mov	r2, r4
 8006ac2:	4630      	mov	r0, r6
 8006ac4:	f7ff fa7d 	bl	8005fc2 <__swbuf_r>
 8006ac8:	4605      	mov	r5, r0
 8006aca:	e7ed      	b.n	8006aa8 <_putc_r+0x44>

08006acc <_fstat_r>:
 8006acc:	b538      	push	{r3, r4, r5, lr}
 8006ace:	4d07      	ldr	r5, [pc, #28]	; (8006aec <_fstat_r+0x20>)
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	4604      	mov	r4, r0
 8006ad4:	4608      	mov	r0, r1
 8006ad6:	4611      	mov	r1, r2
 8006ad8:	602b      	str	r3, [r5, #0]
 8006ada:	f7fa fd08 	bl	80014ee <_fstat>
 8006ade:	1c43      	adds	r3, r0, #1
 8006ae0:	d102      	bne.n	8006ae8 <_fstat_r+0x1c>
 8006ae2:	682b      	ldr	r3, [r5, #0]
 8006ae4:	b103      	cbz	r3, 8006ae8 <_fstat_r+0x1c>
 8006ae6:	6023      	str	r3, [r4, #0]
 8006ae8:	bd38      	pop	{r3, r4, r5, pc}
 8006aea:	bf00      	nop
 8006aec:	20000314 	.word	0x20000314

08006af0 <_isatty_r>:
 8006af0:	b538      	push	{r3, r4, r5, lr}
 8006af2:	4d06      	ldr	r5, [pc, #24]	; (8006b0c <_isatty_r+0x1c>)
 8006af4:	2300      	movs	r3, #0
 8006af6:	4604      	mov	r4, r0
 8006af8:	4608      	mov	r0, r1
 8006afa:	602b      	str	r3, [r5, #0]
 8006afc:	f7fa fd07 	bl	800150e <_isatty>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d102      	bne.n	8006b0a <_isatty_r+0x1a>
 8006b04:	682b      	ldr	r3, [r5, #0]
 8006b06:	b103      	cbz	r3, 8006b0a <_isatty_r+0x1a>
 8006b08:	6023      	str	r3, [r4, #0]
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	20000314 	.word	0x20000314

08006b10 <_init>:
 8006b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b12:	bf00      	nop
 8006b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b16:	bc08      	pop	{r3}
 8006b18:	469e      	mov	lr, r3
 8006b1a:	4770      	bx	lr

08006b1c <_fini>:
 8006b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b1e:	bf00      	nop
 8006b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b22:	bc08      	pop	{r3}
 8006b24:	469e      	mov	lr, r3
 8006b26:	4770      	bx	lr
