// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4Xbar(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire        auto_in_aw_valid_0 = auto_in_aw_valid;
  wire [3:0]  auto_in_aw_bits_id_0 = auto_in_aw_bits_id;
  wire [31:0] auto_in_aw_bits_addr_0 = auto_in_aw_bits_addr;
  wire [7:0]  auto_in_aw_bits_len_0 = auto_in_aw_bits_len;
  wire [2:0]  auto_in_aw_bits_size_0 = auto_in_aw_bits_size;
  wire [1:0]  auto_in_aw_bits_burst_0 = auto_in_aw_bits_burst;
  wire        auto_in_aw_bits_lock_0 = auto_in_aw_bits_lock;
  wire [3:0]  auto_in_aw_bits_cache_0 = auto_in_aw_bits_cache;
  wire [2:0]  auto_in_aw_bits_prot_0 = auto_in_aw_bits_prot;
  wire [3:0]  auto_in_aw_bits_qos_0 = auto_in_aw_bits_qos;
  wire        auto_in_w_valid_0 = auto_in_w_valid;
  wire [63:0] auto_in_w_bits_data_0 = auto_in_w_bits_data;
  wire [7:0]  auto_in_w_bits_strb_0 = auto_in_w_bits_strb;
  wire        auto_in_w_bits_last_0 = auto_in_w_bits_last;
  wire        auto_in_b_ready_0 = auto_in_b_ready;
  wire        auto_in_ar_valid_0 = auto_in_ar_valid;
  wire [3:0]  auto_in_ar_bits_id_0 = auto_in_ar_bits_id;
  wire [31:0] auto_in_ar_bits_addr_0 = auto_in_ar_bits_addr;
  wire [7:0]  auto_in_ar_bits_len_0 = auto_in_ar_bits_len;
  wire [2:0]  auto_in_ar_bits_size_0 = auto_in_ar_bits_size;
  wire [1:0]  auto_in_ar_bits_burst_0 = auto_in_ar_bits_burst;
  wire        auto_in_ar_bits_lock_0 = auto_in_ar_bits_lock;
  wire [3:0]  auto_in_ar_bits_cache_0 = auto_in_ar_bits_cache;
  wire [2:0]  auto_in_ar_bits_prot_0 = auto_in_ar_bits_prot;
  wire [3:0]  auto_in_ar_bits_qos_0 = auto_in_ar_bits_qos;
  wire        auto_in_r_ready_0 = auto_in_r_ready;
  wire        auto_out_aw_ready_0 = auto_out_aw_ready;
  wire        auto_out_w_ready_0 = auto_out_w_ready;
  wire        auto_out_b_valid_0 = auto_out_b_valid;
  wire [3:0]  auto_out_b_bits_id_0 = auto_out_b_bits_id;
  wire [1:0]  auto_out_b_bits_resp_0 = auto_out_b_bits_resp;
  wire        auto_out_ar_ready_0 = auto_out_ar_ready;
  wire        auto_out_r_valid_0 = auto_out_r_valid;
  wire [3:0]  auto_out_r_bits_id_0 = auto_out_r_bits_id;
  wire [63:0] auto_out_r_bits_data_0 = auto_out_r_bits_data;
  wire [1:0]  auto_out_r_bits_resp_0 = auto_out_r_bits_resp;
  wire        auto_out_r_bits_last_0 = auto_out_r_bits_last;
  wire        requestARIO_0_0 = 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:73:48
  wire        requestAWIO_0_0 = 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:74:48
  wire        requestROI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        awOut_0_io_enq_bits_readys_0 = 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:267:25
  wire        readys_0 = 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:267:25
  wire        readys_1_0 = 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:267:25
  wire        readys_2_0 = 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:267:25
  wire        nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_valid = auto_in_aw_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_id = auto_in_aw_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_aw_bits_addr = auto_in_aw_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_aw_bits_len = auto_in_aw_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_size = auto_in_aw_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_aw_bits_burst = auto_in_aw_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_bits_lock = auto_in_aw_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_cache = auto_in_aw_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_prot = auto_in_aw_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_qos = auto_in_aw_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_valid = auto_in_w_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_w_bits_data = auto_in_w_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_w_bits_strb = auto_in_w_bits_strb_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_bits_last = auto_in_w_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_valid = auto_in_ar_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_id = auto_in_ar_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_ar_bits_addr = auto_in_ar_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_ar_bits_len = auto_in_ar_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_size = auto_in_ar_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_ar_bits_burst = auto_in_ar_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_bits_lock = auto_in_ar_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_cache = auto_in_ar_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_prot = auto_in_ar_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_qos = auto_in_ar_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_ready = auto_in_r_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_aw_ready = auto_out_aw_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_ready = auto_out_w_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_b_valid = auto_out_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_b_bits_id = auto_out_b_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_b_bits_resp = auto_out_b_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_ready = auto_out_ar_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_valid = auto_out_r_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_r_bits_id = auto_out_r_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_r_bits_data = auto_out_r_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_r_bits_resp = auto_out_r_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_bits_last = auto_out_r_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_0_aw_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire        auto_in_aw_ready_0 = nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_aw_valid = nodeIn_aw_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_aw_bits_id = nodeIn_aw_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_0_aw_bits_addr = nodeIn_aw_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  in_0_aw_bits_len = nodeIn_aw_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_0_aw_bits_size = nodeIn_aw_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_0_aw_bits_burst = nodeIn_aw_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_aw_bits_lock = nodeIn_aw_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_aw_bits_cache = nodeIn_aw_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_0_aw_bits_prot = nodeIn_aw_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_aw_bits_qos = nodeIn_aw_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_w_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire        auto_in_w_ready_0 = nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_w_valid = nodeIn_w_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_0_w_bits_data = nodeIn_w_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  in_0_w_bits_strb = nodeIn_w_bits_strb;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_w_bits_last = nodeIn_w_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_b_ready = nodeIn_b_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_b_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire        auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_b_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire [3:0]  auto_in_b_bits_id_0 = nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_0_b_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire [1:0]  auto_in_b_bits_resp_0 = nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_ar_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire        auto_in_ar_ready_0 = nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_ar_valid = nodeIn_ar_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_ar_bits_id = nodeIn_ar_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_0_ar_bits_addr = nodeIn_ar_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  in_0_ar_bits_len = nodeIn_ar_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_0_ar_bits_size = nodeIn_ar_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_0_ar_bits_burst = nodeIn_ar_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_ar_bits_lock = nodeIn_ar_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_ar_bits_cache = nodeIn_ar_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_0_ar_bits_prot = nodeIn_ar_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_ar_bits_qos = nodeIn_ar_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_r_ready = nodeIn_r_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_r_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire        auto_in_r_valid_0 = nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  in_0_r_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire [3:0]  auto_in_r_bits_id_0 = nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] in_0_r_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire [63:0] auto_in_r_bits_data_0 = nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_0_r_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire [1:0]  auto_in_r_bits_resp_0 = nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_r_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:86:18
  wire        auto_in_r_bits_last_0 = nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        out_0_aw_ready = nodeOut_aw_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_aw_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire        auto_out_aw_valid_0 = nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_0_aw_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [3:0]  auto_out_aw_bits_id_0 = nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] out_0_aw_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [31:0] auto_out_aw_bits_addr_0 = nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  out_0_aw_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [7:0]  auto_out_aw_bits_len_0 = nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_0_aw_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [2:0]  auto_out_aw_bits_size_0 = nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  out_0_aw_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [1:0]  auto_out_aw_bits_burst_0 = nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_aw_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire        auto_out_aw_bits_lock_0 = nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_0_aw_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [3:0]  auto_out_aw_bits_cache_0 = nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_0_aw_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [2:0]  auto_out_aw_bits_prot_0 = nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_0_aw_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [3:0]  auto_out_aw_bits_qos_0 = nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_w_ready = nodeOut_w_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_w_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire        auto_out_w_valid_0 = nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_0_w_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [63:0] auto_out_w_bits_data_0 = nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  out_0_w_bits_strb;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [7:0]  auto_out_w_bits_strb_0 = nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_w_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire        auto_out_w_bits_last_0 = nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_b_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire        auto_out_b_ready_0 = nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_b_valid = nodeOut_b_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  requestBOI_uncommonBits = nodeOut_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56
  wire [3:0]  out_0_b_bits_id = nodeOut_b_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  out_0_b_bits_resp = nodeOut_b_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_ar_ready = nodeOut_ar_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_ar_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire        auto_out_ar_valid_0 = nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_0_ar_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [3:0]  auto_out_ar_bits_id_0 = nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] out_0_ar_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [31:0] auto_out_ar_bits_addr_0 = nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  out_0_ar_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [7:0]  auto_out_ar_bits_len_0 = nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_0_ar_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [2:0]  auto_out_ar_bits_size_0 = nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  out_0_ar_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [1:0]  auto_out_ar_bits_burst_0 = nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_ar_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire        auto_out_ar_bits_lock_0 = nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_0_ar_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [3:0]  auto_out_ar_bits_cache_0 = nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_0_ar_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [2:0]  auto_out_ar_bits_prot_0 = nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  out_0_ar_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire [3:0]  auto_out_ar_bits_qos_0 = nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_r_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19
  wire        auto_out_r_ready_0 = nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_r_valid = nodeOut_r_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  requestROI_uncommonBits = nodeOut_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56
  wire [3:0]  out_0_r_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] out_0_r_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  out_0_r_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_r_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        portsAWOI_filtered_0_ready;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_aw_ready = in_0_aw_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        portsAWOI_filtered_0_valid = in_0_aw_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [3:0]  portsAWOI_filtered_0_bits_id = in_0_aw_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [31:0] portsAWOI_filtered_0_bits_addr = in_0_aw_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [7:0]  portsAWOI_filtered_0_bits_len = in_0_aw_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [2:0]  portsAWOI_filtered_0_bits_size = in_0_aw_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [1:0]  portsAWOI_filtered_0_bits_burst = in_0_aw_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        portsAWOI_filtered_0_bits_lock = in_0_aw_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [3:0]  portsAWOI_filtered_0_bits_cache = in_0_aw_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [2:0]  portsAWOI_filtered_0_bits_prot = in_0_aw_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [3:0]  portsAWOI_filtered_0_bits_qos = in_0_aw_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        portsWOI_filtered_0_ready;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_w_ready = in_0_w_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        portsWOI_filtered_0_valid = in_0_w_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [63:0] portsWOI_filtered_0_bits_data = in_0_w_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [7:0]  portsWOI_filtered_0_bits_strb = in_0_w_bits_strb;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        portsWOI_filtered_0_bits_last = in_0_w_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        portsBIO_filtered_0_ready = in_0_b_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        portsBIO_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_b_valid = in_0_b_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  portsBIO_filtered_0_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_b_bits_id = in_0_b_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  portsBIO_filtered_0_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_b_bits_resp = in_0_b_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        portsAROI_filtered_0_ready;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_ar_ready = in_0_ar_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        portsAROI_filtered_0_valid = in_0_ar_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [3:0]  portsAROI_filtered_0_bits_id = in_0_ar_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [31:0] portsAROI_filtered_0_bits_addr = in_0_ar_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [7:0]  portsAROI_filtered_0_bits_len = in_0_ar_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [2:0]  portsAROI_filtered_0_bits_size = in_0_ar_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [1:0]  portsAROI_filtered_0_bits_burst = in_0_ar_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        portsAROI_filtered_0_bits_lock = in_0_ar_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [3:0]  portsAROI_filtered_0_bits_cache = in_0_ar_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [2:0]  portsAROI_filtered_0_bits_prot = in_0_ar_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire [3:0]  portsAROI_filtered_0_bits_qos = in_0_ar_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        portsRIO_filtered_0_ready = in_0_r_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        portsRIO_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_r_valid = in_0_r_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  portsRIO_filtered_0_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_r_bits_id = in_0_r_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] portsRIO_filtered_0_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_r_bits_data = in_0_r_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  portsRIO_filtered_0_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_r_bits_resp = in_0_r_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        portsRIO_filtered_0_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:238:24
  assign nodeIn_r_bits_last = in_0_r_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign portsAWOI_filtered_0_ready = out_0_aw_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign nodeOut_aw_valid = out_0_aw_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_id = out_0_aw_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_addr = out_0_aw_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_len = out_0_aw_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_size = out_0_aw_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_burst = out_0_aw_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_lock = out_0_aw_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_cache = out_0_aw_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_prot = out_0_aw_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_qos = out_0_aw_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign portsWOI_filtered_0_ready = out_0_w_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign nodeOut_w_valid = out_0_w_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_data = out_0_w_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_strb = out_0_w_bits_strb;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_last = out_0_w_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_b_ready = out_0_b_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign portsBIO_filtered_0_valid = out_0_b_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign portsBIO_filtered_0_bits_id = out_0_b_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign portsBIO_filtered_0_bits_resp = out_0_b_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign portsAROI_filtered_0_ready = out_0_ar_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign nodeOut_ar_valid = out_0_ar_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_id = out_0_ar_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_addr = out_0_ar_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_len = out_0_ar_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_size = out_0_ar_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_burst = out_0_ar_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_lock = out_0_ar_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_cache = out_0_ar_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_prot = out_0_ar_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_qos = out_0_ar_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_r_ready = out_0_r_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign portsRIO_filtered_0_valid = out_0_r_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign portsRIO_filtered_0_bits_id = out_0_r_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign portsRIO_filtered_0_bits_data = out_0_r_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign portsRIO_filtered_0_bits_resp = out_0_r_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign portsRIO_filtered_0_bits_last = out_0_r_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign in_0_ar_ready = portsAROI_filtered_0_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  assign out_0_ar_valid = portsAROI_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  wire        winner_0 = portsAROI_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25
  assign out_0_ar_bits_id = portsAROI_filtered_0_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_ar_bits_addr = portsAROI_filtered_0_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_ar_bits_len = portsAROI_filtered_0_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_ar_bits_size = portsAROI_filtered_0_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_ar_bits_burst = portsAROI_filtered_0_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_ar_bits_lock = portsAROI_filtered_0_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_ar_bits_cache = portsAROI_filtered_0_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_ar_bits_prot = portsAROI_filtered_0_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_ar_bits_qos = portsAROI_filtered_0_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign in_0_aw_ready = portsAWOI_filtered_0_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  assign out_0_aw_valid = portsAWOI_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  wire        awOut_0_io_enq_bits_winner_0 = portsAWOI_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25
  assign out_0_aw_bits_id = portsAWOI_filtered_0_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_aw_bits_addr = portsAWOI_filtered_0_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_aw_bits_len = portsAWOI_filtered_0_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_aw_bits_size = portsAWOI_filtered_0_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_aw_bits_burst = portsAWOI_filtered_0_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_aw_bits_lock = portsAWOI_filtered_0_bits_lock;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_aw_bits_cache = portsAWOI_filtered_0_bits_cache;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_aw_bits_prot = portsAWOI_filtered_0_bits_prot;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_aw_bits_qos = portsAWOI_filtered_0_bits_qos;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign in_0_w_ready = portsWOI_filtered_0_ready;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  assign out_0_w_valid = portsWOI_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_w_bits_data = portsWOI_filtered_0_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_w_bits_strb = portsWOI_filtered_0_bits_strb;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_w_bits_last = portsWOI_filtered_0_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign out_0_r_ready = portsRIO_filtered_0_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign in_0_r_valid = portsRIO_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        winner_1_0 = portsRIO_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25
  assign in_0_r_bits_id = portsRIO_filtered_0_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  assign in_0_r_bits_data = portsRIO_filtered_0_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  assign in_0_r_bits_resp = portsRIO_filtered_0_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  assign in_0_r_bits_last = portsRIO_filtered_0_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  assign out_0_b_ready = portsBIO_filtered_0_ready;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24
  assign in_0_b_valid = portsBIO_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  wire        winner_2_0 = portsBIO_filtered_0_valid;	// src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25
  assign in_0_b_bits_id = portsBIO_filtered_0_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  assign in_0_b_bits_resp = portsBIO_filtered_0_bits_resp;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24
  reg         awOut_0_io_enq_bits_idle;	// src/main/scala/amba/axi4/Xbar.scala:261:23
  reg         awOut_0_io_enq_bits_state_0;	// src/main/scala/amba/axi4/Xbar.scala:280:24
  wire        awOut_0_io_enq_bits_muxState_0 =
    awOut_0_io_enq_bits_idle ? awOut_0_io_enq_bits_winner_0 : awOut_0_io_enq_bits_state_0;	// src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23
  reg         idle;	// src/main/scala/amba/axi4/Xbar.scala:261:23
  reg         state_0;	// src/main/scala/amba/axi4/Xbar.scala:280:24
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23
  reg         idle_1;	// src/main/scala/amba/axi4/Xbar.scala:261:23
  reg         state_1_0;	// src/main/scala/amba/axi4/Xbar.scala:280:24
  wire        muxState_1_0 = idle_1 ? winner_1_0 : state_1_0;	// src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23
  reg         idle_2;	// src/main/scala/amba/axi4/Xbar.scala:261:23
  `ifndef SYNTHESIS	// src/main/scala/amba/axi4/Xbar.scala:277:12
    always @(posedge clock) begin	// src/main/scala/amba/axi4/Xbar.scala:277:12
      if (~reset & ~(~portsAWOI_filtered_0_valid | awOut_0_io_enq_bits_winner_0)) begin	// src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// src/main/scala/amba/axi4/Xbar.scala:277:12
      end
      if (~reset & ~(~portsAROI_filtered_0_valid | winner_0)) begin	// src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// src/main/scala/amba/axi4/Xbar.scala:277:12
      end
      if (~reset & ~(~portsRIO_filtered_0_valid | winner_1_0)) begin	// src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// src/main/scala/amba/axi4/Xbar.scala:277:12
      end
      if (~reset & ~(~portsBIO_filtered_0_valid | winner_2_0)) begin	// src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// src/main/scala/amba/axi4/Xbar.scala:277:12
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         state_2_0;	// src/main/scala/amba/axi4/Xbar.scala:280:24
  wire        muxState_2_0 = idle_2 ? winner_2_0 : state_2_0;	// src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23
  always @(posedge clock) begin
    if (reset) begin
      awOut_0_io_enq_bits_idle <= 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:261:23
      awOut_0_io_enq_bits_state_0 <= 1'h0;	// src/main/scala/amba/axi4/Xbar.scala:280:24
      idle <= 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:261:23
      state_0 <= 1'h0;	// src/main/scala/amba/axi4/Xbar.scala:280:24
      idle_1 <= 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:261:23
      state_1_0 <= 1'h0;	// src/main/scala/amba/axi4/Xbar.scala:280:24
      idle_2 <= 1'h1;	// src/main/scala/amba/axi4/Xbar.scala:261:23
      state_2_0 <= 1'h0;	// src/main/scala/amba/axi4/Xbar.scala:280:24
    end
    else begin
      awOut_0_io_enq_bits_idle <=
        out_0_aw_ready & out_0_aw_valid | ~portsAWOI_filtered_0_valid
        & awOut_0_io_enq_bits_idle;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35
      awOut_0_io_enq_bits_state_0 <= awOut_0_io_enq_bits_muxState_0;	// src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23
      idle <= out_0_ar_ready & out_0_ar_valid | ~portsAROI_filtered_0_valid & idle;	// src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35
      state_0 <= muxState_0;	// src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23
      idle_1 <= in_0_r_ready & in_0_r_valid | ~portsRIO_filtered_0_valid & idle_1;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :261:23, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35
      state_1_0 <= muxState_1_0;	// src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23
      idle_2 <= in_0_b_ready & in_0_b_valid | ~portsBIO_filtered_0_valid & idle_2;	// src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :261:23, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35
      state_2_0 <= muxState_2_0;	// src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        awOut_0_io_enq_bits_idle = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/amba/axi4/Xbar.scala:261:23
        awOut_0_io_enq_bits_state_0 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/amba/axi4/Xbar.scala:261:23, :280:24
        idle = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/amba/axi4/Xbar.scala:261:23
        state_0 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/amba/axi4/Xbar.scala:261:23, :280:24
        idle_1 = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/amba/axi4/Xbar.scala:261:23
        state_1_0 = _RANDOM[/*Zero width*/ 1'b0][5];	// src/main/scala/amba/axi4/Xbar.scala:261:23, :280:24
        idle_2 = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/amba/axi4/Xbar.scala:261:23
        state_2_0 = _RANDOM[/*Zero width*/ 1'b0][7];	// src/main/scala/amba/axi4/Xbar.scala:261:23, :280:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue_84 awIn_0 (	// src/main/scala/amba/axi4/Xbar.scala:70:47
    .io_enq_bits (1'h0)
  );
  Queue_84 awOut_0 (	// src/main/scala/amba/axi4/Xbar.scala:71:47
    .io_enq_bits (awOut_0_io_enq_bits_muxState_0)	// src/main/scala/amba/axi4/Xbar.scala:281:23
  );
  assign auto_in_aw_ready = auto_in_aw_ready_0;
  assign auto_in_w_ready = auto_in_w_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_id = auto_in_b_bits_id_0;
  assign auto_in_b_bits_resp = auto_in_b_bits_resp_0;
  assign auto_in_ar_ready = auto_in_ar_ready_0;
  assign auto_in_r_valid = auto_in_r_valid_0;
  assign auto_in_r_bits_id = auto_in_r_bits_id_0;
  assign auto_in_r_bits_data = auto_in_r_bits_data_0;
  assign auto_in_r_bits_resp = auto_in_r_bits_resp_0;
  assign auto_in_r_bits_last = auto_in_r_bits_last_0;
  assign auto_out_aw_valid = auto_out_aw_valid_0;
  assign auto_out_aw_bits_id = auto_out_aw_bits_id_0;
  assign auto_out_aw_bits_addr = auto_out_aw_bits_addr_0;
  assign auto_out_aw_bits_len = auto_out_aw_bits_len_0;
  assign auto_out_aw_bits_size = auto_out_aw_bits_size_0;
  assign auto_out_aw_bits_burst = auto_out_aw_bits_burst_0;
  assign auto_out_aw_bits_lock = auto_out_aw_bits_lock_0;
  assign auto_out_aw_bits_cache = auto_out_aw_bits_cache_0;
  assign auto_out_aw_bits_prot = auto_out_aw_bits_prot_0;
  assign auto_out_aw_bits_qos = auto_out_aw_bits_qos_0;
  assign auto_out_w_valid = auto_out_w_valid_0;
  assign auto_out_w_bits_data = auto_out_w_bits_data_0;
  assign auto_out_w_bits_strb = auto_out_w_bits_strb_0;
  assign auto_out_w_bits_last = auto_out_w_bits_last_0;
  assign auto_out_b_ready = auto_out_b_ready_0;
  assign auto_out_ar_valid = auto_out_ar_valid_0;
  assign auto_out_ar_bits_id = auto_out_ar_bits_id_0;
  assign auto_out_ar_bits_addr = auto_out_ar_bits_addr_0;
  assign auto_out_ar_bits_len = auto_out_ar_bits_len_0;
  assign auto_out_ar_bits_size = auto_out_ar_bits_size_0;
  assign auto_out_ar_bits_burst = auto_out_ar_bits_burst_0;
  assign auto_out_ar_bits_lock = auto_out_ar_bits_lock_0;
  assign auto_out_ar_bits_cache = auto_out_ar_bits_cache_0;
  assign auto_out_ar_bits_prot = auto_out_ar_bits_prot_0;
  assign auto_out_ar_bits_qos = auto_out_ar_bits_qos_0;
  assign auto_out_r_ready = auto_out_r_ready_0;
endmodule

