Command: vcs -full64 +v2k -timescale=1ns/1ns -debug_acc+all -sverilog -o sort_32_u8 \
-l ../rpt/compile.log 	 -f ../../src/file_list.f
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Wed Jan  3 21:04:34 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../src/tb_sort_32_u8.v'
Parsing design file '../../src/sort_32_u8.v'
Parsing design file '../../src/sort_score.v'
Top Level Modules:
       tb_sort_32_u8
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module tb_sort_32_u8
recompiling module sort_score
Both modules done.
make[1]: Entering directory '/home/ICer/homework/Verilog/UCAS-Advanced_DIC/ch6-8/Prj_2.2/sim/script/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../sort_32_u8 ]; then chmod -x ../sort_32_u8; fi
g++  -o ../sort_32_u8    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/sort_32_u8.daidir/ \
-Wl,-rpath=./sort_32_u8.daidir/ -Wl,-rpath='$ORIGIN'/sort_32_u8.daidir//scsim.db.dir \
-rdynamic  -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib -L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib \
objs/amcQw_d.o   _3542_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../sort_32_u8 up to date
make[1]: Leaving directory '/home/ICer/homework/Verilog/UCAS-Advanced_DIC/ch6-8/Prj_2.2/sim/script/csrc' \

CPU time: 1.394 seconds to compile + 1.341 seconds to elab + .810 seconds to link
