
---------- Begin Simulation Statistics ----------
simSeconds                                   0.020655                       # Number of seconds simulated (Second)
simTicks                                  20654936947                       # Number of ticks simulated (Tick)
finalTick                                 20654936947                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     14.90                       # Real time elapsed on the host (Second)
hostTickRate                               1385828792                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8630564                       # Number of bytes of host memory used (Byte)
simInsts                                      2474377                       # Number of instructions simulated (Count)
simOps                                        4326304                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   166006                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     290252                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1549160                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.626081                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.597238                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5210838                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2716                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4938322                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9756                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               887216                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1519384                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 208                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1546874                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.192453                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.548582                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    368055     23.79%     23.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    129733      8.39%     32.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    160173     10.35%     42.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    215537     13.93%     56.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    161148     10.42%     66.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    157028     10.15%     77.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    155546     10.06%     87.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    118608      7.67%     94.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     81046      5.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1546874                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  105921     79.67%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     17      0.01%     79.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     79.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    102      0.08%     79.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     79.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    192      0.14%     79.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    35      0.03%     79.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     79.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     79.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     79.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   21      0.02%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  15762     11.86%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9632      7.24%     99.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               814      0.61%     99.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              459      0.35%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        28753      0.58%      0.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3848989     77.94%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          170      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43270      0.88%     79.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         9146      0.19%     79.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1724      0.03%     79.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7588      0.15%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        16269      0.33%     80.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           11      0.00%     80.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16097      0.33%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        15643      0.32%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3334      0.07%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       637153     12.90%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       267359      5.41%     99.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        25282      0.51%     99.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        17528      0.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4938322                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.187742                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              132956                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026923                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 11328699                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5933892                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4766500                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    237528                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   167047                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           113616                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4923174                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       119351                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     35320                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             745                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2286                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         691229                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        298901                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        25456                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        19092                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2332      0.42%      0.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         15929      2.87%      3.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        21579      3.89%      7.18% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1490      0.27%      7.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       476970     86.01%     93.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        24297      4.38%     97.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11974      2.16%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         554571                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2099      1.52%      1.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         3242      2.35%      3.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         9520      6.89%     10.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          857      0.62%     11.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       108211     78.31%     89.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         7683      5.56%     95.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         6574      4.76%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        138186                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          386      2.10%      2.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           10      0.05%      2.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          838      4.57%      6.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          272      1.48%      8.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        14895     81.16%     89.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          671      3.66%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1280      6.97%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        18352                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          233      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        12685      3.05%      3.10% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        12059      2.90%      6.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          633      0.15%      6.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       368756     88.56%     94.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        16613      3.99%     98.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5400      1.30%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       416379                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          233      1.52%      1.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          517      3.37%      4.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          239      1.56%      6.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        12762     83.23%     89.68% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          383      2.50%     92.17% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.17% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1200      7.83%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        15334                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       247738     44.67%     44.67% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       285457     51.47%     96.15% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        15928      2.87%     99.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         5448      0.98%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       554571                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         9076     56.07%     56.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6959     42.99%     99.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           10      0.06%     99.13% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          141      0.87%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        16186                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            479302                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       244710                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             18352                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1872                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        10699                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          7653                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               554571                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8751                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  380358                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.685860                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2774                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           13464                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5448                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8016                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2332      0.42%      0.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        15929      2.87%      3.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        21579      3.89%      7.18% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1490      0.27%      7.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       476970     86.01%     93.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        24297      4.38%     97.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11974      2.16%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       554571                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          436      0.25%      0.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        15929      9.14%      9.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1403      0.81%     10.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1490      0.86%     11.05% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       141936     81.47%     92.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1045      0.60%     93.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11974      6.87%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        174213                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          838      9.58%      9.58% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.58% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         7242     82.76%     92.33% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          671      7.67%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         8751                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          838      9.58%      9.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         7242     82.76%     92.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          671      7.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         8751                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        13464                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         5448                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         8016                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1552                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        15016                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                26311                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  26306                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              13619                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  12685                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               12685                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          872439                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2508                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16915                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1420796                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.044986                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.159726                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          428181     30.14%     30.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          272246     19.16%     49.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           92846      6.53%     55.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          162171     11.41%     67.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           36231      2.55%     69.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           20005      1.41%     71.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           16258      1.14%     72.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          103508      7.29%     79.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          289350     20.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1420796                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1026                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 12692                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16109      0.37%      0.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3403060     78.66%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           94      0.00%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39393      0.91%     79.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         7308      0.17%     80.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1712      0.04%     80.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6810      0.16%     80.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13095      0.30%     80.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13632      0.32%     80.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        14350      0.33%     81.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1562      0.04%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       554902     12.83%     94.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       219350      5.07%     99.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        18572      0.43%     99.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        16345      0.38%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      4326304                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        289350                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              2474377                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                4326304                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        2474377                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          4326304                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.626081                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.597238                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             809169                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              97979                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           4249365                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           573474                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          235695                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        16109      0.37%      0.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      3403060     78.66%     79.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           94      0.00%     79.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39393      0.91%     79.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         7308      0.17%     80.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1712      0.04%     80.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6810      0.16%     80.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        13095      0.30%     80.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13632      0.32%     80.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        14350      0.33%     81.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1562      0.04%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       554902     12.83%     94.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       219350      5.07%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        18572      0.43%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        16345      0.38%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      4326304                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       416379                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       397428                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        18718                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       368756                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        47390                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        12692                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        12685                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   271088                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                502253                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    551920                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                203869                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17744                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               271829                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1724                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5439702                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  9171                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             4902999                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           455368                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          654630                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         281186                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.164940                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2442420                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2231876                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         155978                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         87436                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       6086781                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3751628                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            935816                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1864159                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          963                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             306833                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1315166                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   38828                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2687                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    268081                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5658                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1546874                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.702778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.491313                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   597957     38.66%     38.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    62839      4.06%     42.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    50122      3.24%     45.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    65755      4.25%     50.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   120285      7.78%     57.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    39540      2.56%     60.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    74244      4.80%     65.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    45977      2.97%     68.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   490155     31.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1546874                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               3247814                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.096500                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             554571                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.357982                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       209315                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17744                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     124592                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    45107                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5213554                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  808                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   691229                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  298901                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1552                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1700                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    39851                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            179                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8379                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11143                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19522                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4892601                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4880116                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3787460                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6395495                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.150169                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.592207                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            757114                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               757114                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           757114                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              757114                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           80660                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              80660                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          80660                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             80660                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  18106267332                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   18106267332                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  18106267332                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  18106267332                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        837774                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           837774                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       837774                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          837774                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.096279                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.096279                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.096279                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.096279                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 224476.411257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 224476.411257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 224476.411257                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 224476.411257                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             78                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           16                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             15                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          5.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets              16                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           11071                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                11071                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         41719                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            41719                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        41719                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           41719                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        38941                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          38941                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        38941                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         38941                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   8424216056                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   8424216056                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   8424216056                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   8424216056                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.046482                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.046482                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.046482                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.046482                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 216332.812614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 216332.812614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 216332.812614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 216332.812614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     38878                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          447                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          447                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           66                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           66                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     14199645                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     14199645                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          513                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          513                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.128655                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.128655                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 215146.136364                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 215146.136364                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     63211753                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     63211753                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.128655                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.128655                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 957753.833333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 957753.833333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          513                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          513                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          513                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          513                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          531235                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             531235                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         71339                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            71339                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  15978787187                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  15978787187                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       602574                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         602574                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.118390                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.118390                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 223983.896424                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 223983.896424                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        41660                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          41660                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        29679                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        29679                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   6429559257                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   6429559257                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.049254                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.049254                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 216636.654099                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 216636.654099                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         225879                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            225879                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         9321                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            9321                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   2127480145                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   2127480145                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       235200                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        235200                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.039630                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.039630                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 228245.911919                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 228245.911919                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           59                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            59                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         9262                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         9262                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   1994656799                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   1994656799                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.039379                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.039379                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 215359.187972                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 215359.187972                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse              127.858271                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  797083                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 39006                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 20.434882                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data   127.858271                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.998893                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.998893                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              84                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              41                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               1716606                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              1716606                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            251479                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               251479                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           251479                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              251479                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           16602                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              16602                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          16602                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             16602                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   3483072921                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    3483072921                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   3483072921                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   3483072921                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        268081                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           268081                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       268081                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          268081                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.061929                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.061929                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.061929                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.061929                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 209798.393025                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 209798.393025                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 209798.393025                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 209798.393025                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           958                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              958                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          958                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             958                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        15644                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          15644                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        15644                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         15644                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   3193000173                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   3193000173                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   3193000173                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   3193000173                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.058355                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.058355                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.058355                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.058355                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 204103.820826                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 204103.820826                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 204103.820826                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 204103.820826                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     15515                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          251479                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             251479                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         16602                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            16602                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   3483072921                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   3483072921                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       268081                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         268081                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.061929                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.061929                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 209798.393025                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 209798.393025                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          958                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            958                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        15644                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        15644                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   3193000173                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   3193000173                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.058355                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.058355                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 204103.820826                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 204103.820826                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              127.623361                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  267123                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 15644                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 17.075109                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   127.623361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.997058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.997058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              82                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                551806                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               551806                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       50126                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  117748                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  223                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 179                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  63206                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   14                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     10                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             573474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.924680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.024527                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 515178     89.83%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                41599      7.25%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                15507      2.70%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1057      0.18%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  131      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               58                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               573474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  654870                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  281221                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3343                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3297                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  268400                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       740                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17744                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   343476                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  206155                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          13680                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    674150                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                291669                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5359776                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 17450                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 176343                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  13933                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  27615                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              32                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            10830614                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    19768928                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  6782295                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    203007                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               8986221                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1844325                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1048                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1031                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    833435                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          6321206                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10523989                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2474377                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    4326304                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   102                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      9150.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     15643.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     36131.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001978463038                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           516                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           516                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               119542                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                8636                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        54649                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       11071                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      54649                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     11071                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2875                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1921                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  54649                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 11071                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    45599                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     5583                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      545                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       31                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     425                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     446                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     518                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     517                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     517                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          516                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      100.176357                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      47.845849                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     159.928971                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63             317     61.43%     61.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127            76     14.73%     76.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           45      8.72%     84.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255           27      5.23%     90.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319           12      2.33%     92.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383           10      1.94%     94.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447           12      2.33%     96.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511            3      0.58%     97.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575            4      0.78%     98.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639            3      0.58%     98.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-703            2      0.39%     99.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-767            2      0.39%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1087            1      0.19%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1344-1407            1      0.19%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1727            1      0.19%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            516                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          516                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.691860                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.676546                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.718691                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                73     14.15%     14.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                18      3.49%     17.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               420     81.40%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.97%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            516                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   184000                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3497536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                708544                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               169331720.01321432                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               34303856.83665384                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    20654523624                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      314280.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      1001152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      2312384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       584256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 48470348.884091414511                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 111953089.275145873427                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 28286506.102593522519                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        15643                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        39006                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        11071                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    525186248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1280057234                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 495997354676                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33573.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32816.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  44801495.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      1001152                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      2496384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3497536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      1001152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      1001152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       708544                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       708544                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         15643                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         39006                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            54649                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        11071                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           11071                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        48470349                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       120861371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          169331720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     48470349                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       48470349                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     34303857                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          34303857                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     34303857                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       48470349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      120861371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         203635577                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 51774                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9129                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4439                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1639                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          5302                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2034                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          6059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          5247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2992                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3382                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1501                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2777                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           574                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           402                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           416                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           398                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           502                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           690                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          446                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          666                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                834480982                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              258870000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1805243482                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16117.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34867.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                21889                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                7909                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             42.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        31100                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   125.291833                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    91.894429                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   163.609890                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        20830     66.98%     66.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         7618     24.50%     91.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          985      3.17%     94.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          443      1.42%     96.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          209      0.67%     96.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          186      0.60%     97.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          161      0.52%     97.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          120      0.39%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          548      1.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        31100                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            3313536                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          584256                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               160.423438                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                28.286506                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.25                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                48.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        135788520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         72161925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       221375700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       22096260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1630025280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   7946183610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1239972960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    11267604255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    545.516275                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3150775746                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    689520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  16814641201                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         86301180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         45862575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       148290660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       25557120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1630025280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   7558404630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1566523680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    11060965125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    535.511929                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4004023482                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    689520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  15961393465                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               45320                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         11071                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             43322                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9330                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9330                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          45320                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       116891                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       116891                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        46802                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        46802                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  163693                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      3204928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      3204928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      1001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total      1001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  4206080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              54651                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000805                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.028363                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    54607     99.92%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       44      0.08%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                54651                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20654936947                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          2044322224                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2643961604                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         1065385294                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         109044                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        54394                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
