pseudo-Boolean proof version 1.2

f 2

strict_order simple
    vars
        left u1
        right v1
        aux
    qed

    def
        -1 u1 1 v1 >= 0 ;
    qed

    irreflexive
        p 1 2 + ;
        c 2
    qed

    transitivity
        vars
            fresh_right w1
        qed
        proof
            proofgoal 5
                p 3 4 + 6 +
                c 7
            qed
        qed
    qed
qed