============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:49:49 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) RC_CG_DECLONE_HIER_INST/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2574                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C     -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q     -       C->Q  R     DFRQX2         2  15.5   106   273     273 
  U8_syscop_g2/Q                    -       B->Q  R     OR2X1          1  10.1   115   151     424 
  U8_syscop_g2609/Q                 -       A->Q  F     NO3X1          2  18.7   132    89     513 
  U8_syscop_g2605/Q                 -       A->Q  R     NA2X1          1  17.2   197   133     646 
  U8_syscop_g2604/Q                 -       A->Q  R     BUCX8         91 611.6   383   406    1052 
  g4315/Q                           -       A->Q  F     INX4          59 349.8   382   298    1350 
  g4289/Q                           -       A->Q  F     AND2X2        33 268.3   550   497    1847 
  g4288/Q                           -       A->Q  R     INX1           2  15.7   177   165    2012 
  g4280/Q                           -       A->Q  F     ON22X1         5  41.3   713   205    2217 
  g3765/Q                           -       A->Q  R     NA2X1          1   8.7   206   212    2429 
  RC_CG_DECLONE_HIER_INST/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   146    2574 
  RC_CG_DECLONE_HIER_INST/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2574 
#--------------------------------------------------------------------------------------------------

