
Ground station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd7c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  0800bf20  0800bf20  0001bf20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c300  0800c300  00020358  2**0
                  CONTENTS
  4 .ARM          00000008  0800c300  0800c300  0001c300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c308  0800c308  00020358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c308  0800c308  0001c308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c30c  0800c30c  0001c30c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  20000000  0800c310  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a80  20000358  0800c668  00020358  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001dd8  0800c668  00021dd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020358  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e8e3  00000000  00000000  00020388  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003cac  00000000  00000000  0003ec6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018c0  00000000  00000000  00042918  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001720  00000000  00000000  000441d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b38e  00000000  00000000  000458f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015507  00000000  00000000  00060c86  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00099fce  00000000  00000000  0007618d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011015b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000748c  00000000  00000000  001101d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000358 	.word	0x20000358
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bf04 	.word	0x0800bf04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000035c 	.word	0x2000035c
 80001dc:	0800bf04 	.word	0x0800bf04

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <loraTelemetry>:
        }

    }
}

void loraTelemetry() {
 8000f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f5c:	b0f1      	sub	sp, #452	; 0x1c4
 8000f5e:	af18      	add	r7, sp, #96	; 0x60
    TLM_decoded TLM_dec;
    TLM_encoded TLM_enc;

    sx1280_custom radio;

    sxInit(&radio, &hspi3, LORA_NSS_GPIO_Port, LORA_NSS_Pin);
 8000f60:	f107 00c8 	add.w	r0, r7, #200	; 0xc8
 8000f64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f68:	4a69      	ldr	r2, [pc, #420]	; (8001110 <loraTelemetry+0x1b8>)
 8000f6a:	496a      	ldr	r1, [pc, #424]	; (8001114 <loraTelemetry+0x1bc>)
 8000f6c:	f000 fdc4 	bl	8001af8 <sxInit>
    sxSetDio1Pin(&radio, LORA_DIO1_GPIO_Port, LORA_DIO1_Pin);
 8000f70:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f74:	2220      	movs	r2, #32
 8000f76:	4968      	ldr	r1, [pc, #416]	; (8001118 <loraTelemetry+0x1c0>)
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f000 fe1d 	bl	8001bb8 <sxSetDio1Pin>

    char printBuffer[128];

    // rx mode
    SetDioIrqParams(&radio, 1 << 1, 1 << 1, 0, 0); //rxdone on gpio1
 8000f7e:	f107 00c8 	add.w	r0, r7, #200	; 0xc8
 8000f82:	2300      	movs	r3, #0
 8000f84:	9300      	str	r3, [sp, #0]
 8000f86:	2300      	movs	r3, #0
 8000f88:	2202      	movs	r2, #2
 8000f8a:	2102      	movs	r1, #2
 8000f8c:	f000 fefc 	bl	8001d88 <SetDioIrqParams>
    HAL_Delay(1);
 8000f90:	2001      	movs	r0, #1
 8000f92:	f001 f9d3 	bl	800233c <HAL_Delay>

    uint8_t rxStartBufferPointer = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
    //changeLed(0, 100, 0);
    uint8_t data[4];
    while (1) {

        //SetRx(0x00, 0xffff); // continous rx
        SetRx(&radio, 0x00, 0); // No timeout
 8000f9c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 ff44 	bl	8001e32 <SetRx>
        //SetRx(0x02, 200); // 200 ms timeout
        HAL_Delay(1);
 8000faa:	2001      	movs	r0, #1
 8000fac:	f001 f9c6 	bl	800233c <HAL_Delay>
        // wait for reception:
        while (!HAL_GPIO_ReadPin(LORA_DIO1_GPIO_Port, LORA_DIO1_Pin)) {
 8000fb0:	bf00      	nop
 8000fb2:	2120      	movs	r1, #32
 8000fb4:	4858      	ldr	r0, [pc, #352]	; (8001118 <loraTelemetry+0x1c0>)
 8000fb6:	f001 fee9 	bl	8002d8c <HAL_GPIO_ReadPin>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0f8      	beq.n	8000fb2 <loraTelemetry+0x5a>
        }

        GetPacketStatusLora(&radio);
 8000fc0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 ff53 	bl	8001e70 <GetPacketStatusLora>
        ClrIrqStatus(&radio, 1 << 1); // clear rxdone Irq
 8000fca:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000fce:	2102      	movs	r1, #2
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 ff13 	bl	8001dfc <ClrIrqStatus>
        HAL_Delay(1);
 8000fd6:	2001      	movs	r0, #1
 8000fd8:	f001 f9b0 	bl	800233c <HAL_Delay>
        //GetRxBufferStatus(); // TODO

        ReadBuffer(&radio, rxStartBufferPointer, sizeof(TLM_enc),(uint8_t*) &TLM_enc);
 8000fdc:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000fe0:	f897 115f 	ldrb.w	r1, [r7, #351]	; 0x15f
 8000fe4:	f107 00c8 	add.w	r0, r7, #200	; 0xc8
 8000fe8:	221e      	movs	r2, #30
 8000fea:	f000 fe98 	bl	8001d1e <ReadBuffer>
        //ReadBuffer(&radio, rxStartBufferPointer, sizeof(data), (uint8_t*) data);
        decode_TLM(&TLM_enc, &TLM_dec);
 8000fee:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8000ff2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000ff6:	4611      	mov	r1, r2
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 ffe5 	bl	8001fc8 <decode_TLM>
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 8000ffe:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8001002:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001004:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8001008:	63bb      	str	r3, [r7, #56]	; 0x38
 800100a:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 800100e:	637b      	str	r3, [r7, #52]	; 0x34
 8001010:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8001014:	633b      	str	r3, [r7, #48]	; 0x30
                TLM_dec.pin_states,TLM_dec.servo_state, TLM_dec.vbat, TLM_dec.systick, TLM_dec.orientation_quat[0], TLM_dec.acc[2],TLM_dec.gyro[2],TLM_dec.baro, TLM_dec.temp, TLM_dec.vertical_velocity,
 8001016:	f897 311c 	ldrb.w	r3, [r7, #284]	; 0x11c
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 800101a:	62fb      	str	r3, [r7, #44]	; 0x2c
                TLM_dec.pin_states,TLM_dec.servo_state, TLM_dec.vbat, TLM_dec.systick, TLM_dec.orientation_quat[0], TLM_dec.acc[2],TLM_dec.gyro[2],TLM_dec.baro, TLM_dec.temp, TLM_dec.vertical_velocity,
 800101c:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 8001020:	62bb      	str	r3, [r7, #40]	; 0x28
                TLM_dec.pin_states,TLM_dec.servo_state, TLM_dec.vbat, TLM_dec.systick, TLM_dec.orientation_quat[0], TLM_dec.acc[2],TLM_dec.gyro[2],TLM_dec.baro, TLM_dec.temp, TLM_dec.vertical_velocity,
 8001022:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fa96 	bl	8000558 <__aeabi_f2d>
 800102c:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8001030:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8001034:	61fa      	str	r2, [r7, #28]
                TLM_dec.pin_states,TLM_dec.servo_state, TLM_dec.vbat, TLM_dec.systick, TLM_dec.orientation_quat[0], TLM_dec.acc[2],TLM_dec.gyro[2],TLM_dec.baro, TLM_dec.temp, TLM_dec.vertical_velocity,
 8001036:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fa8c 	bl	8000558 <__aeabi_f2d>
 8001040:	e9c7 0104 	strd	r0, r1, [r7, #16]
                TLM_dec.pin_states,TLM_dec.servo_state, TLM_dec.vbat, TLM_dec.systick, TLM_dec.orientation_quat[0], TLM_dec.acc[2],TLM_dec.gyro[2],TLM_dec.baro, TLM_dec.temp, TLM_dec.vertical_velocity,
 8001044:	f9b7 313c 	ldrsh.w	r3, [r7, #316]	; 0x13c
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 8001048:	61bb      	str	r3, [r7, #24]
                TLM_dec.pin_states,TLM_dec.servo_state, TLM_dec.vbat, TLM_dec.systick, TLM_dec.orientation_quat[0], TLM_dec.acc[2],TLM_dec.gyro[2],TLM_dec.baro, TLM_dec.temp, TLM_dec.vertical_velocity,
 800104a:	f9b7 3142 	ldrsh.w	r3, [r7, #322]	; 0x142
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 800104e:	60fb      	str	r3, [r7, #12]
                TLM_dec.pin_states,TLM_dec.servo_state, TLM_dec.vbat, TLM_dec.systick, TLM_dec.orientation_quat[0], TLM_dec.acc[2],TLM_dec.gyro[2],TLM_dec.baro, TLM_dec.temp, TLM_dec.vertical_velocity,
 8001050:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fa7f 	bl	8000558 <__aeabi_f2d>
 800105a:	e9c7 0100 	strd	r0, r1, [r7]
                TLM_dec.pin_states,TLM_dec.servo_state, TLM_dec.vbat, TLM_dec.systick, TLM_dec.orientation_quat[0], TLM_dec.acc[2],TLM_dec.gyro[2],TLM_dec.baro, TLM_dec.temp, TLM_dec.vertical_velocity,
 800105e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff fa78 	bl	8000558 <__aeabi_f2d>
 8001068:	4682      	mov	sl, r0
 800106a:	468b      	mov	fp, r1
                TLM_dec.pin_states,TLM_dec.servo_state, TLM_dec.vbat, TLM_dec.systick, TLM_dec.orientation_quat[0], TLM_dec.acc[2],TLM_dec.gyro[2],TLM_dec.baro, TLM_dec.temp, TLM_dec.vertical_velocity,
 800106c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fa71 	bl	8000558 <__aeabi_f2d>
 8001076:	4680      	mov	r8, r0
 8001078:	4689      	mov	r9, r1
                TLM_dec.altitude, TLM_dec.ranging);
 800107a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fa6a 	bl	8000558 <__aeabi_f2d>
 8001084:	4605      	mov	r5, r0
 8001086:	460e      	mov	r6, r1
                TLM_dec.altitude, TLM_dec.ranging);
 8001088:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
        snprintf(printBuffer, 128, "%d,%d,%d,%d,%d,%d,%f,%d,%f,%d,%d,%f,%f,%f,%f,%f\r\n", TLM_dec.packet_type,TLM_dec.flight_state,TLM_dec.is_playing_music,TLM_dec.is_data_logging,
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fa63 	bl	8000558 <__aeabi_f2d>
 8001092:	4603      	mov	r3, r0
 8001094:	460c      	mov	r4, r1
 8001096:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800109a:	e9cd 3416 	strd	r3, r4, [sp, #88]	; 0x58
 800109e:	e9cd 5614 	strd	r5, r6, [sp, #80]	; 0x50
 80010a2:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80010a6:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 80010aa:	ed97 7b00 	vldr	d7, [r7]
 80010ae:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80010b2:	68f9      	ldr	r1, [r7, #12]
 80010b4:	910d      	str	r1, [sp, #52]	; 0x34
 80010b6:	69b9      	ldr	r1, [r7, #24]
 80010b8:	910c      	str	r1, [sp, #48]	; 0x30
 80010ba:	ed97 7b04 	vldr	d7, [r7, #16]
 80010be:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80010c2:	69fa      	ldr	r2, [r7, #28]
 80010c4:	9208      	str	r2, [sp, #32]
 80010c6:	ed97 7b08 	vldr	d7, [r7, #32]
 80010ca:	ed8d 7b06 	vstr	d7, [sp, #24]
 80010ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010d0:	9204      	str	r2, [sp, #16]
 80010d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80010d4:	9203      	str	r2, [sp, #12]
 80010d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80010d8:	9202      	str	r2, [sp, #8]
 80010da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80010dc:	9201      	str	r2, [sp, #4]
 80010de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80010e0:	9200      	str	r2, [sp, #0]
 80010e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010e4:	4a0d      	ldr	r2, [pc, #52]	; (800111c <loraTelemetry+0x1c4>)
 80010e6:	2180      	movs	r1, #128	; 0x80
 80010e8:	f009 fbe2 	bl	800a8b0 <sniprintf>
        //snprintf(printBuffer, 128,
        //       "Quaternion: %d, %d, %d, %d, RSSI: %f, SNR: %f\r\n",
        //       data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
        CDC_Transmit_FS((uint8_t*) printBuffer, strlen(printBuffer));
 80010ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff f875 	bl	80001e0 <strlen>
 80010f6:	4603      	mov	r3, r0
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010fe:	4611      	mov	r1, r2
 8001100:	4618      	mov	r0, r3
 8001102:	f008 fa3b 	bl	800957c <CDC_Transmit_FS>
        HAL_Delay(1);
 8001106:	2001      	movs	r0, #1
 8001108:	f001 f918 	bl	800233c <HAL_Delay>
        SetRx(&radio, 0x00, 0); // No timeout
 800110c:	e746      	b.n	8000f9c <loraTelemetry+0x44>
 800110e:	bf00      	nop
 8001110:	40020000 	.word	0x40020000
 8001114:	200003d8 	.word	0x200003d8
 8001118:	40020400 	.word	0x40020400
 800111c:	0800bf50 	.word	0x0800bf50

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b0a0      	sub	sp, #128	; 0x80
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001126:	f001 f897 	bl	8002258 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800112a:	f000 f835 	bl	8001198 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112e:	f000 f9df 	bl	80014f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001132:	f000 f899 	bl	8001268 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001136:	f000 f8e9 	bl	800130c <MX_I2C1_Init>
  MX_SPI3_Init();
 800113a:	f000 f915 	bl	8001368 <MX_SPI3_Init>
  MX_TIM2_Init();
 800113e:	f000 f949 	bl	80013d4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001142:	f000 f9ab 	bl	800149c <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8001146:	f008 f947 	bl	80093d8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  loraTelemetry(0);
 800114a:	2000      	movs	r0, #0
 800114c:	f7ff ff04 	bl	8000f58 <loraTelemetry>

  HAL_Delay(200);
 8001150:	20c8      	movs	r0, #200	; 0xc8
 8001152:	f001 f8f3 	bl	800233c <HAL_Delay>
  char printBuffer[128];
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sprintf(printBuffer,"/*Project Zeggreus,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10*/");
 8001156:	463b      	mov	r3, r7
 8001158:	4a0d      	ldr	r2, [pc, #52]	; (8001190 <main+0x70>)
 800115a:	4618      	mov	r0, r3
 800115c:	4611      	mov	r1, r2
 800115e:	234e      	movs	r3, #78	; 0x4e
 8001160:	461a      	mov	r2, r3
 8001162:	f008 fe7d 	bl	8009e60 <memcpy>
	  CDC_Transmit_FS((uint8_t*) printBuffer, strlen(printBuffer));
 8001166:	463b      	mov	r3, r7
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f839 	bl	80001e0 <strlen>
 800116e:	4603      	mov	r3, r0
 8001170:	b29a      	uxth	r2, r3
 8001172:	463b      	mov	r3, r7
 8001174:	4611      	mov	r1, r2
 8001176:	4618      	mov	r0, r3
 8001178:	f008 fa00 	bl	800957c <CDC_Transmit_FS>
	  HAL_Delay(500);
 800117c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001180:	f001 f8dc 	bl	800233c <HAL_Delay>
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001184:	2101      	movs	r1, #1
 8001186:	4803      	ldr	r0, [pc, #12]	; (8001194 <main+0x74>)
 8001188:	f001 fe31 	bl	8002dee <HAL_GPIO_TogglePin>
	  sprintf(printBuffer,"/*Project Zeggreus,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10*/");
 800118c:	e7e3      	b.n	8001156 <main+0x36>
 800118e:	bf00      	nop
 8001190:	0800bf84 	.word	0x0800bf84
 8001194:	40020000 	.word	0x40020000

08001198 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b094      	sub	sp, #80	; 0x50
 800119c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119e:	f107 0320 	add.w	r3, r7, #32
 80011a2:	2230      	movs	r2, #48	; 0x30
 80011a4:	2100      	movs	r1, #0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f008 fe65 	bl	8009e76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011bc:	2300      	movs	r3, #0
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	4b27      	ldr	r3, [pc, #156]	; (8001260 <SystemClock_Config+0xc8>)
 80011c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c4:	4a26      	ldr	r2, [pc, #152]	; (8001260 <SystemClock_Config+0xc8>)
 80011c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ca:	6413      	str	r3, [r2, #64]	; 0x40
 80011cc:	4b24      	ldr	r3, [pc, #144]	; (8001260 <SystemClock_Config+0xc8>)
 80011ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d4:	60bb      	str	r3, [r7, #8]
 80011d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	4b21      	ldr	r3, [pc, #132]	; (8001264 <SystemClock_Config+0xcc>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a20      	ldr	r2, [pc, #128]	; (8001264 <SystemClock_Config+0xcc>)
 80011e2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011e6:	6013      	str	r3, [r2, #0]
 80011e8:	4b1e      	ldr	r3, [pc, #120]	; (8001264 <SystemClock_Config+0xcc>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011f4:	2301      	movs	r3, #1
 80011f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011fe:	2302      	movs	r3, #2
 8001200:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001202:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001206:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001208:	2304      	movs	r3, #4
 800120a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800120c:	2348      	movs	r3, #72	; 0x48
 800120e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001210:	2302      	movs	r3, #2
 8001212:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001214:	2303      	movs	r3, #3
 8001216:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001218:	f107 0320 	add.w	r3, r7, #32
 800121c:	4618      	mov	r0, r3
 800121e:	f003 f8bd 	bl	800439c <HAL_RCC_OscConfig>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001228:	f000 fa1c 	bl	8001664 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800122c:	230f      	movs	r3, #15
 800122e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001230:	2302      	movs	r3, #2
 8001232:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001238:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800123c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800123e:	2300      	movs	r3, #0
 8001240:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001242:	f107 030c 	add.w	r3, r7, #12
 8001246:	2102      	movs	r1, #2
 8001248:	4618      	mov	r0, r3
 800124a:	f003 fb17 	bl	800487c <HAL_RCC_ClockConfig>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001254:	f000 fa06 	bl	8001664 <Error_Handler>
  }
}
 8001258:	bf00      	nop
 800125a:	3750      	adds	r7, #80	; 0x50
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	40023800 	.word	0x40023800
 8001264:	40007000 	.word	0x40007000

08001268 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800126e:	463b      	mov	r3, r7
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800127a:	4b21      	ldr	r3, [pc, #132]	; (8001300 <MX_ADC1_Init+0x98>)
 800127c:	4a21      	ldr	r2, [pc, #132]	; (8001304 <MX_ADC1_Init+0x9c>)
 800127e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001280:	4b1f      	ldr	r3, [pc, #124]	; (8001300 <MX_ADC1_Init+0x98>)
 8001282:	2200      	movs	r2, #0
 8001284:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001286:	4b1e      	ldr	r3, [pc, #120]	; (8001300 <MX_ADC1_Init+0x98>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800128c:	4b1c      	ldr	r3, [pc, #112]	; (8001300 <MX_ADC1_Init+0x98>)
 800128e:	2200      	movs	r2, #0
 8001290:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001292:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <MX_ADC1_Init+0x98>)
 8001294:	2200      	movs	r2, #0
 8001296:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001298:	4b19      	ldr	r3, [pc, #100]	; (8001300 <MX_ADC1_Init+0x98>)
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012a0:	4b17      	ldr	r3, [pc, #92]	; (8001300 <MX_ADC1_Init+0x98>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012a6:	4b16      	ldr	r3, [pc, #88]	; (8001300 <MX_ADC1_Init+0x98>)
 80012a8:	4a17      	ldr	r2, [pc, #92]	; (8001308 <MX_ADC1_Init+0xa0>)
 80012aa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ac:	4b14      	ldr	r3, [pc, #80]	; (8001300 <MX_ADC1_Init+0x98>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012b2:	4b13      	ldr	r3, [pc, #76]	; (8001300 <MX_ADC1_Init+0x98>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012b8:	4b11      	ldr	r3, [pc, #68]	; (8001300 <MX_ADC1_Init+0x98>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <MX_ADC1_Init+0x98>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012c6:	480e      	ldr	r0, [pc, #56]	; (8001300 <MX_ADC1_Init+0x98>)
 80012c8:	f001 f85a 	bl	8002380 <HAL_ADC_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80012d2:	f000 f9c7 	bl	8001664 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80012d6:	230a      	movs	r3, #10
 80012d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012da:	2301      	movs	r3, #1
 80012dc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e2:	463b      	mov	r3, r7
 80012e4:	4619      	mov	r1, r3
 80012e6:	4806      	ldr	r0, [pc, #24]	; (8001300 <MX_ADC1_Init+0x98>)
 80012e8:	f001 f88e 	bl	8002408 <HAL_ADC_ConfigChannel>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80012f2:	f000 f9b7 	bl	8001664 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000430 	.word	0x20000430
 8001304:	40012000 	.word	0x40012000
 8001308:	0f000001 	.word	0x0f000001

0800130c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001310:	4b12      	ldr	r3, [pc, #72]	; (800135c <MX_I2C1_Init+0x50>)
 8001312:	4a13      	ldr	r2, [pc, #76]	; (8001360 <MX_I2C1_Init+0x54>)
 8001314:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001316:	4b11      	ldr	r3, [pc, #68]	; (800135c <MX_I2C1_Init+0x50>)
 8001318:	4a12      	ldr	r2, [pc, #72]	; (8001364 <MX_I2C1_Init+0x58>)
 800131a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800131c:	4b0f      	ldr	r3, [pc, #60]	; (800135c <MX_I2C1_Init+0x50>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001322:	4b0e      	ldr	r3, [pc, #56]	; (800135c <MX_I2C1_Init+0x50>)
 8001324:	2200      	movs	r2, #0
 8001326:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001328:	4b0c      	ldr	r3, [pc, #48]	; (800135c <MX_I2C1_Init+0x50>)
 800132a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800132e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <MX_I2C1_Init+0x50>)
 8001332:	2200      	movs	r2, #0
 8001334:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001336:	4b09      	ldr	r3, [pc, #36]	; (800135c <MX_I2C1_Init+0x50>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800133c:	4b07      	ldr	r3, [pc, #28]	; (800135c <MX_I2C1_Init+0x50>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001342:	4b06      	ldr	r3, [pc, #24]	; (800135c <MX_I2C1_Init+0x50>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001348:	4804      	ldr	r0, [pc, #16]	; (800135c <MX_I2C1_Init+0x50>)
 800134a:	f001 fd6b 	bl	8002e24 <HAL_I2C_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001354:	f000 f986 	bl	8001664 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000384 	.word	0x20000384
 8001360:	40005400 	.word	0x40005400
 8001364:	000186a0 	.word	0x000186a0

08001368 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800136c:	4b17      	ldr	r3, [pc, #92]	; (80013cc <MX_SPI3_Init+0x64>)
 800136e:	4a18      	ldr	r2, [pc, #96]	; (80013d0 <MX_SPI3_Init+0x68>)
 8001370:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001372:	4b16      	ldr	r3, [pc, #88]	; (80013cc <MX_SPI3_Init+0x64>)
 8001374:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001378:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800137a:	4b14      	ldr	r3, [pc, #80]	; (80013cc <MX_SPI3_Init+0x64>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <MX_SPI3_Init+0x64>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001386:	4b11      	ldr	r3, [pc, #68]	; (80013cc <MX_SPI3_Init+0x64>)
 8001388:	2200      	movs	r2, #0
 800138a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800138c:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <MX_SPI3_Init+0x64>)
 800138e:	2200      	movs	r2, #0
 8001390:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001392:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <MX_SPI3_Init+0x64>)
 8001394:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001398:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800139a:	4b0c      	ldr	r3, [pc, #48]	; (80013cc <MX_SPI3_Init+0x64>)
 800139c:	2200      	movs	r2, #0
 800139e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a0:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <MX_SPI3_Init+0x64>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <MX_SPI3_Init+0x64>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ac:	4b07      	ldr	r3, [pc, #28]	; (80013cc <MX_SPI3_Init+0x64>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80013b2:	4b06      	ldr	r3, [pc, #24]	; (80013cc <MX_SPI3_Init+0x64>)
 80013b4:	220a      	movs	r2, #10
 80013b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013b8:	4804      	ldr	r0, [pc, #16]	; (80013cc <MX_SPI3_Init+0x64>)
 80013ba:	f003 fc51 	bl	8004c60 <HAL_SPI_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80013c4:	f000 f94e 	bl	8001664 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	200003d8 	.word	0x200003d8
 80013d0:	40003c00 	.word	0x40003c00

080013d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	; 0x28
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013da:	f107 0320 	add.w	r3, r7, #32
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013e4:	1d3b      	adds	r3, r7, #4
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
 80013f0:	611a      	str	r2, [r3, #16]
 80013f2:	615a      	str	r2, [r3, #20]
 80013f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013f6:	4b28      	ldr	r3, [pc, #160]	; (8001498 <MX_TIM2_Init+0xc4>)
 80013f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013fe:	4b26      	ldr	r3, [pc, #152]	; (8001498 <MX_TIM2_Init+0xc4>)
 8001400:	2200      	movs	r2, #0
 8001402:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001404:	4b24      	ldr	r3, [pc, #144]	; (8001498 <MX_TIM2_Init+0xc4>)
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800140a:	4b23      	ldr	r3, [pc, #140]	; (8001498 <MX_TIM2_Init+0xc4>)
 800140c:	f04f 32ff 	mov.w	r2, #4294967295
 8001410:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001412:	4b21      	ldr	r3, [pc, #132]	; (8001498 <MX_TIM2_Init+0xc4>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001418:	4b1f      	ldr	r3, [pc, #124]	; (8001498 <MX_TIM2_Init+0xc4>)
 800141a:	2200      	movs	r2, #0
 800141c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800141e:	481e      	ldr	r0, [pc, #120]	; (8001498 <MX_TIM2_Init+0xc4>)
 8001420:	f004 f972 	bl	8005708 <HAL_TIM_PWM_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800142a:	f000 f91b 	bl	8001664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800142e:	2300      	movs	r3, #0
 8001430:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001432:	2300      	movs	r3, #0
 8001434:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001436:	f107 0320 	add.w	r3, r7, #32
 800143a:	4619      	mov	r1, r3
 800143c:	4816      	ldr	r0, [pc, #88]	; (8001498 <MX_TIM2_Init+0xc4>)
 800143e:	f004 fc61 	bl	8005d04 <HAL_TIMEx_MasterConfigSynchronization>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001448:	f000 f90c 	bl	8001664 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800144c:	2360      	movs	r3, #96	; 0x60
 800144e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	2204      	movs	r2, #4
 8001460:	4619      	mov	r1, r3
 8001462:	480d      	ldr	r0, [pc, #52]	; (8001498 <MX_TIM2_Init+0xc4>)
 8001464:	f004 f97c 	bl	8005760 <HAL_TIM_PWM_ConfigChannel>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800146e:	f000 f8f9 	bl	8001664 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	2208      	movs	r2, #8
 8001476:	4619      	mov	r1, r3
 8001478:	4807      	ldr	r0, [pc, #28]	; (8001498 <MX_TIM2_Init+0xc4>)
 800147a:	f004 f971 	bl	8005760 <HAL_TIM_PWM_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001484:	f000 f8ee 	bl	8001664 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001488:	4803      	ldr	r0, [pc, #12]	; (8001498 <MX_TIM2_Init+0xc4>)
 800148a:	f000 fa0b 	bl	80018a4 <HAL_TIM_MspPostInit>

}
 800148e:	bf00      	nop
 8001490:	3728      	adds	r7, #40	; 0x28
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000478 	.word	0x20000478

0800149c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014a2:	4a12      	ldr	r2, [pc, #72]	; (80014ec <MX_USART2_UART_Init+0x50>)
 80014a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014a6:	4b10      	ldr	r3, [pc, #64]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014c0:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014c2:	220c      	movs	r2, #12
 80014c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014d4:	f004 fc84 	bl	8005de0 <HAL_UART_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014de:	f000 f8c1 	bl	8001664 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200004b8 	.word	0x200004b8
 80014ec:	40004400 	.word	0x40004400

080014f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	; 0x28
 80014f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
 8001504:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
 800150a:	4b51      	ldr	r3, [pc, #324]	; (8001650 <MX_GPIO_Init+0x160>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a50      	ldr	r2, [pc, #320]	; (8001650 <MX_GPIO_Init+0x160>)
 8001510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b4e      	ldr	r3, [pc, #312]	; (8001650 <MX_GPIO_Init+0x160>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	4b4a      	ldr	r3, [pc, #296]	; (8001650 <MX_GPIO_Init+0x160>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a49      	ldr	r2, [pc, #292]	; (8001650 <MX_GPIO_Init+0x160>)
 800152c:	f043 0304 	orr.w	r3, r3, #4
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b47      	ldr	r3, [pc, #284]	; (8001650 <MX_GPIO_Init+0x160>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0304 	and.w	r3, r3, #4
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	4b43      	ldr	r3, [pc, #268]	; (8001650 <MX_GPIO_Init+0x160>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a42      	ldr	r2, [pc, #264]	; (8001650 <MX_GPIO_Init+0x160>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b40      	ldr	r3, [pc, #256]	; (8001650 <MX_GPIO_Init+0x160>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	4b3c      	ldr	r3, [pc, #240]	; (8001650 <MX_GPIO_Init+0x160>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a3b      	ldr	r2, [pc, #236]	; (8001650 <MX_GPIO_Init+0x160>)
 8001564:	f043 0302 	orr.w	r3, r3, #2
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b39      	ldr	r3, [pc, #228]	; (8001650 <MX_GPIO_Init+0x160>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	4b35      	ldr	r3, [pc, #212]	; (8001650 <MX_GPIO_Init+0x160>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	4a34      	ldr	r2, [pc, #208]	; (8001650 <MX_GPIO_Init+0x160>)
 8001580:	f043 0308 	orr.w	r3, r3, #8
 8001584:	6313      	str	r3, [r2, #48]	; 0x30
 8001586:	4b32      	ldr	r3, [pc, #200]	; (8001650 <MX_GPIO_Init+0x160>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	f003 0308 	and.w	r3, r3, #8
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|RXEN_Pin|TXEN_Pin|LORA_NSS_Pin, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	f248 6101 	movw	r1, #34305	; 0x8601
 8001598:	482e      	ldr	r0, [pc, #184]	; (8001654 <MX_GPIO_Init+0x164>)
 800159a:	f001 fc0f 	bl	8002dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SWANT_GPIO_Port, SWANT_Pin, GPIO_PIN_SET);
 800159e:	2201      	movs	r2, #1
 80015a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015a4:	482c      	ldr	r0, [pc, #176]	; (8001658 <MX_GPIO_Init+0x168>)
 80015a6:	f001 fc09 	bl	8002dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_SET);
 80015aa:	2201      	movs	r2, #1
 80015ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015b0:	4828      	ldr	r0, [pc, #160]	; (8001654 <MX_GPIO_Init+0x164>)
 80015b2:	f001 fc03 	bl	8002dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2180      	movs	r1, #128	; 0x80
 80015ba:	4828      	ldr	r0, [pc, #160]	; (800165c <MX_GPIO_Init+0x16c>)
 80015bc:	f001 fbfe 	bl	8002dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin MODE_Pin RXEN_Pin TXEN_Pin
                           LORA_NSS_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|MODE_Pin|RXEN_Pin|TXEN_Pin
 80015c0:	f248 7301 	movw	r3, #34561	; 0x8701
 80015c4:	617b      	str	r3, [r7, #20]
                          |LORA_NSS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c6:	2301      	movs	r3, #1
 80015c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	2300      	movs	r3, #0
 80015d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d2:	f107 0314 	add.w	r3, r7, #20
 80015d6:	4619      	mov	r1, r3
 80015d8:	481e      	ldr	r0, [pc, #120]	; (8001654 <MX_GPIO_Init+0x164>)
 80015da:	f001 fa55 	bl	8002a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : SWANT_Pin */
  GPIO_InitStruct.Pin = SWANT_Pin;
 80015de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e4:	2301      	movs	r3, #1
 80015e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ec:	2300      	movs	r3, #0
 80015ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SWANT_GPIO_Port, &GPIO_InitStruct);
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	4619      	mov	r1, r3
 80015f6:	4818      	ldr	r0, [pc, #96]	; (8001658 <MX_GPIO_Init+0x168>)
 80015f8:	f001 fa46 	bl	8002a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO3_Pin */
  GPIO_InitStruct.Pin = DIO3_Pin;
 80015fc:	2304      	movs	r3, #4
 80015fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001600:	2300      	movs	r3, #0
 8001602:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIO3_GPIO_Port, &GPIO_InitStruct);
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	4619      	mov	r1, r3
 800160e:	4814      	ldr	r0, [pc, #80]	; (8001660 <MX_GPIO_Init+0x170>)
 8001610:	f001 fa3a 	bl	8002a88 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO2_Pin LORA_DIO1_Pin LORA_BUSY_Pin */
  GPIO_InitStruct.Pin = DIO2_Pin|LORA_DIO1_Pin|LORA_BUSY_Pin;
 8001614:	2370      	movs	r3, #112	; 0x70
 8001616:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001618:	2300      	movs	r3, #0
 800161a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	480d      	ldr	r0, [pc, #52]	; (800165c <MX_GPIO_Init+0x16c>)
 8001628:	f001 fa2e 	bl	8002a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_RESET_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin;
 800162c:	2380      	movs	r3, #128	; 0x80
 800162e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001630:	2301      	movs	r3, #1
 8001632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001638:	2300      	movs	r3, #0
 800163a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_RESET_GPIO_Port, &GPIO_InitStruct);
 800163c:	f107 0314 	add.w	r3, r7, #20
 8001640:	4619      	mov	r1, r3
 8001642:	4806      	ldr	r0, [pc, #24]	; (800165c <MX_GPIO_Init+0x16c>)
 8001644:	f001 fa20 	bl	8002a88 <HAL_GPIO_Init>

}
 8001648:	bf00      	nop
 800164a:	3728      	adds	r7, #40	; 0x28
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40023800 	.word	0x40023800
 8001654:	40020000 	.word	0x40020000
 8001658:	40020800 	.word	0x40020800
 800165c:	40020400 	.word	0x40020400
 8001660:	40020c00 	.word	0x40020c00

08001664 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001668:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800166a:	e7fe      	b.n	800166a <Error_Handler+0x6>

0800166c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	4b10      	ldr	r3, [pc, #64]	; (80016b8 <HAL_MspInit+0x4c>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167a:	4a0f      	ldr	r2, [pc, #60]	; (80016b8 <HAL_MspInit+0x4c>)
 800167c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001680:	6453      	str	r3, [r2, #68]	; 0x44
 8001682:	4b0d      	ldr	r3, [pc, #52]	; (80016b8 <HAL_MspInit+0x4c>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	603b      	str	r3, [r7, #0]
 8001692:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <HAL_MspInit+0x4c>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	4a08      	ldr	r2, [pc, #32]	; (80016b8 <HAL_MspInit+0x4c>)
 8001698:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169c:	6413      	str	r3, [r2, #64]	; 0x40
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <HAL_MspInit+0x4c>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a6:	603b      	str	r3, [r7, #0]
 80016a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016aa:	bf00      	nop
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	40023800 	.word	0x40023800

080016bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	; 0x28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a17      	ldr	r2, [pc, #92]	; (8001738 <HAL_ADC_MspInit+0x7c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d127      	bne.n	800172e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	4b16      	ldr	r3, [pc, #88]	; (800173c <HAL_ADC_MspInit+0x80>)
 80016e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e6:	4a15      	ldr	r2, [pc, #84]	; (800173c <HAL_ADC_MspInit+0x80>)
 80016e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ec:	6453      	str	r3, [r2, #68]	; 0x44
 80016ee:	4b13      	ldr	r3, [pc, #76]	; (800173c <HAL_ADC_MspInit+0x80>)
 80016f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	4b0f      	ldr	r3, [pc, #60]	; (800173c <HAL_ADC_MspInit+0x80>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a0e      	ldr	r2, [pc, #56]	; (800173c <HAL_ADC_MspInit+0x80>)
 8001704:	f043 0304 	orr.w	r3, r3, #4
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b0c      	ldr	r3, [pc, #48]	; (800173c <HAL_ADC_MspInit+0x80>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f003 0304 	and.w	r3, r3, #4
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = PDET_Pin;
 8001716:	2301      	movs	r3, #1
 8001718:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800171a:	2303      	movs	r3, #3
 800171c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PDET_GPIO_Port, &GPIO_InitStruct);
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	; (8001740 <HAL_ADC_MspInit+0x84>)
 800172a:	f001 f9ad 	bl	8002a88 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800172e:	bf00      	nop
 8001730:	3728      	adds	r7, #40	; 0x28
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40012000 	.word	0x40012000
 800173c:	40023800 	.word	0x40023800
 8001740:	40020800 	.word	0x40020800

08001744 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a19      	ldr	r2, [pc, #100]	; (80017c8 <HAL_I2C_MspInit+0x84>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d12c      	bne.n	80017c0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <HAL_I2C_MspInit+0x88>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	4a17      	ldr	r2, [pc, #92]	; (80017cc <HAL_I2C_MspInit+0x88>)
 8001770:	f043 0302 	orr.w	r3, r3, #2
 8001774:	6313      	str	r3, [r2, #48]	; 0x30
 8001776:	4b15      	ldr	r3, [pc, #84]	; (80017cc <HAL_I2C_MspInit+0x88>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001782:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001788:	2312      	movs	r3, #18
 800178a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800178c:	2301      	movs	r3, #1
 800178e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001790:	2303      	movs	r3, #3
 8001792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001794:	2304      	movs	r3, #4
 8001796:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	480c      	ldr	r0, [pc, #48]	; (80017d0 <HAL_I2C_MspInit+0x8c>)
 80017a0:	f001 f972 	bl	8002a88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <HAL_I2C_MspInit+0x88>)
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	4a07      	ldr	r2, [pc, #28]	; (80017cc <HAL_I2C_MspInit+0x88>)
 80017ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017b2:	6413      	str	r3, [r2, #64]	; 0x40
 80017b4:	4b05      	ldr	r3, [pc, #20]	; (80017cc <HAL_I2C_MspInit+0x88>)
 80017b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017c0:	bf00      	nop
 80017c2:	3728      	adds	r7, #40	; 0x28
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40005400 	.word	0x40005400
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40020400 	.word	0x40020400

080017d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08a      	sub	sp, #40	; 0x28
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a19      	ldr	r2, [pc, #100]	; (8001858 <HAL_SPI_MspInit+0x84>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d12c      	bne.n	8001850 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
 80017fa:	4b18      	ldr	r3, [pc, #96]	; (800185c <HAL_SPI_MspInit+0x88>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	4a17      	ldr	r2, [pc, #92]	; (800185c <HAL_SPI_MspInit+0x88>)
 8001800:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001804:	6413      	str	r3, [r2, #64]	; 0x40
 8001806:	4b15      	ldr	r3, [pc, #84]	; (800185c <HAL_SPI_MspInit+0x88>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	4b11      	ldr	r3, [pc, #68]	; (800185c <HAL_SPI_MspInit+0x88>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a10      	ldr	r2, [pc, #64]	; (800185c <HAL_SPI_MspInit+0x88>)
 800181c:	f043 0304 	orr.w	r3, r3, #4
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b0e      	ldr	r3, [pc, #56]	; (800185c <HAL_SPI_MspInit+0x88>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800182e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001832:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001834:	2302      	movs	r3, #2
 8001836:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183c:	2303      	movs	r3, #3
 800183e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001840:	2306      	movs	r3, #6
 8001842:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	4619      	mov	r1, r3
 800184a:	4805      	ldr	r0, [pc, #20]	; (8001860 <HAL_SPI_MspInit+0x8c>)
 800184c:	f001 f91c 	bl	8002a88 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001850:	bf00      	nop
 8001852:	3728      	adds	r7, #40	; 0x28
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	40003c00 	.word	0x40003c00
 800185c:	40023800 	.word	0x40023800
 8001860:	40020800 	.word	0x40020800

08001864 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001874:	d10d      	bne.n	8001892 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <HAL_TIM_PWM_MspInit+0x3c>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	4a08      	ldr	r2, [pc, #32]	; (80018a0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6413      	str	r3, [r2, #64]	; 0x40
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001892:	bf00      	nop
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40023800 	.word	0x40023800

080018a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08a      	sub	sp, #40	; 0x28
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018c4:	d13c      	bne.n	8001940 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	4b1f      	ldr	r3, [pc, #124]	; (8001948 <HAL_TIM_MspPostInit+0xa4>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	4a1e      	ldr	r2, [pc, #120]	; (8001948 <HAL_TIM_MspPostInit+0xa4>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b1c      	ldr	r3, [pc, #112]	; (8001948 <HAL_TIM_MspPostInit+0xa4>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	4b18      	ldr	r3, [pc, #96]	; (8001948 <HAL_TIM_MspPostInit+0xa4>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	4a17      	ldr	r2, [pc, #92]	; (8001948 <HAL_TIM_MspPostInit+0xa4>)
 80018ec:	f043 0302 	orr.w	r3, r3, #2
 80018f0:	6313      	str	r3, [r2, #48]	; 0x30
 80018f2:	4b15      	ldr	r3, [pc, #84]	; (8001948 <HAL_TIM_MspPostInit+0xa4>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = LED2_Pin;
 80018fe:	2302      	movs	r3, #2
 8001900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001902:	2302      	movs	r3, #2
 8001904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800190e:	2301      	movs	r3, #1
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	480c      	ldr	r0, [pc, #48]	; (800194c <HAL_TIM_MspPostInit+0xa8>)
 800191a:	f001 f8b5 	bl	8002a88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800191e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001922:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001924:	2302      	movs	r3, #2
 8001926:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192c:	2300      	movs	r3, #0
 800192e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001930:	2301      	movs	r3, #1
 8001932:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	4619      	mov	r1, r3
 800193a:	4805      	ldr	r0, [pc, #20]	; (8001950 <HAL_TIM_MspPostInit+0xac>)
 800193c:	f001 f8a4 	bl	8002a88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001940:	bf00      	nop
 8001942:	3728      	adds	r7, #40	; 0x28
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40023800 	.word	0x40023800
 800194c:	40020000 	.word	0x40020000
 8001950:	40020400 	.word	0x40020400

08001954 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a19      	ldr	r2, [pc, #100]	; (80019d8 <HAL_UART_MspInit+0x84>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d12b      	bne.n	80019ce <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
 800197a:	4b18      	ldr	r3, [pc, #96]	; (80019dc <HAL_UART_MspInit+0x88>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197e:	4a17      	ldr	r2, [pc, #92]	; (80019dc <HAL_UART_MspInit+0x88>)
 8001980:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001984:	6413      	str	r3, [r2, #64]	; 0x40
 8001986:	4b15      	ldr	r3, [pc, #84]	; (80019dc <HAL_UART_MspInit+0x88>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198e:	613b      	str	r3, [r7, #16]
 8001990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	4b11      	ldr	r3, [pc, #68]	; (80019dc <HAL_UART_MspInit+0x88>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199a:	4a10      	ldr	r2, [pc, #64]	; (80019dc <HAL_UART_MspInit+0x88>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	6313      	str	r3, [r2, #48]	; 0x30
 80019a2:	4b0e      	ldr	r3, [pc, #56]	; (80019dc <HAL_UART_MspInit+0x88>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019ae:	230c      	movs	r3, #12
 80019b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b2:	2302      	movs	r3, #2
 80019b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ba:	2303      	movs	r3, #3
 80019bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019be:	2307      	movs	r3, #7
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c2:	f107 0314 	add.w	r3, r7, #20
 80019c6:	4619      	mov	r1, r3
 80019c8:	4805      	ldr	r0, [pc, #20]	; (80019e0 <HAL_UART_MspInit+0x8c>)
 80019ca:	f001 f85d 	bl	8002a88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019ce:	bf00      	nop
 80019d0:	3728      	adds	r7, #40	; 0x28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40004400 	.word	0x40004400
 80019dc:	40023800 	.word	0x40023800
 80019e0:	40020000 	.word	0x40020000

080019e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e8:	e7fe      	b.n	80019e8 <NMI_Handler+0x4>

080019ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ea:	b480      	push	{r7}
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ee:	e7fe      	b.n	80019ee <HardFault_Handler+0x4>

080019f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f4:	e7fe      	b.n	80019f4 <MemManage_Handler+0x4>

080019f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019fa:	e7fe      	b.n	80019fa <BusFault_Handler+0x4>

080019fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <UsageFault_Handler+0x4>

08001a02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a30:	f000 fc64 	bl	80022fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <OTG_FS_IRQHandler+0x10>)
 8001a3e:	f001 fc79 	bl	8003334 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200019cc 	.word	0x200019cc

08001a4c <sxSpiTransmit>:
#include "main.h"
#include "sx1280_custom.h"


void sxSpiTransmit(sx1280_custom *radio, uint8_t *txBuf, uint8_t size) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	4613      	mov	r3, r2
 8001a58:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	6858      	ldr	r0, [r3, #4]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	891b      	ldrh	r3, [r3, #8]
 8001a62:	2200      	movs	r2, #0
 8001a64:	4619      	mov	r1, r3
 8001a66:	f001 f9a9 	bl	8002dbc <HAL_GPIO_WritePin>
    radio->spi_return = HAL_SPI_Transmit(radio->spiHandle, txBuf, size, 1000);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	6818      	ldr	r0, [r3, #0]
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a76:	68b9      	ldr	r1, [r7, #8]
 8001a78:	f003 f956 	bl	8004d28 <HAL_SPI_Transmit>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	461a      	mov	r2, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6858      	ldr	r0, [r3, #4]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	891b      	ldrh	r3, [r3, #8]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	4619      	mov	r1, r3
 8001a92:	f001 f993 	bl	8002dbc <HAL_GPIO_WritePin>
}
 8001a96:	bf00      	nop
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <sxSpiTransmitReceive>:
void sxSpiTransmitReceive(sx1280_custom *radio, uint8_t *txBuf, uint8_t *rxBuf, uint8_t size) {
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af02      	add	r7, sp, #8
 8001aa4:	60f8      	str	r0, [r7, #12]
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
 8001aaa:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6858      	ldr	r0, [r3, #4]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	891b      	ldrh	r3, [r3, #8]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	f001 f980 	bl	8002dbc <HAL_GPIO_WritePin>
    radio->spi_return = HAL_SPI_TransmitReceive(radio->spiHandle,txBuf,rxBuf,size,1000);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6818      	ldr	r0, [r3, #0]
 8001ac0:	78fb      	ldrb	r3, [r7, #3]
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	4613      	mov	r3, r2
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	68b9      	ldr	r1, [r7, #8]
 8001ad0:	f003 fb67 	bl	80051a2 <HAL_SPI_TransmitReceive>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6858      	ldr	r0, [r3, #4]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	891b      	ldrh	r3, [r3, #8]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f001 f967 	bl	8002dbc <HAL_GPIO_WritePin>
}
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
	...

08001af8 <sxInit>:


void sxInit(sx1280_custom *radio, SPI_HandleTypeDef *spiHandle,
        GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af02      	add	r7, sp, #8
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
 8001b04:	807b      	strh	r3, [r7, #2]

    radio->spiHandle = spiHandle;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	68ba      	ldr	r2, [r7, #8]
 8001b0a:	601a      	str	r2, [r3, #0]
    radio->csPinBank = csPinBank;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	605a      	str	r2, [r3, #4]
    radio->csPin = csPin;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	887a      	ldrh	r2, [r7, #2]
 8001b16:	811a      	strh	r2, [r3, #8]


    HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2180      	movs	r1, #128	; 0x80
 8001b1c:	4825      	ldr	r0, [pc, #148]	; (8001bb4 <sxInit+0xbc>)
 8001b1e:	f001 f94d 	bl	8002dbc <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8001b22:	2002      	movs	r0, #2
 8001b24:	f000 fc0a 	bl	800233c <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	2180      	movs	r1, #128	; 0x80
 8001b2c:	4821      	ldr	r0, [pc, #132]	; (8001bb4 <sxInit+0xbc>)
 8001b2e:	f001 f945 	bl	8002dbc <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8001b32:	2002      	movs	r0, #2
 8001b34:	f000 fc02 	bl	800233c <HAL_Delay>

    SetStandbyRC(radio);
 8001b38:	68f8      	ldr	r0, [r7, #12]
 8001b3a:	f000 f850 	bl	8001bde <SetStandbyRC>
    HAL_Delay(3);
 8001b3e:	2003      	movs	r0, #3
 8001b40:	f000 fbfc 	bl	800233c <HAL_Delay>
    setPacketLora(radio);
 8001b44:	68f8      	ldr	r0, [r7, #12]
 8001b46:	f000 f875 	bl	8001c34 <setPacketLora>
    HAL_Delay(2);
 8001b4a:	2002      	movs	r0, #2
 8001b4c:	f000 fbf6 	bl	800233c <HAL_Delay>
    SetRfFrequency2(radio);
 8001b50:	68f8      	ldr	r0, [r7, #12]
 8001b52:	f000 f859 	bl	8001c08 <SetRfFrequency2>
    HAL_Delay(2);
 8001b56:	2002      	movs	r0, #2
 8001b58:	f000 fbf0 	bl	800233c <HAL_Delay>

    SetBufferBaseAddresses(radio, 0, 0); // 127
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2100      	movs	r1, #0
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	f000 f87d 	bl	8001c60 <SetBufferBaseAddresses>
    HAL_Delay(1);
 8001b66:	2001      	movs	r0, #1
 8001b68:	f000 fbe8 	bl	800233c <HAL_Delay>
    SetModulationParams(radio, 0x90, 0x0A, 0x01); // Spreading factor 9, 1600 BW (0x0A), CR 4/5
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	220a      	movs	r2, #10
 8001b70:	2190      	movs	r1, #144	; 0x90
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	f000 f88e 	bl	8001c94 <SetModulationParams>
    HAL_Delay(1);
 8001b78:	2001      	movs	r0, #1
 8001b7a:	f000 fbdf 	bl	800233c <HAL_Delay>

    WriteRegisterByte(radio, 0x925, 0x32); // must be used for SF9-12. Different for 5-8 (page 112)
 8001b7e:	2232      	movs	r2, #50	; 0x32
 8001b80:	f640 1125 	movw	r1, #2341	; 0x925
 8001b84:	68f8      	ldr	r0, [r7, #12]
 8001b86:	f000 f9b2 	bl	8001eee <WriteRegisterByte>

    HAL_Delay(1);
 8001b8a:	2001      	movs	r0, #1
 8001b8c:	f000 fbd6 	bl	800233c <HAL_Delay>
    SetPacketParamsLora(radio, 12, 0x80, 32, 0x20, 0x40); // 12 symbol preamble, implicit header, 32 byte payload, CRC enabled, Normal IQ
 8001b90:	2340      	movs	r3, #64	; 0x40
 8001b92:	9301      	str	r3, [sp, #4]
 8001b94:	2320      	movs	r3, #32
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	2320      	movs	r3, #32
 8001b9a:	2280      	movs	r2, #128	; 0x80
 8001b9c:	210c      	movs	r1, #12
 8001b9e:	68f8      	ldr	r0, [r7, #12]
 8001ba0:	f000 f899 	bl	8001cd6 <SetPacketParamsLora>
    HAL_Delay(1);
 8001ba4:	2001      	movs	r0, #1
 8001ba6:	f000 fbc9 	bl	800233c <HAL_Delay>
}
 8001baa:	bf00      	nop
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40020400 	.word	0x40020400

08001bb8 <sxSetDio1Pin>:

void sxSetDio1Pin(sx1280_custom *radio, GPIO_TypeDef *Dio1PinBank, uint16_t Dio1Pin) {
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	80fb      	strh	r3, [r7, #6]
    radio->Dio1PinBank = Dio1PinBank;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	68ba      	ldr	r2, [r7, #8]
 8001bca:	60da      	str	r2, [r3, #12]
    radio->Dio1Pin = Dio1Pin;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	88fa      	ldrh	r2, [r7, #6]
 8001bd0:	821a      	strh	r2, [r3, #16]
}
 8001bd2:	bf00      	nop
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <SetStandbyRC>:

void SetStandbyRC(sx1280_custom *radio) {
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b084      	sub	sp, #16
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[2];
    uint8_t loraTxBuf[] = { 0x80, 0x00 }; // Standby RC
 8001be6:	2380      	movs	r3, #128	; 0x80
 8001be8:	723b      	strb	r3, [r7, #8]
 8001bea:	2300      	movs	r3, #0
 8001bec:	727b      	strb	r3, [r7, #9]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 2);
 8001bee:	f107 020c 	add.w	r2, r7, #12
 8001bf2:	f107 0108 	add.w	r1, r7, #8
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f7ff ff50 	bl	8001a9e <sxSpiTransmitReceive>
}
 8001bfe:	bf00      	nop
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <SetRfFrequency2>:
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x86, 0xBD, 0x3B, 0x14 }; // SetRfFrequency
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 4);
}

void SetRfFrequency2(sx1280_custom *radio) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
    // 52e6/(2^18) multiples of
    // 2.46 = 2.46 * 10^9/(52e6/(2^18)) = 12401428 = 0xBD3B14
    // uint32_t rfFreq = 12401428;

    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x86, 0xBE, 0xC4, 0xEC }; // SetRfFrequency
 8001c10:	4b07      	ldr	r3, [pc, #28]	; (8001c30 <SetRfFrequency2+0x28>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	60bb      	str	r3, [r7, #8]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 4);
 8001c16:	f107 020c 	add.w	r2, r7, #12
 8001c1a:	f107 0108 	add.w	r1, r7, #8
 8001c1e:	2304      	movs	r3, #4
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff ff3c 	bl	8001a9e <sxSpiTransmitReceive>
}
 8001c26:	bf00      	nop
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	0800bfd8 	.word	0x0800bfd8

08001c34 <setPacketLora>:

void setPacketLora(sx1280_custom *radio) {
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[2];
    uint8_t loraTxBuf[] = { 0x8A, 0x01 }; // Set packet to lora
 8001c3c:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <setPacketLora+0x28>)
 8001c3e:	881b      	ldrh	r3, [r3, #0]
 8001c40:	813b      	strh	r3, [r7, #8]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 2);
 8001c42:	f107 020c 	add.w	r2, r7, #12
 8001c46:	f107 0108 	add.w	r1, r7, #8
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f7ff ff26 	bl	8001a9e <sxSpiTransmitReceive>
}
 8001c52:	bf00      	nop
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	0800bfdc 	.word	0x0800bfdc

08001c60 <SetBufferBaseAddresses>:
    // Set to -12 dBm = 0.06 mW
    uint8_t loraTxBuf[] = { 0x8E, power, rampTime };
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 3);
}

void SetBufferBaseAddresses(sx1280_custom *radio, uint8_t txBaseAddress, uint8_t rxBaseAddress) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	460b      	mov	r3, r1
 8001c6a:	70fb      	strb	r3, [r7, #3]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	70bb      	strb	r3, [r7, #2]
    uint8_t loraRxBuf[3];
    uint8_t loraTxBuf[] = { 0x8F, txBaseAddress, rxBaseAddress };
 8001c70:	238f      	movs	r3, #143	; 0x8f
 8001c72:	723b      	strb	r3, [r7, #8]
 8001c74:	78fb      	ldrb	r3, [r7, #3]
 8001c76:	727b      	strb	r3, [r7, #9]
 8001c78:	78bb      	ldrb	r3, [r7, #2]
 8001c7a:	72bb      	strb	r3, [r7, #10]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001c7c:	f107 020c 	add.w	r2, r7, #12
 8001c80:	f107 0108 	add.w	r1, r7, #8
 8001c84:	2303      	movs	r3, #3
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f7ff ff09 	bl	8001a9e <sxSpiTransmitReceive>
}
 8001c8c:	bf00      	nop
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <SetModulationParams>:

void SetModulationParams(sx1280_custom *radio, uint8_t modParam1, uint8_t modParam2,
        uint8_t modParam3) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	4608      	mov	r0, r1
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	70fb      	strb	r3, [r7, #3]
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	70bb      	strb	r3, [r7, #2]
 8001caa:	4613      	mov	r3, r2
 8001cac:	707b      	strb	r3, [r7, #1]
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x8B, modParam1, modParam2, modParam3 };
 8001cae:	238b      	movs	r3, #139	; 0x8b
 8001cb0:	723b      	strb	r3, [r7, #8]
 8001cb2:	78fb      	ldrb	r3, [r7, #3]
 8001cb4:	727b      	strb	r3, [r7, #9]
 8001cb6:	78bb      	ldrb	r3, [r7, #2]
 8001cb8:	72bb      	strb	r3, [r7, #10]
 8001cba:	787b      	ldrb	r3, [r7, #1]
 8001cbc:	72fb      	strb	r3, [r7, #11]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001cbe:	f107 020c 	add.w	r2, r7, #12
 8001cc2:	f107 0108 	add.w	r1, r7, #8
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7ff fee8 	bl	8001a9e <sxSpiTransmitReceive>
}
 8001cce:	bf00      	nop
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <SetPacketParamsLora>:

void SetPacketParamsLora(sx1280_custom *radio, uint8_t param1, uint8_t param2, uint8_t param3,
        uint8_t param4, uint8_t param5) {
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b084      	sub	sp, #16
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	4608      	mov	r0, r1
 8001ce0:	4611      	mov	r1, r2
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	70fb      	strb	r3, [r7, #3]
 8001ce8:	460b      	mov	r3, r1
 8001cea:	70bb      	strb	r3, [r7, #2]
 8001cec:	4613      	mov	r3, r2
 8001cee:	707b      	strb	r3, [r7, #1]
    uint8_t loraTxBuf[] = { 0x8C, param1, param2, param3, param4, param5 };
 8001cf0:	238c      	movs	r3, #140	; 0x8c
 8001cf2:	723b      	strb	r3, [r7, #8]
 8001cf4:	78fb      	ldrb	r3, [r7, #3]
 8001cf6:	727b      	strb	r3, [r7, #9]
 8001cf8:	78bb      	ldrb	r3, [r7, #2]
 8001cfa:	72bb      	strb	r3, [r7, #10]
 8001cfc:	787b      	ldrb	r3, [r7, #1]
 8001cfe:	72fb      	strb	r3, [r7, #11]
 8001d00:	7e3b      	ldrb	r3, [r7, #24]
 8001d02:	733b      	strb	r3, [r7, #12]
 8001d04:	7f3b      	ldrb	r3, [r7, #28]
 8001d06:	737b      	strb	r3, [r7, #13]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001d08:	f107 0308 	add.w	r3, r7, #8
 8001d0c:	2206      	movs	r2, #6
 8001d0e:	4619      	mov	r1, r3
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff fe9b 	bl	8001a4c <sxSpiTransmit>
}
 8001d16:	bf00      	nop
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <ReadBuffer>:
    HAL_SPI_Transmit(radio->spiHandle, data, size, 1000);
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);

}

void ReadBuffer(sx1280_custom *radio, uint8_t offset, uint8_t size, uint8_t *data) {
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b086      	sub	sp, #24
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	60f8      	str	r0, [r7, #12]
 8001d26:	607b      	str	r3, [r7, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	72fb      	strb	r3, [r7, #11]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	72bb      	strb	r3, [r7, #10]
    uint8_t loraTxBuf[] = { 0x1B, offset, 0x00};
 8001d30:	231b      	movs	r3, #27
 8001d32:	753b      	strb	r3, [r7, #20]
 8001d34:	7afb      	ldrb	r3, [r7, #11]
 8001d36:	757b      	strb	r3, [r7, #21]
 8001d38:	2300      	movs	r3, #0
 8001d3a:	75bb      	strb	r3, [r7, #22]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	6858      	ldr	r0, [r3, #4]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	891b      	ldrh	r3, [r3, #8]
 8001d44:	2200      	movs	r2, #0
 8001d46:	4619      	mov	r1, r3
 8001d48:	f001 f838 	bl	8002dbc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(radio->spiHandle, loraTxBuf, sizeof(loraTxBuf), 1000);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	f107 0114 	add.w	r1, r7, #20
 8001d54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d58:	2203      	movs	r2, #3
 8001d5a:	f002 ffe5 	bl	8004d28 <HAL_SPI_Transmit>
    HAL_SPI_Receive(radio->spiHandle, data, size, 1000);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6818      	ldr	r0, [r3, #0]
 8001d62:	7abb      	ldrb	r3, [r7, #10]
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	f003 f910 	bl	8004f90 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6858      	ldr	r0, [r3, #4]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	891b      	ldrh	r3, [r3, #8]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	f001 f81e 	bl	8002dbc <HAL_GPIO_WritePin>
}
 8001d80:	bf00      	nop
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <SetDioIrqParams>:

void SetDioIrqParams(sx1280_custom *radio, uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask,
        uint16_t dio3Mask) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b088      	sub	sp, #32
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	4608      	mov	r0, r1
 8001d92:	4611      	mov	r1, r2
 8001d94:	461a      	mov	r2, r3
 8001d96:	4603      	mov	r3, r0
 8001d98:	817b      	strh	r3, [r7, #10]
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	813b      	strh	r3, [r7, #8]
 8001d9e:	4613      	mov	r3, r2
 8001da0:	80fb      	strh	r3, [r7, #6]
    uint8_t loraTxBuf[9];
    loraTxBuf[0] = 0x8D;
 8001da2:	238d      	movs	r3, #141	; 0x8d
 8001da4:	753b      	strb	r3, [r7, #20]
    loraTxBuf[1] = (uint8_t) ((irqMask >> 8) & 0x00FF);
 8001da6:	897b      	ldrh	r3, [r7, #10]
 8001da8:	0a1b      	lsrs	r3, r3, #8
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	757b      	strb	r3, [r7, #21]
    loraTxBuf[2] = (uint8_t) (irqMask & 0x00FF);
 8001db0:	897b      	ldrh	r3, [r7, #10]
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	75bb      	strb	r3, [r7, #22]
    loraTxBuf[3] = (uint8_t) ((dio1Mask >> 8) & 0x00FF);
 8001db6:	893b      	ldrh	r3, [r7, #8]
 8001db8:	0a1b      	lsrs	r3, r3, #8
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	75fb      	strb	r3, [r7, #23]
    loraTxBuf[4] = (uint8_t) (dio1Mask & 0x00FF);
 8001dc0:	893b      	ldrh	r3, [r7, #8]
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	763b      	strb	r3, [r7, #24]
    loraTxBuf[5] = (uint8_t) ((dio2Mask >> 8) & 0x00FF);
 8001dc6:	88fb      	ldrh	r3, [r7, #6]
 8001dc8:	0a1b      	lsrs	r3, r3, #8
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	767b      	strb	r3, [r7, #25]
    loraTxBuf[6] = (uint8_t) (dio2Mask & 0x00FF);
 8001dd0:	88fb      	ldrh	r3, [r7, #6]
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	76bb      	strb	r3, [r7, #26]
    loraTxBuf[7] = (uint8_t) ((dio3Mask >> 8) & 0x00FF);
 8001dd6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001dd8:	0a1b      	lsrs	r3, r3, #8
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	76fb      	strb	r3, [r7, #27]
    loraTxBuf[8] = (uint8_t) (dio3Mask & 0x00FF);
 8001de0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	773b      	strb	r3, [r7, #28]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001de6:	f107 0314 	add.w	r3, r7, #20
 8001dea:	2209      	movs	r2, #9
 8001dec:	4619      	mov	r1, r3
 8001dee:	68f8      	ldr	r0, [r7, #12]
 8001df0:	f7ff fe2c 	bl	8001a4c <sxSpiTransmit>
}
 8001df4:	bf00      	nop
 8001df6:	3720      	adds	r7, #32
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <ClrIrqStatus>:

void ClrIrqStatus(sx1280_custom *radio, uint16_t irqMask) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	460b      	mov	r3, r1
 8001e06:	807b      	strh	r3, [r7, #2]
    uint8_t buf[3];
    buf[0] = 0X97;
 8001e08:	2397      	movs	r3, #151	; 0x97
 8001e0a:	733b      	strb	r3, [r7, #12]
    buf[1] = (uint8_t) (((uint16_t) irqMask >> 8) & 0x00FF);
 8001e0c:	887b      	ldrh	r3, [r7, #2]
 8001e0e:	0a1b      	lsrs	r3, r3, #8
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) ((uint16_t) irqMask & 0x00FF);
 8001e16:	887b      	ldrh	r3, [r7, #2]
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	73bb      	strb	r3, [r7, #14]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8001e1c:	f107 030c 	add.w	r3, r7, #12
 8001e20:	2203      	movs	r2, #3
 8001e22:	4619      	mov	r1, r3
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff fe11 	bl	8001a4c <sxSpiTransmit>
}
 8001e2a:	bf00      	nop
 8001e2c:	3710      	adds	r7, #16
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <SetRx>:
    buf[2] = (uint8_t) (((uint16_t) periodBaseCount >> 8) & 0x00FF);
    buf[3] = (uint8_t) ((uint16_t) periodBaseCount & 0x00FF);
    sxSpiTransmit(radio, buf, sizeof(buf));
}

void SetRx(sx1280_custom *radio, uint8_t periodBase, uint16_t periodBaseCount) {
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b084      	sub	sp, #16
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	70fb      	strb	r3, [r7, #3]
 8001e3e:	4613      	mov	r3, r2
 8001e40:	803b      	strh	r3, [r7, #0]
    uint8_t buf[4];
    buf[0] = 0X82;
 8001e42:	2382      	movs	r3, #130	; 0x82
 8001e44:	733b      	strb	r3, [r7, #12]
    buf[1] = periodBase;
 8001e46:	78fb      	ldrb	r3, [r7, #3]
 8001e48:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) (((uint16_t) periodBaseCount >> 8) & 0x00FF);
 8001e4a:	883b      	ldrh	r3, [r7, #0]
 8001e4c:	0a1b      	lsrs	r3, r3, #8
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	73bb      	strb	r3, [r7, #14]
    buf[3] = (uint8_t) ((uint16_t) periodBaseCount & 0x00FF);
 8001e54:	883b      	ldrh	r3, [r7, #0]
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8001e5a:	f107 030c 	add.w	r3, r7, #12
 8001e5e:	2204      	movs	r2, #4
 8001e60:	4619      	mov	r1, r3
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7ff fdf2 	bl	8001a4c <sxSpiTransmit>
}
 8001e68:	bf00      	nop
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <GetPacketStatusLora>:

void GetPacketStatusLora(sx1280_custom *radio) {
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x1D, 0x00, 0x00, 0x00};
 8001e78:	231d      	movs	r3, #29
 8001e7a:	723b      	strb	r3, [r7, #8]
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	727b      	strb	r3, [r7, #9]
 8001e80:	2300      	movs	r3, #0
 8001e82:	72bb      	strb	r3, [r7, #10]
 8001e84:	2300      	movs	r3, #0
 8001e86:	72fb      	strb	r3, [r7, #11]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001e88:	f107 020c 	add.w	r2, r7, #12
 8001e8c:	f107 0108 	add.w	r1, r7, #8
 8001e90:	2304      	movs	r3, #4
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7ff fe03 	bl	8001a9e <sxSpiTransmitReceive>

    radio->rssiSync = loraRxBuf[2];
 8001e98:	7bba      	ldrb	r2, [r7, #14]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    radio->rawSnr = loraRxBuf[3];
 8001ea0:	7bfb      	ldrb	r3, [r7, #15]
 8001ea2:	b25a      	sxtb	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    radio->rssi = -((float) radio->rssiSync)/2;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001eb0:	ee07 3a90 	vmov	s15, r3
 8001eb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eb8:	eeb1 7a67 	vneg.f32	s14, s15
 8001ebc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001ec0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    radio->snr = ((float) radio->rawSnr)/4;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 8001ed0:	ee07 3a90 	vmov	s15, r3
 8001ed4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ed8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001edc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <WriteRegisterByte>:

void GetRxBufferStatus(sx1280_custom *radio) {

}

void WriteRegisterByte(sx1280_custom *radio, uint16_t address, uint8_t data) {
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b084      	sub	sp, #16
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	807b      	strh	r3, [r7, #2]
 8001efa:	4613      	mov	r3, r2
 8001efc:	707b      	strb	r3, [r7, #1]
    uint8_t loraTxBuf[4];
    loraTxBuf[0] = 0x18;
 8001efe:	2318      	movs	r3, #24
 8001f00:	733b      	strb	r3, [r7, #12]
    loraTxBuf[1] = (uint8_t) (((uint16_t) address >> 8) & 0x00FF);
 8001f02:	887b      	ldrh	r3, [r7, #2]
 8001f04:	0a1b      	lsrs	r3, r3, #8
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	737b      	strb	r3, [r7, #13]
    loraTxBuf[2] = (uint8_t) ((uint16_t) address & 0x00FF);
 8001f0c:	887b      	ldrh	r3, [r7, #2]
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	73bb      	strb	r3, [r7, #14]
    loraTxBuf[3] = data;
 8001f12:	787b      	ldrb	r3, [r7, #1]
 8001f14:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001f16:	f107 030c 	add.w	r3, r7, #12
 8001f1a:	2204      	movs	r2, #4
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff fd94 	bl	8001a4c <sxSpiTransmit>
}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f34:	4a14      	ldr	r2, [pc, #80]	; (8001f88 <_sbrk+0x5c>)
 8001f36:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <_sbrk+0x60>)
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f40:	4b13      	ldr	r3, [pc, #76]	; (8001f90 <_sbrk+0x64>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d102      	bne.n	8001f4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f48:	4b11      	ldr	r3, [pc, #68]	; (8001f90 <_sbrk+0x64>)
 8001f4a:	4a12      	ldr	r2, [pc, #72]	; (8001f94 <_sbrk+0x68>)
 8001f4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f4e:	4b10      	ldr	r3, [pc, #64]	; (8001f90 <_sbrk+0x64>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d207      	bcs.n	8001f6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f5c:	f007 ff46 	bl	8009dec <__errno>
 8001f60:	4602      	mov	r2, r0
 8001f62:	230c      	movs	r3, #12
 8001f64:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6a:	e009      	b.n	8001f80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f6c:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <_sbrk+0x64>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f72:	4b07      	ldr	r3, [pc, #28]	; (8001f90 <_sbrk+0x64>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4413      	add	r3, r2
 8001f7a:	4a05      	ldr	r2, [pc, #20]	; (8001f90 <_sbrk+0x64>)
 8001f7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20020000 	.word	0x20020000
 8001f8c:	00000400 	.word	0x00000400
 8001f90:	20000374 	.word	0x20000374
 8001f94:	20001dd8 	.word	0x20001dd8

08001f98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f9c:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <SystemInit+0x28>)
 8001f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fa2:	4a07      	ldr	r2, [pc, #28]	; (8001fc0 <SystemInit+0x28>)
 8001fa4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fa8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001fac:	4b04      	ldr	r3, [pc, #16]	; (8001fc0 <SystemInit+0x28>)
 8001fae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fb2:	609a      	str	r2, [r3, #8]
#endif
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	e000ed00 	.word	0xe000ed00
 8001fc4:	00000000 	.word	0x00000000

08001fc8 <decode_TLM>:
    else {
        enc->debug_ranging = dec->debug;
    }
}

void decode_TLM(TLM_encoded *enc, TLM_decoded *dec) {
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
    dec->packet_type = enc->packet_state_bits & 1;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	701a      	strb	r2, [r3, #0]
    dec->flight_state = (enc->packet_state_bits >> 1) & 0b00011111;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	085b      	lsrs	r3, r3, #1
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	f003 031f 	and.w	r3, r3, #31
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	705a      	strb	r2, [r3, #1]
    dec->is_playing_music = (enc->packet_state_bits >> 6) & 1;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	099b      	lsrs	r3, r3, #6
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	709a      	strb	r2, [r3, #2]
    dec->is_data_logging = (enc->packet_state_bits >> 7) & 1;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	09db      	lsrs	r3, r3, #7
 800200a:	b2da      	uxtb	r2, r3
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	70da      	strb	r2, [r3, #3]

    dec->pin_states = (enc->pin_states_servo & 0b00111111);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	785b      	ldrb	r3, [r3, #1]
 8002014:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002018:	b2da      	uxtb	r2, r3
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	711a      	strb	r2, [r3, #4]
    dec->servo_state = (enc->pin_states_servo >> 6) & 0b00000011;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	785b      	ldrb	r3, [r3, #1]
 8002022:	099b      	lsrs	r3, r3, #6
 8002024:	b2da      	uxtb	r2, r3
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	715a      	strb	r2, [r3, #5]

    dec->systick = (enc->systick[0] << 16) | (enc->systick[1] << 8) | (enc->systick[2]);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	789b      	ldrb	r3, [r3, #2]
 800202e:	041a      	lsls	r2, r3, #16
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	78db      	ldrb	r3, [r3, #3]
 8002034:	021b      	lsls	r3, r3, #8
 8002036:	4313      	orrs	r3, r2
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	7912      	ldrb	r2, [r2, #4]
 800203c:	4313      	orrs	r3, r2
 800203e:	461a      	mov	r2, r3
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	609a      	str	r2, [r3, #8]

    dec->vbat = ((float) enc->vbat)* 0.05;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	795b      	ldrb	r3, [r3, #5]
 8002048:	ee07 3a90 	vmov	s15, r3
 800204c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002050:	ee17 0a90 	vmov	r0, s15
 8002054:	f7fe fa80 	bl	8000558 <__aeabi_f2d>
 8002058:	a368      	add	r3, pc, #416	; (adr r3, 80021fc <decode_TLM+0x234>)
 800205a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205e:	f7fe fad3 	bl	8000608 <__aeabi_dmul>
 8002062:	4603      	mov	r3, r0
 8002064:	460c      	mov	r4, r1
 8002066:	4618      	mov	r0, r3
 8002068:	4621      	mov	r1, r4
 800206a:	f7fe fda5 	bl	8000bb8 <__aeabi_d2f>
 800206e:	4602      	mov	r2, r0
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	60da      	str	r2, [r3, #12]

    dec->orientation_quat[0] = ((float) enc->orientation_quat[0])/127;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800207a:	ee07 3a90 	vmov	s15, r3
 800207e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002082:	eddf 6a5b 	vldr	s13, [pc, #364]	; 80021f0 <decode_TLM+0x228>
 8002086:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	edc3 7a04 	vstr	s15, [r3, #16]
    dec->orientation_quat[1] = ((float) enc->orientation_quat[1])/127;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8002096:	ee07 3a90 	vmov	s15, r3
 800209a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800209e:	eddf 6a54 	vldr	s13, [pc, #336]	; 80021f0 <decode_TLM+0x228>
 80020a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	edc3 7a05 	vstr	s15, [r3, #20]
    dec->orientation_quat[2] = ((float) enc->orientation_quat[2])/127;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80020b2:	ee07 3a90 	vmov	s15, r3
 80020b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020ba:	eddf 6a4d 	vldr	s13, [pc, #308]	; 80021f0 <decode_TLM+0x228>
 80020be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	edc3 7a06 	vstr	s15, [r3, #24]
    dec->orientation_quat[3] = ((float) enc->orientation_quat[3])/127;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80020ce:	ee07 3a90 	vmov	s15, r3
 80020d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020d6:	eddf 6a46 	vldr	s13, [pc, #280]	; 80021f0 <decode_TLM+0x228>
 80020da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	edc3 7a07 	vstr	s15, [r3, #28]

    for (int i = 0; i < 3; i++) {
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	e01c      	b.n	8002124 <decode_TLM+0x15c>
        dec->acc[i] = enc->acc[i];
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	3304      	adds	r3, #4
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	4413      	add	r3, r2
 80020f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020f8:	b219      	sxth	r1, r3
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	3210      	adds	r2, #16
 8002100:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        dec->gyro[i] = enc->gyro[i];
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	3208      	adds	r2, #8
 800210a:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800210e:	b219      	sxth	r1, r3
 8002110:	683a      	ldr	r2, [r7, #0]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	3310      	adds	r3, #16
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	4413      	add	r3, r2
 800211a:	460a      	mov	r2, r1
 800211c:	80da      	strh	r2, [r3, #6]
    for (int i = 0; i < 3; i++) {
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	3301      	adds	r3, #1
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2b02      	cmp	r3, #2
 8002128:	dddf      	ble.n	80020ea <decode_TLM+0x122>
    }

    dec->baro = (float) (enc->baro + 50000);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	8adb      	ldrh	r3, [r3, #22]
 800212e:	b29b      	uxth	r3, r3
 8002130:	f503 4343 	add.w	r3, r3, #49920	; 0xc300
 8002134:	3350      	adds	r3, #80	; 0x50
 8002136:	ee07 3a90 	vmov	s15, r3
 800213a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    dec->temp = ((float) enc->temp)/4;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	7e1b      	ldrb	r3, [r3, #24]
 8002148:	ee07 3a90 	vmov	s15, r3
 800214c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002150:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002154:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

    dec->altitude = ((float) enc->altitude) * 0.0625 - 48;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 8002164:	b29b      	uxth	r3, r3
 8002166:	ee07 3a90 	vmov	s15, r3
 800216a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800216e:	ee17 0a90 	vmov	r0, s15
 8002172:	f7fe f9f1 	bl	8000558 <__aeabi_f2d>
 8002176:	f04f 0200 	mov.w	r2, #0
 800217a:	4b1e      	ldr	r3, [pc, #120]	; (80021f4 <decode_TLM+0x22c>)
 800217c:	f7fe fa44 	bl	8000608 <__aeabi_dmul>
 8002180:	4603      	mov	r3, r0
 8002182:	460c      	mov	r4, r1
 8002184:	4618      	mov	r0, r3
 8002186:	4621      	mov	r1, r4
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <decode_TLM+0x230>)
 800218e:	f7fe f883 	bl	8000298 <__aeabi_dsub>
 8002192:	4603      	mov	r3, r0
 8002194:	460c      	mov	r4, r1
 8002196:	4618      	mov	r0, r3
 8002198:	4621      	mov	r1, r4
 800219a:	f7fe fd0d 	bl	8000bb8 <__aeabi_d2f>
 800219e:	4602      	mov	r2, r0
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	635a      	str	r2, [r3, #52]	; 0x34

    dec->vertical_velocity = (float) (enc->vertical_velocity - 80);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	7edb      	ldrb	r3, [r3, #27]
 80021a8:	3b50      	subs	r3, #80	; 0x50
 80021aa:	ee07 3a90 	vmov	s15, r3
 80021ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

    if (dec->packet_type == 1) {
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d10e      	bne.n	80021de <decode_TLM+0x216>
        dec->ranging = ((float) enc->debug_ranging) * 0.25;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	8b9b      	ldrh	r3, [r3, #28]
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	ee07 3a90 	vmov	s15, r3
 80021ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ce:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 80021d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    }
    else {
        dec->debug = (uint16_t) enc->debug_ranging;
    }
}
 80021dc:	e004      	b.n	80021e8 <decode_TLM+0x220>
        dec->debug = (uint16_t) enc->debug_ranging;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	8b9b      	ldrh	r3, [r3, #28]
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 80021e8:	bf00      	nop
 80021ea:	3714      	adds	r7, #20
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd90      	pop	{r4, r7, pc}
 80021f0:	42fe0000 	.word	0x42fe0000
 80021f4:	3fb00000 	.word	0x3fb00000
 80021f8:	40480000 	.word	0x40480000
 80021fc:	9999999a 	.word	0x9999999a
 8002200:	3fa99999 	.word	0x3fa99999

08002204 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002204:	f8df d034 	ldr.w	sp, [pc, #52]	; 800223c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002208:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800220a:	e003      	b.n	8002214 <LoopCopyDataInit>

0800220c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800220c:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800220e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002210:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002212:	3104      	adds	r1, #4

08002214 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002214:	480b      	ldr	r0, [pc, #44]	; (8002244 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002216:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002218:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800221a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800221c:	d3f6      	bcc.n	800220c <CopyDataInit>
  ldr  r2, =_sbss
 800221e:	4a0b      	ldr	r2, [pc, #44]	; (800224c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002220:	e002      	b.n	8002228 <LoopFillZerobss>

08002222 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002222:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002224:	f842 3b04 	str.w	r3, [r2], #4

08002228 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002228:	4b09      	ldr	r3, [pc, #36]	; (8002250 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800222a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800222c:	d3f9      	bcc.n	8002222 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800222e:	f7ff feb3 	bl	8001f98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002232:	f007 fde1 	bl	8009df8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002236:	f7fe ff73 	bl	8001120 <main>
  bx  lr    
 800223a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800223c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002240:	0800c310 	.word	0x0800c310
  ldr  r0, =_sdata
 8002244:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002248:	20000358 	.word	0x20000358
  ldr  r2, =_sbss
 800224c:	20000358 	.word	0x20000358
  ldr  r3, = _ebss
 8002250:	20001dd8 	.word	0x20001dd8

08002254 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002254:	e7fe      	b.n	8002254 <ADC_IRQHandler>
	...

08002258 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800225c:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <HAL_Init+0x40>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a0d      	ldr	r2, [pc, #52]	; (8002298 <HAL_Init+0x40>)
 8002262:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002266:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002268:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <HAL_Init+0x40>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a0a      	ldr	r2, [pc, #40]	; (8002298 <HAL_Init+0x40>)
 800226e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002272:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002274:	4b08      	ldr	r3, [pc, #32]	; (8002298 <HAL_Init+0x40>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a07      	ldr	r2, [pc, #28]	; (8002298 <HAL_Init+0x40>)
 800227a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002280:	2003      	movs	r0, #3
 8002282:	f000 fbbf 	bl	8002a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002286:	2000      	movs	r0, #0
 8002288:	f000 f808 	bl	800229c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800228c:	f7ff f9ee 	bl	800166c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40023c00 	.word	0x40023c00

0800229c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022a4:	4b12      	ldr	r3, [pc, #72]	; (80022f0 <HAL_InitTick+0x54>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <HAL_InitTick+0x58>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	4619      	mov	r1, r3
 80022ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 fbd7 	bl	8002a6e <HAL_SYSTICK_Config>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e00e      	b.n	80022e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b0f      	cmp	r3, #15
 80022ce:	d80a      	bhi.n	80022e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022d0:	2200      	movs	r2, #0
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	f04f 30ff 	mov.w	r0, #4294967295
 80022d8:	f000 fb9f 	bl	8002a1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022dc:	4a06      	ldr	r2, [pc, #24]	; (80022f8 <HAL_InitTick+0x5c>)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	e000      	b.n	80022e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20000000 	.word	0x20000000
 80022f4:	20000008 	.word	0x20000008
 80022f8:	20000004 	.word	0x20000004

080022fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <HAL_IncTick+0x20>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	461a      	mov	r2, r3
 8002306:	4b06      	ldr	r3, [pc, #24]	; (8002320 <HAL_IncTick+0x24>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4413      	add	r3, r2
 800230c:	4a04      	ldr	r2, [pc, #16]	; (8002320 <HAL_IncTick+0x24>)
 800230e:	6013      	str	r3, [r2, #0]
}
 8002310:	bf00      	nop
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	20000008 	.word	0x20000008
 8002320:	200004f8 	.word	0x200004f8

08002324 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  return uwTick;
 8002328:	4b03      	ldr	r3, [pc, #12]	; (8002338 <HAL_GetTick+0x14>)
 800232a:	681b      	ldr	r3, [r3, #0]
}
 800232c:	4618      	mov	r0, r3
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	200004f8 	.word	0x200004f8

0800233c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002344:	f7ff ffee 	bl	8002324 <HAL_GetTick>
 8002348:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002354:	d005      	beq.n	8002362 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <HAL_Delay+0x40>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	461a      	mov	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4413      	add	r3, r2
 8002360:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002362:	bf00      	nop
 8002364:	f7ff ffde 	bl	8002324 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	68fa      	ldr	r2, [r7, #12]
 8002370:	429a      	cmp	r2, r3
 8002372:	d8f7      	bhi.n	8002364 <HAL_Delay+0x28>
  {
  }
}
 8002374:	bf00      	nop
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000008 	.word	0x20000008

08002380 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002388:	2300      	movs	r3, #0
 800238a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e033      	b.n	80023fe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	2b00      	cmp	r3, #0
 800239c:	d109      	bne.n	80023b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff f98c 	bl	80016bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	f003 0310 	and.w	r3, r3, #16
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d118      	bne.n	80023f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023c6:	f023 0302 	bic.w	r3, r3, #2
 80023ca:	f043 0202 	orr.w	r2, r3, #2
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f94a 	bl	800266c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e2:	f023 0303 	bic.w	r3, r3, #3
 80023e6:	f043 0201 	orr.w	r2, r3, #1
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	641a      	str	r2, [r3, #64]	; 0x40
 80023ee:	e001      	b.n	80023f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
	...

08002408 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002412:	2300      	movs	r3, #0
 8002414:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800241c:	2b01      	cmp	r3, #1
 800241e:	d101      	bne.n	8002424 <HAL_ADC_ConfigChannel+0x1c>
 8002420:	2302      	movs	r3, #2
 8002422:	e113      	b.n	800264c <HAL_ADC_ConfigChannel+0x244>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b09      	cmp	r3, #9
 8002432:	d925      	bls.n	8002480 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68d9      	ldr	r1, [r3, #12]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	b29b      	uxth	r3, r3
 8002440:	461a      	mov	r2, r3
 8002442:	4613      	mov	r3, r2
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	4413      	add	r3, r2
 8002448:	3b1e      	subs	r3, #30
 800244a:	2207      	movs	r2, #7
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	43da      	mvns	r2, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	400a      	ands	r2, r1
 8002458:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68d9      	ldr	r1, [r3, #12]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	b29b      	uxth	r3, r3
 800246a:	4618      	mov	r0, r3
 800246c:	4603      	mov	r3, r0
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	4403      	add	r3, r0
 8002472:	3b1e      	subs	r3, #30
 8002474:	409a      	lsls	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	60da      	str	r2, [r3, #12]
 800247e:	e022      	b.n	80024c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6919      	ldr	r1, [r3, #16]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	b29b      	uxth	r3, r3
 800248c:	461a      	mov	r2, r3
 800248e:	4613      	mov	r3, r2
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	4413      	add	r3, r2
 8002494:	2207      	movs	r2, #7
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43da      	mvns	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	400a      	ands	r2, r1
 80024a2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6919      	ldr	r1, [r3, #16]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	4618      	mov	r0, r3
 80024b6:	4603      	mov	r3, r0
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	4403      	add	r3, r0
 80024bc:	409a      	lsls	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	430a      	orrs	r2, r1
 80024c4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	2b06      	cmp	r3, #6
 80024cc:	d824      	bhi.n	8002518 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	3b05      	subs	r3, #5
 80024e0:	221f      	movs	r2, #31
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	43da      	mvns	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	400a      	ands	r2, r1
 80024ee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	4618      	mov	r0, r3
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	3b05      	subs	r3, #5
 800250a:	fa00 f203 	lsl.w	r2, r0, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	635a      	str	r2, [r3, #52]	; 0x34
 8002516:	e04c      	b.n	80025b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	2b0c      	cmp	r3, #12
 800251e:	d824      	bhi.n	800256a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	4613      	mov	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4413      	add	r3, r2
 8002530:	3b23      	subs	r3, #35	; 0x23
 8002532:	221f      	movs	r2, #31
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	43da      	mvns	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	400a      	ands	r2, r1
 8002540:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	b29b      	uxth	r3, r3
 800254e:	4618      	mov	r0, r3
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	4413      	add	r3, r2
 800255a:	3b23      	subs	r3, #35	; 0x23
 800255c:	fa00 f203 	lsl.w	r2, r0, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	430a      	orrs	r2, r1
 8002566:	631a      	str	r2, [r3, #48]	; 0x30
 8002568:	e023      	b.n	80025b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	4613      	mov	r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	3b41      	subs	r3, #65	; 0x41
 800257c:	221f      	movs	r2, #31
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	43da      	mvns	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	400a      	ands	r2, r1
 800258a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	b29b      	uxth	r3, r3
 8002598:	4618      	mov	r0, r3
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	4613      	mov	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4413      	add	r3, r2
 80025a4:	3b41      	subs	r3, #65	; 0x41
 80025a6:	fa00 f203 	lsl.w	r2, r0, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	430a      	orrs	r2, r1
 80025b0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025b2:	4b29      	ldr	r3, [pc, #164]	; (8002658 <HAL_ADC_ConfigChannel+0x250>)
 80025b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a28      	ldr	r2, [pc, #160]	; (800265c <HAL_ADC_ConfigChannel+0x254>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d10f      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x1d8>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b12      	cmp	r3, #18
 80025c6:	d10b      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a1d      	ldr	r2, [pc, #116]	; (800265c <HAL_ADC_ConfigChannel+0x254>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d12b      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x23a>
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a1c      	ldr	r2, [pc, #112]	; (8002660 <HAL_ADC_ConfigChannel+0x258>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d003      	beq.n	80025fc <HAL_ADC_ConfigChannel+0x1f4>
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b11      	cmp	r3, #17
 80025fa:	d122      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a11      	ldr	r2, [pc, #68]	; (8002660 <HAL_ADC_ConfigChannel+0x258>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d111      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800261e:	4b11      	ldr	r3, [pc, #68]	; (8002664 <HAL_ADC_ConfigChannel+0x25c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a11      	ldr	r2, [pc, #68]	; (8002668 <HAL_ADC_ConfigChannel+0x260>)
 8002624:	fba2 2303 	umull	r2, r3, r2, r3
 8002628:	0c9a      	lsrs	r2, r3, #18
 800262a:	4613      	mov	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002634:	e002      	b.n	800263c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	3b01      	subs	r3, #1
 800263a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f9      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	40012300 	.word	0x40012300
 800265c:	40012000 	.word	0x40012000
 8002660:	10000012 	.word	0x10000012
 8002664:	20000000 	.word	0x20000000
 8002668:	431bde83 	.word	0x431bde83

0800266c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002674:	4b79      	ldr	r3, [pc, #484]	; (800285c <ADC_Init+0x1f0>)
 8002676:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	431a      	orrs	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	6859      	ldr	r1, [r3, #4]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	021a      	lsls	r2, r3, #8
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80026c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6859      	ldr	r1, [r3, #4]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	689a      	ldr	r2, [r3, #8]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6899      	ldr	r1, [r3, #8]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026fe:	4a58      	ldr	r2, [pc, #352]	; (8002860 <ADC_Init+0x1f4>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d022      	beq.n	800274a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002712:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6899      	ldr	r1, [r3, #8]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	430a      	orrs	r2, r1
 8002724:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689a      	ldr	r2, [r3, #8]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002734:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6899      	ldr	r1, [r3, #8]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	430a      	orrs	r2, r1
 8002746:	609a      	str	r2, [r3, #8]
 8002748:	e00f      	b.n	800276a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689a      	ldr	r2, [r3, #8]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002758:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002768:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0202 	bic.w	r2, r2, #2
 8002778:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6899      	ldr	r1, [r3, #8]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	7e1b      	ldrb	r3, [r3, #24]
 8002784:	005a      	lsls	r2, r3, #1
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d01b      	beq.n	80027d0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027a6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80027b6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6859      	ldr	r1, [r3, #4]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c2:	3b01      	subs	r3, #1
 80027c4:	035a      	lsls	r2, r3, #13
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	605a      	str	r2, [r3, #4]
 80027ce:	e007      	b.n	80027e0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027de:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80027ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	051a      	lsls	r2, r3, #20
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002814:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6899      	ldr	r1, [r3, #8]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002822:	025a      	lsls	r2, r3, #9
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	430a      	orrs	r2, r1
 800282a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800283a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6899      	ldr	r1, [r3, #8]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	029a      	lsls	r2, r3, #10
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	609a      	str	r2, [r3, #8]
}
 8002850:	bf00      	nop
 8002852:	3714      	adds	r7, #20
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	40012300 	.word	0x40012300
 8002860:	0f000001 	.word	0x0f000001

08002864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002874:	4b0c      	ldr	r3, [pc, #48]	; (80028a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002880:	4013      	ands	r3, r2
 8002882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800288c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002896:	4a04      	ldr	r2, [pc, #16]	; (80028a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	60d3      	str	r3, [r2, #12]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	e000ed00 	.word	0xe000ed00

080028ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028b0:	4b04      	ldr	r3, [pc, #16]	; (80028c4 <__NVIC_GetPriorityGrouping+0x18>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	0a1b      	lsrs	r3, r3, #8
 80028b6:	f003 0307 	and.w	r3, r3, #7
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	db0b      	blt.n	80028f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	f003 021f 	and.w	r2, r3, #31
 80028e0:	4907      	ldr	r1, [pc, #28]	; (8002900 <__NVIC_EnableIRQ+0x38>)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	2001      	movs	r0, #1
 80028ea:	fa00 f202 	lsl.w	r2, r0, r2
 80028ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	e000e100 	.word	0xe000e100

08002904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	6039      	str	r1, [r7, #0]
 800290e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002914:	2b00      	cmp	r3, #0
 8002916:	db0a      	blt.n	800292e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	b2da      	uxtb	r2, r3
 800291c:	490c      	ldr	r1, [pc, #48]	; (8002950 <__NVIC_SetPriority+0x4c>)
 800291e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002922:	0112      	lsls	r2, r2, #4
 8002924:	b2d2      	uxtb	r2, r2
 8002926:	440b      	add	r3, r1
 8002928:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800292c:	e00a      	b.n	8002944 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	b2da      	uxtb	r2, r3
 8002932:	4908      	ldr	r1, [pc, #32]	; (8002954 <__NVIC_SetPriority+0x50>)
 8002934:	79fb      	ldrb	r3, [r7, #7]
 8002936:	f003 030f 	and.w	r3, r3, #15
 800293a:	3b04      	subs	r3, #4
 800293c:	0112      	lsls	r2, r2, #4
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	440b      	add	r3, r1
 8002942:	761a      	strb	r2, [r3, #24]
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000e100 	.word	0xe000e100
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002958:	b480      	push	{r7}
 800295a:	b089      	sub	sp, #36	; 0x24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	f1c3 0307 	rsb	r3, r3, #7
 8002972:	2b04      	cmp	r3, #4
 8002974:	bf28      	it	cs
 8002976:	2304      	movcs	r3, #4
 8002978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3304      	adds	r3, #4
 800297e:	2b06      	cmp	r3, #6
 8002980:	d902      	bls.n	8002988 <NVIC_EncodePriority+0x30>
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	3b03      	subs	r3, #3
 8002986:	e000      	b.n	800298a <NVIC_EncodePriority+0x32>
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800298c:	f04f 32ff 	mov.w	r2, #4294967295
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43da      	mvns	r2, r3
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	401a      	ands	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029a0:	f04f 31ff 	mov.w	r1, #4294967295
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	fa01 f303 	lsl.w	r3, r1, r3
 80029aa:	43d9      	mvns	r1, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b0:	4313      	orrs	r3, r2
         );
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3724      	adds	r7, #36	; 0x24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029d0:	d301      	bcc.n	80029d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029d2:	2301      	movs	r3, #1
 80029d4:	e00f      	b.n	80029f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029d6:	4a0a      	ldr	r2, [pc, #40]	; (8002a00 <SysTick_Config+0x40>)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3b01      	subs	r3, #1
 80029dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029de:	210f      	movs	r1, #15
 80029e0:	f04f 30ff 	mov.w	r0, #4294967295
 80029e4:	f7ff ff8e 	bl	8002904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029e8:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <SysTick_Config+0x40>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ee:	4b04      	ldr	r3, [pc, #16]	; (8002a00 <SysTick_Config+0x40>)
 80029f0:	2207      	movs	r2, #7
 80029f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	e000e010 	.word	0xe000e010

08002a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f7ff ff29 	bl	8002864 <__NVIC_SetPriorityGrouping>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b086      	sub	sp, #24
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	4603      	mov	r3, r0
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
 8002a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a2c:	f7ff ff3e 	bl	80028ac <__NVIC_GetPriorityGrouping>
 8002a30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	68b9      	ldr	r1, [r7, #8]
 8002a36:	6978      	ldr	r0, [r7, #20]
 8002a38:	f7ff ff8e 	bl	8002958 <NVIC_EncodePriority>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a42:	4611      	mov	r1, r2
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff5d 	bl	8002904 <__NVIC_SetPriority>
}
 8002a4a:	bf00      	nop
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	4603      	mov	r3, r0
 8002a5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff ff31 	bl	80028c8 <__NVIC_EnableIRQ>
}
 8002a66:	bf00      	nop
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b082      	sub	sp, #8
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff ffa2 	bl	80029c0 <SysTick_Config>
 8002a7c:	4603      	mov	r3, r0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b089      	sub	sp, #36	; 0x24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61fb      	str	r3, [r7, #28]
 8002aa2:	e159      	b.n	8002d58 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	f040 8148 	bne.w	8002d52 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d00b      	beq.n	8002ae2 <HAL_GPIO_Init+0x5a>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d007      	beq.n	8002ae2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ad6:	2b11      	cmp	r3, #17
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2b12      	cmp	r3, #18
 8002ae0:	d130      	bne.n	8002b44 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	2203      	movs	r2, #3
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	68da      	ldr	r2, [r3, #12]
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b18:	2201      	movs	r2, #1
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	43db      	mvns	r3, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4013      	ands	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	091b      	lsrs	r3, r3, #4
 8002b2e:	f003 0201 	and.w	r2, r3, #1
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2203      	movs	r2, #3
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d003      	beq.n	8002b84 <HAL_GPIO_Init+0xfc>
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	2b12      	cmp	r3, #18
 8002b82:	d123      	bne.n	8002bcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	08da      	lsrs	r2, r3, #3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	3208      	adds	r2, #8
 8002b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	220f      	movs	r2, #15
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	691a      	ldr	r2, [r3, #16]
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	08da      	lsrs	r2, r3, #3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	3208      	adds	r2, #8
 8002bc6:	69b9      	ldr	r1, [r7, #24]
 8002bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4013      	ands	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 0203 	and.w	r2, r3, #3
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 80a2 	beq.w	8002d52 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60fb      	str	r3, [r7, #12]
 8002c12:	4b56      	ldr	r3, [pc, #344]	; (8002d6c <HAL_GPIO_Init+0x2e4>)
 8002c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c16:	4a55      	ldr	r2, [pc, #340]	; (8002d6c <HAL_GPIO_Init+0x2e4>)
 8002c18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c1e:	4b53      	ldr	r3, [pc, #332]	; (8002d6c <HAL_GPIO_Init+0x2e4>)
 8002c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c2a:	4a51      	ldr	r2, [pc, #324]	; (8002d70 <HAL_GPIO_Init+0x2e8>)
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	089b      	lsrs	r3, r3, #2
 8002c30:	3302      	adds	r3, #2
 8002c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	220f      	movs	r2, #15
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	43db      	mvns	r3, r3
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a48      	ldr	r2, [pc, #288]	; (8002d74 <HAL_GPIO_Init+0x2ec>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d019      	beq.n	8002c8a <HAL_GPIO_Init+0x202>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a47      	ldr	r2, [pc, #284]	; (8002d78 <HAL_GPIO_Init+0x2f0>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d013      	beq.n	8002c86 <HAL_GPIO_Init+0x1fe>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a46      	ldr	r2, [pc, #280]	; (8002d7c <HAL_GPIO_Init+0x2f4>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d00d      	beq.n	8002c82 <HAL_GPIO_Init+0x1fa>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a45      	ldr	r2, [pc, #276]	; (8002d80 <HAL_GPIO_Init+0x2f8>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d007      	beq.n	8002c7e <HAL_GPIO_Init+0x1f6>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a44      	ldr	r2, [pc, #272]	; (8002d84 <HAL_GPIO_Init+0x2fc>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d101      	bne.n	8002c7a <HAL_GPIO_Init+0x1f2>
 8002c76:	2304      	movs	r3, #4
 8002c78:	e008      	b.n	8002c8c <HAL_GPIO_Init+0x204>
 8002c7a:	2307      	movs	r3, #7
 8002c7c:	e006      	b.n	8002c8c <HAL_GPIO_Init+0x204>
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e004      	b.n	8002c8c <HAL_GPIO_Init+0x204>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e002      	b.n	8002c8c <HAL_GPIO_Init+0x204>
 8002c86:	2301      	movs	r3, #1
 8002c88:	e000      	b.n	8002c8c <HAL_GPIO_Init+0x204>
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	69fa      	ldr	r2, [r7, #28]
 8002c8e:	f002 0203 	and.w	r2, r2, #3
 8002c92:	0092      	lsls	r2, r2, #2
 8002c94:	4093      	lsls	r3, r2
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c9c:	4934      	ldr	r1, [pc, #208]	; (8002d70 <HAL_GPIO_Init+0x2e8>)
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	089b      	lsrs	r3, r3, #2
 8002ca2:	3302      	adds	r3, #2
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002caa:	4b37      	ldr	r3, [pc, #220]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	43db      	mvns	r3, r3
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cce:	4a2e      	ldr	r2, [pc, #184]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002cd4:	4b2c      	ldr	r3, [pc, #176]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	69ba      	ldr	r2, [r7, #24]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d003      	beq.n	8002cf8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cf8:	4a23      	ldr	r2, [pc, #140]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cfe:	4b22      	ldr	r3, [pc, #136]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	43db      	mvns	r3, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d22:	4a19      	ldr	r2, [pc, #100]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d28:	4b17      	ldr	r3, [pc, #92]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4013      	ands	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d003      	beq.n	8002d4c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d4c:	4a0e      	ldr	r2, [pc, #56]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	3301      	adds	r3, #1
 8002d56:	61fb      	str	r3, [r7, #28]
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	2b0f      	cmp	r3, #15
 8002d5c:	f67f aea2 	bls.w	8002aa4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d60:	bf00      	nop
 8002d62:	3724      	adds	r7, #36	; 0x24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	40013800 	.word	0x40013800
 8002d74:	40020000 	.word	0x40020000
 8002d78:	40020400 	.word	0x40020400
 8002d7c:	40020800 	.word	0x40020800
 8002d80:	40020c00 	.word	0x40020c00
 8002d84:	40021000 	.word	0x40021000
 8002d88:	40013c00 	.word	0x40013c00

08002d8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691a      	ldr	r2, [r3, #16]
 8002d9c:	887b      	ldrh	r3, [r7, #2]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002da4:	2301      	movs	r3, #1
 8002da6:	73fb      	strb	r3, [r7, #15]
 8002da8:	e001      	b.n	8002dae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002daa:	2300      	movs	r3, #0
 8002dac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	807b      	strh	r3, [r7, #2]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dcc:	787b      	ldrb	r3, [r7, #1]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d003      	beq.n	8002dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dd2:	887a      	ldrh	r2, [r7, #2]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dd8:	e003      	b.n	8002de2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dda:	887b      	ldrh	r3, [r7, #2]
 8002ddc:	041a      	lsls	r2, r3, #16
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	619a      	str	r2, [r3, #24]
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
 8002df6:	460b      	mov	r3, r1
 8002df8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695a      	ldr	r2, [r3, #20]
 8002dfe:	887b      	ldrh	r3, [r7, #2]
 8002e00:	401a      	ands	r2, r3
 8002e02:	887b      	ldrh	r3, [r7, #2]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d104      	bne.n	8002e12 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002e08:	887b      	ldrh	r3, [r7, #2]
 8002e0a:	041a      	lsls	r2, r3, #16
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002e10:	e002      	b.n	8002e18 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002e12:	887a      	ldrh	r2, [r7, #2]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	619a      	str	r2, [r3, #24]
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e11f      	b.n	8003076 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d106      	bne.n	8002e50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7fe fc7a 	bl	8001744 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2224      	movs	r2, #36	; 0x24
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 0201 	bic.w	r2, r2, #1
 8002e66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e88:	f001 fec2 	bl	8004c10 <HAL_RCC_GetPCLK1Freq>
 8002e8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	4a7b      	ldr	r2, [pc, #492]	; (8003080 <HAL_I2C_Init+0x25c>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d807      	bhi.n	8002ea8 <HAL_I2C_Init+0x84>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4a7a      	ldr	r2, [pc, #488]	; (8003084 <HAL_I2C_Init+0x260>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	bf94      	ite	ls
 8002ea0:	2301      	movls	r3, #1
 8002ea2:	2300      	movhi	r3, #0
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	e006      	b.n	8002eb6 <HAL_I2C_Init+0x92>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4a77      	ldr	r2, [pc, #476]	; (8003088 <HAL_I2C_Init+0x264>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	bf94      	ite	ls
 8002eb0:	2301      	movls	r3, #1
 8002eb2:	2300      	movhi	r3, #0
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e0db      	b.n	8003076 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	4a72      	ldr	r2, [pc, #456]	; (800308c <HAL_I2C_Init+0x268>)
 8002ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec6:	0c9b      	lsrs	r3, r3, #18
 8002ec8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	4a64      	ldr	r2, [pc, #400]	; (8003080 <HAL_I2C_Init+0x25c>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d802      	bhi.n	8002ef8 <HAL_I2C_Init+0xd4>
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	e009      	b.n	8002f0c <HAL_I2C_Init+0xe8>
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002efe:	fb02 f303 	mul.w	r3, r2, r3
 8002f02:	4a63      	ldr	r2, [pc, #396]	; (8003090 <HAL_I2C_Init+0x26c>)
 8002f04:	fba2 2303 	umull	r2, r3, r2, r3
 8002f08:	099b      	lsrs	r3, r3, #6
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6812      	ldr	r2, [r2, #0]
 8002f10:	430b      	orrs	r3, r1
 8002f12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	69db      	ldr	r3, [r3, #28]
 8002f1a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f1e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	4956      	ldr	r1, [pc, #344]	; (8003080 <HAL_I2C_Init+0x25c>)
 8002f28:	428b      	cmp	r3, r1
 8002f2a:	d80d      	bhi.n	8002f48 <HAL_I2C_Init+0x124>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1e59      	subs	r1, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f40:	2b04      	cmp	r3, #4
 8002f42:	bf38      	it	cc
 8002f44:	2304      	movcc	r3, #4
 8002f46:	e04f      	b.n	8002fe8 <HAL_I2C_Init+0x1c4>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d111      	bne.n	8002f74 <HAL_I2C_Init+0x150>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	1e58      	subs	r0, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6859      	ldr	r1, [r3, #4]
 8002f58:	460b      	mov	r3, r1
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	440b      	add	r3, r1
 8002f5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f62:	3301      	adds	r3, #1
 8002f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	bf0c      	ite	eq
 8002f6c:	2301      	moveq	r3, #1
 8002f6e:	2300      	movne	r3, #0
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	e012      	b.n	8002f9a <HAL_I2C_Init+0x176>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	1e58      	subs	r0, r3, #1
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6859      	ldr	r1, [r3, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	440b      	add	r3, r1
 8002f82:	0099      	lsls	r1, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	bf0c      	ite	eq
 8002f94:	2301      	moveq	r3, #1
 8002f96:	2300      	movne	r3, #0
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <HAL_I2C_Init+0x17e>
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e022      	b.n	8002fe8 <HAL_I2C_Init+0x1c4>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d10e      	bne.n	8002fc8 <HAL_I2C_Init+0x1a4>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	1e58      	subs	r0, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6859      	ldr	r1, [r3, #4]
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	440b      	add	r3, r1
 8002fb8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fc6:	e00f      	b.n	8002fe8 <HAL_I2C_Init+0x1c4>
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	1e58      	subs	r0, r3, #1
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6859      	ldr	r1, [r3, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	0099      	lsls	r1, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fde:	3301      	adds	r3, #1
 8002fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	6809      	ldr	r1, [r1, #0]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	69da      	ldr	r2, [r3, #28]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	431a      	orrs	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	430a      	orrs	r2, r1
 800300a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003016:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6911      	ldr	r1, [r2, #16]
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	68d2      	ldr	r2, [r2, #12]
 8003022:	4311      	orrs	r1, r2
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6812      	ldr	r2, [r2, #0]
 8003028:	430b      	orrs	r3, r1
 800302a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695a      	ldr	r2, [r3, #20]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	431a      	orrs	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f042 0201 	orr.w	r2, r2, #1
 8003056:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2220      	movs	r2, #32
 8003062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	000186a0 	.word	0x000186a0
 8003084:	001e847f 	.word	0x001e847f
 8003088:	003d08ff 	.word	0x003d08ff
 800308c:	431bde83 	.word	0x431bde83
 8003090:	10624dd3 	.word	0x10624dd3

08003094 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003096:	b08f      	sub	sp, #60	; 0x3c
 8003098:	af0a      	add	r7, sp, #40	; 0x28
 800309a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e10f      	b.n	80032c6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d106      	bne.n	80030c6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f006 fba1 	bl	8009808 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2203      	movs	r2, #3
 80030ca:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d102      	bne.n	80030e0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f003 fb5a 	bl	800679e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	603b      	str	r3, [r7, #0]
 80030f0:	687e      	ldr	r6, [r7, #4]
 80030f2:	466d      	mov	r5, sp
 80030f4:	f106 0410 	add.w	r4, r6, #16
 80030f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003100:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003104:	e885 0003 	stmia.w	r5, {r0, r1}
 8003108:	1d33      	adds	r3, r6, #4
 800310a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800310c:	6838      	ldr	r0, [r7, #0]
 800310e:	f003 fa31 	bl	8006574 <USB_CoreInit>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d005      	beq.n	8003124 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2202      	movs	r2, #2
 800311c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e0d0      	b.n	80032c6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2100      	movs	r1, #0
 800312a:	4618      	mov	r0, r3
 800312c:	f003 fb48 	bl	80067c0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003130:	2300      	movs	r3, #0
 8003132:	73fb      	strb	r3, [r7, #15]
 8003134:	e04a      	b.n	80031cc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003136:	7bfa      	ldrb	r2, [r7, #15]
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	1a9b      	subs	r3, r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	440b      	add	r3, r1
 8003144:	333d      	adds	r3, #61	; 0x3d
 8003146:	2201      	movs	r2, #1
 8003148:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800314a:	7bfa      	ldrb	r2, [r7, #15]
 800314c:	6879      	ldr	r1, [r7, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	00db      	lsls	r3, r3, #3
 8003152:	1a9b      	subs	r3, r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	440b      	add	r3, r1
 8003158:	333c      	adds	r3, #60	; 0x3c
 800315a:	7bfa      	ldrb	r2, [r7, #15]
 800315c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800315e:	7bfa      	ldrb	r2, [r7, #15]
 8003160:	7bfb      	ldrb	r3, [r7, #15]
 8003162:	b298      	uxth	r0, r3
 8003164:	6879      	ldr	r1, [r7, #4]
 8003166:	4613      	mov	r3, r2
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	1a9b      	subs	r3, r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	440b      	add	r3, r1
 8003170:	3342      	adds	r3, #66	; 0x42
 8003172:	4602      	mov	r2, r0
 8003174:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003176:	7bfa      	ldrb	r2, [r7, #15]
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	4613      	mov	r3, r2
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	1a9b      	subs	r3, r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	440b      	add	r3, r1
 8003184:	333f      	adds	r3, #63	; 0x3f
 8003186:	2200      	movs	r2, #0
 8003188:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800318a:	7bfa      	ldrb	r2, [r7, #15]
 800318c:	6879      	ldr	r1, [r7, #4]
 800318e:	4613      	mov	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	1a9b      	subs	r3, r3, r2
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	440b      	add	r3, r1
 8003198:	3344      	adds	r3, #68	; 0x44
 800319a:	2200      	movs	r2, #0
 800319c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800319e:	7bfa      	ldrb	r2, [r7, #15]
 80031a0:	6879      	ldr	r1, [r7, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	1a9b      	subs	r3, r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	440b      	add	r3, r1
 80031ac:	3348      	adds	r3, #72	; 0x48
 80031ae:	2200      	movs	r2, #0
 80031b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80031b2:	7bfa      	ldrb	r2, [r7, #15]
 80031b4:	6879      	ldr	r1, [r7, #4]
 80031b6:	4613      	mov	r3, r2
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	1a9b      	subs	r3, r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	440b      	add	r3, r1
 80031c0:	3350      	adds	r3, #80	; 0x50
 80031c2:	2200      	movs	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031c6:	7bfb      	ldrb	r3, [r7, #15]
 80031c8:	3301      	adds	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
 80031cc:	7bfa      	ldrb	r2, [r7, #15]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d3af      	bcc.n	8003136 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031d6:	2300      	movs	r3, #0
 80031d8:	73fb      	strb	r3, [r7, #15]
 80031da:	e044      	b.n	8003266 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80031dc:	7bfa      	ldrb	r2, [r7, #15]
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	4613      	mov	r3, r2
 80031e2:	00db      	lsls	r3, r3, #3
 80031e4:	1a9b      	subs	r3, r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	440b      	add	r3, r1
 80031ea:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80031ee:	2200      	movs	r2, #0
 80031f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80031f2:	7bfa      	ldrb	r2, [r7, #15]
 80031f4:	6879      	ldr	r1, [r7, #4]
 80031f6:	4613      	mov	r3, r2
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	1a9b      	subs	r3, r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	440b      	add	r3, r1
 8003200:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003204:	7bfa      	ldrb	r2, [r7, #15]
 8003206:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003208:	7bfa      	ldrb	r2, [r7, #15]
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	4613      	mov	r3, r2
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	1a9b      	subs	r3, r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800321a:	2200      	movs	r2, #0
 800321c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800321e:	7bfa      	ldrb	r2, [r7, #15]
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	4613      	mov	r3, r2
 8003224:	00db      	lsls	r3, r3, #3
 8003226:	1a9b      	subs	r3, r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	440b      	add	r3, r1
 800322c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003234:	7bfa      	ldrb	r2, [r7, #15]
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	00db      	lsls	r3, r3, #3
 800323c:	1a9b      	subs	r3, r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003246:	2200      	movs	r2, #0
 8003248:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800324a:	7bfa      	ldrb	r2, [r7, #15]
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003260:	7bfb      	ldrb	r3, [r7, #15]
 8003262:	3301      	adds	r3, #1
 8003264:	73fb      	strb	r3, [r7, #15]
 8003266:	7bfa      	ldrb	r2, [r7, #15]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	429a      	cmp	r2, r3
 800326e:	d3b5      	bcc.n	80031dc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	603b      	str	r3, [r7, #0]
 8003276:	687e      	ldr	r6, [r7, #4]
 8003278:	466d      	mov	r5, sp
 800327a:	f106 0410 	add.w	r4, r6, #16
 800327e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003280:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003282:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003284:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003286:	e894 0003 	ldmia.w	r4, {r0, r1}
 800328a:	e885 0003 	stmia.w	r5, {r0, r1}
 800328e:	1d33      	adds	r3, r6, #4
 8003290:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003292:	6838      	ldr	r0, [r7, #0]
 8003294:	f003 fabe 	bl	8006814 <USB_DevInit>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d005      	beq.n	80032aa <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2202      	movs	r2, #2
 80032a2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e00d      	b.n	80032c6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f004 fb06 	bl	80078d0 <USB_DevDisconnect>

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080032ce <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b084      	sub	sp, #16
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_PCD_Start+0x1c>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e020      	b.n	800332c <HAL_PCD_Start+0x5e>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d109      	bne.n	800330e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d005      	beq.n	800330e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003306:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4618      	mov	r0, r3
 8003314:	f003 fa32 	bl	800677c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4618      	mov	r0, r3
 800331e:	f004 fab6 	bl	800788e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003334:	b590      	push	{r4, r7, lr}
 8003336:	b08d      	sub	sp, #52	; 0x34
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f004 fb74 	bl	8007a38 <USB_GetMode>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	f040 839d 	bne.w	8003a92 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4618      	mov	r0, r3
 800335e:	f004 fad8 	bl	8007912 <USB_ReadInterrupts>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	f000 8393 	beq.w	8003a90 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4618      	mov	r0, r3
 8003370:	f004 facf 	bl	8007912 <USB_ReadInterrupts>
 8003374:	4603      	mov	r3, r0
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b02      	cmp	r3, #2
 800337c:	d107      	bne.n	800338e <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	695a      	ldr	r2, [r3, #20]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f002 0202 	and.w	r2, r2, #2
 800338c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f004 fabd 	bl	8007912 <USB_ReadInterrupts>
 8003398:	4603      	mov	r3, r0
 800339a:	f003 0310 	and.w	r3, r3, #16
 800339e:	2b10      	cmp	r3, #16
 80033a0:	d161      	bne.n	8003466 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	699a      	ldr	r2, [r3, #24]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f022 0210 	bic.w	r2, r2, #16
 80033b0:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	f003 020f 	and.w	r2, r3, #15
 80033be:	4613      	mov	r3, r2
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	1a9b      	subs	r3, r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	4413      	add	r3, r2
 80033ce:	3304      	adds	r3, #4
 80033d0:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	0c5b      	lsrs	r3, r3, #17
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d124      	bne.n	8003428 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80033e4:	4013      	ands	r3, r2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d035      	beq.n	8003456 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	091b      	lsrs	r3, r3, #4
 80033f2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80033f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	461a      	mov	r2, r3
 80033fc:	6a38      	ldr	r0, [r7, #32]
 80033fe:	f004 f923 	bl	8007648 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	68da      	ldr	r2, [r3, #12]
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	091b      	lsrs	r3, r3, #4
 800340a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800340e:	441a      	add	r2, r3
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	699a      	ldr	r2, [r3, #24]
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	091b      	lsrs	r3, r3, #4
 800341c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003420:	441a      	add	r2, r3
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	619a      	str	r2, [r3, #24]
 8003426:	e016      	b.n	8003456 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	0c5b      	lsrs	r3, r3, #17
 800342c:	f003 030f 	and.w	r3, r3, #15
 8003430:	2b06      	cmp	r3, #6
 8003432:	d110      	bne.n	8003456 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800343a:	2208      	movs	r2, #8
 800343c:	4619      	mov	r1, r3
 800343e:	6a38      	ldr	r0, [r7, #32]
 8003440:	f004 f902 	bl	8007648 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	699a      	ldr	r2, [r3, #24]
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	091b      	lsrs	r3, r3, #4
 800344c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003450:	441a      	add	r2, r3
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	699a      	ldr	r2, [r3, #24]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f042 0210 	orr.w	r2, r2, #16
 8003464:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f004 fa51 	bl	8007912 <USB_ReadInterrupts>
 8003470:	4603      	mov	r3, r0
 8003472:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003476:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800347a:	d16e      	bne.n	800355a <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4618      	mov	r0, r3
 8003486:	f004 fa57 	bl	8007938 <USB_ReadDevAllOutEpInterrupt>
 800348a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800348c:	e062      	b.n	8003554 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800348e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d057      	beq.n	8003548 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800349e:	b2d2      	uxtb	r2, r2
 80034a0:	4611      	mov	r1, r2
 80034a2:	4618      	mov	r0, r3
 80034a4:	f004 fa7c 	bl	80079a0 <USB_ReadDevOutEPInterrupt>
 80034a8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d00c      	beq.n	80034ce <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80034b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b6:	015a      	lsls	r2, r3, #5
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	4413      	add	r3, r2
 80034bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034c0:	461a      	mov	r2, r3
 80034c2:	2301      	movs	r3, #1
 80034c4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80034c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 fdb1 	bl	8004030 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	f003 0308 	and.w	r3, r3, #8
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00c      	beq.n	80034f2 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80034d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034da:	015a      	lsls	r2, r3, #5
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	4413      	add	r3, r2
 80034e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034e4:	461a      	mov	r2, r3
 80034e6:	2308      	movs	r3, #8
 80034e8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80034ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 feab 	bl	8004248 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	f003 0310 	and.w	r3, r3, #16
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d008      	beq.n	800350e <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80034fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fe:	015a      	lsls	r2, r3, #5
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	4413      	add	r3, r2
 8003504:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003508:	461a      	mov	r2, r3
 800350a:	2310      	movs	r3, #16
 800350c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	f003 0320 	and.w	r3, r3, #32
 8003514:	2b00      	cmp	r3, #0
 8003516:	d008      	beq.n	800352a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351a:	015a      	lsls	r2, r3, #5
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	4413      	add	r3, r2
 8003520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003524:	461a      	mov	r2, r3
 8003526:	2320      	movs	r3, #32
 8003528:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d009      	beq.n	8003548 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003536:	015a      	lsls	r2, r3, #5
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	4413      	add	r3, r2
 800353c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003540:	461a      	mov	r2, r3
 8003542:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003546:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354a:	3301      	adds	r3, #1
 800354c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800354e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003550:	085b      	lsrs	r3, r3, #1
 8003552:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003556:	2b00      	cmp	r3, #0
 8003558:	d199      	bne.n	800348e <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f004 f9d7 	bl	8007912 <USB_ReadInterrupts>
 8003564:	4603      	mov	r3, r0
 8003566:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800356a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800356e:	f040 80c0 	bne.w	80036f2 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4618      	mov	r0, r3
 8003578:	f004 f9f8 	bl	800796c <USB_ReadDevAllInEpInterrupt>
 800357c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800357e:	2300      	movs	r3, #0
 8003580:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003582:	e0b2      	b.n	80036ea <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b00      	cmp	r3, #0
 800358c:	f000 80a7 	beq.w	80036de <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003596:	b2d2      	uxtb	r2, r2
 8003598:	4611      	mov	r1, r2
 800359a:	4618      	mov	r0, r3
 800359c:	f004 fa1e 	bl	80079dc <USB_ReadDevInEPInterrupt>
 80035a0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	f003 0301 	and.w	r3, r3, #1
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d057      	beq.n	800365c <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80035ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	2201      	movs	r2, #1
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	43db      	mvns	r3, r3
 80035c6:	69f9      	ldr	r1, [r7, #28]
 80035c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80035cc:	4013      	ands	r3, r2
 80035ce:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80035d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d2:	015a      	lsls	r2, r3, #5
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	4413      	add	r3, r2
 80035d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80035dc:	461a      	mov	r2, r3
 80035de:	2301      	movs	r3, #1
 80035e0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d132      	bne.n	8003650 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80035ea:	6879      	ldr	r1, [r7, #4]
 80035ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ee:	4613      	mov	r3, r2
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	1a9b      	subs	r3, r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	440b      	add	r3, r1
 80035f8:	3348      	adds	r3, #72	; 0x48
 80035fa:	6819      	ldr	r1, [r3, #0]
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003600:	4613      	mov	r3, r2
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	1a9b      	subs	r3, r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4403      	add	r3, r0
 800360a:	3344      	adds	r3, #68	; 0x44
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4419      	add	r1, r3
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003614:	4613      	mov	r3, r2
 8003616:	00db      	lsls	r3, r3, #3
 8003618:	1a9b      	subs	r3, r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4403      	add	r3, r0
 800361e:	3348      	adds	r3, #72	; 0x48
 8003620:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003624:	2b00      	cmp	r3, #0
 8003626:	d113      	bne.n	8003650 <HAL_PCD_IRQHandler+0x31c>
 8003628:	6879      	ldr	r1, [r7, #4]
 800362a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800362c:	4613      	mov	r3, r2
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	1a9b      	subs	r3, r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	440b      	add	r3, r1
 8003636:	3350      	adds	r3, #80	; 0x50
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d108      	bne.n	8003650 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6818      	ldr	r0, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003648:	461a      	mov	r2, r3
 800364a:	2101      	movs	r1, #1
 800364c:	f004 fa26 	bl	8007a9c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003652:	b2db      	uxtb	r3, r3
 8003654:	4619      	mov	r1, r3
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f006 f957 	bl	800990a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	f003 0308 	and.w	r3, r3, #8
 8003662:	2b00      	cmp	r3, #0
 8003664:	d008      	beq.n	8003678 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	015a      	lsls	r2, r3, #5
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	4413      	add	r3, r2
 800366e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003672:	461a      	mov	r2, r3
 8003674:	2308      	movs	r3, #8
 8003676:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	f003 0310 	and.w	r3, r3, #16
 800367e:	2b00      	cmp	r3, #0
 8003680:	d008      	beq.n	8003694 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003684:	015a      	lsls	r2, r3, #5
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	4413      	add	r3, r2
 800368a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800368e:	461a      	mov	r2, r3
 8003690:	2310      	movs	r3, #16
 8003692:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800369a:	2b00      	cmp	r3, #0
 800369c:	d008      	beq.n	80036b0 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800369e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a0:	015a      	lsls	r2, r3, #5
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	4413      	add	r3, r2
 80036a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80036aa:	461a      	mov	r2, r3
 80036ac:	2340      	movs	r3, #64	; 0x40
 80036ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d008      	beq.n	80036cc <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80036ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036bc:	015a      	lsls	r2, r3, #5
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	4413      	add	r3, r2
 80036c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80036c6:	461a      	mov	r2, r3
 80036c8:	2302      	movs	r3, #2
 80036ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80036d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f000 fc1b 	bl	8003f14 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80036de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e0:	3301      	adds	r3, #1
 80036e2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80036e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036e6:	085b      	lsrs	r3, r3, #1
 80036e8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80036ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f47f af49 	bne.w	8003584 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f004 f90b 	bl	8007912 <USB_ReadInterrupts>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003702:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003706:	d122      	bne.n	800374e <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	69fa      	ldr	r2, [r7, #28]
 8003712:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003716:	f023 0301 	bic.w	r3, r3, #1
 800371a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003722:	2b01      	cmp	r3, #1
 8003724:	d108      	bne.n	8003738 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800372e:	2100      	movs	r1, #0
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 fe27 	bl	8004384 <HAL_PCDEx_LPM_Callback>
 8003736:	e002      	b.n	800373e <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f006 f953 	bl	80099e4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	695a      	ldr	r2, [r3, #20]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800374c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f004 f8dd 	bl	8007912 <USB_ReadInterrupts>
 8003758:	4603      	mov	r3, r0
 800375a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800375e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003762:	d112      	bne.n	800378a <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	2b01      	cmp	r3, #1
 8003772:	d102      	bne.n	800377a <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f006 f90f 	bl	8009998 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	695a      	ldr	r2, [r3, #20]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003788:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f004 f8bf 	bl	8007912 <USB_ReadInterrupts>
 8003794:	4603      	mov	r3, r0
 8003796:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800379a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800379e:	f040 80c7 	bne.w	8003930 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	69fa      	ldr	r2, [r7, #28]
 80037ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80037b0:	f023 0301 	bic.w	r3, r3, #1
 80037b4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2110      	movs	r1, #16
 80037bc:	4618      	mov	r0, r3
 80037be:	f003 f98d 	bl	8006adc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037c2:	2300      	movs	r3, #0
 80037c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037c6:	e056      	b.n	8003876 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80037c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ca:	015a      	lsls	r2, r3, #5
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	4413      	add	r3, r2
 80037d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037d4:	461a      	mov	r2, r3
 80037d6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80037da:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80037dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037de:	015a      	lsls	r2, r3, #5
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	4413      	add	r3, r2
 80037e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037ec:	0151      	lsls	r1, r2, #5
 80037ee:	69fa      	ldr	r2, [r7, #28]
 80037f0:	440a      	add	r2, r1
 80037f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80037f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80037fa:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80037fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037fe:	015a      	lsls	r2, r3, #5
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	4413      	add	r3, r2
 8003804:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800380c:	0151      	lsls	r1, r2, #5
 800380e:	69fa      	ldr	r2, [r7, #28]
 8003810:	440a      	add	r2, r1
 8003812:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003816:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800381a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800381c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800381e:	015a      	lsls	r2, r3, #5
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	4413      	add	r3, r2
 8003824:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003828:	461a      	mov	r2, r3
 800382a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800382e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003832:	015a      	lsls	r2, r3, #5
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	4413      	add	r3, r2
 8003838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003840:	0151      	lsls	r1, r2, #5
 8003842:	69fa      	ldr	r2, [r7, #28]
 8003844:	440a      	add	r2, r1
 8003846:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800384a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800384e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003852:	015a      	lsls	r2, r3, #5
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	4413      	add	r3, r2
 8003858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003860:	0151      	lsls	r1, r2, #5
 8003862:	69fa      	ldr	r2, [r7, #28]
 8003864:	440a      	add	r2, r1
 8003866:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800386a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800386e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003872:	3301      	adds	r3, #1
 8003874:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800387c:	429a      	cmp	r2, r3
 800387e:	d3a3      	bcc.n	80037c8 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	69fa      	ldr	r2, [r7, #28]
 800388a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800388e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003892:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003898:	2b00      	cmp	r3, #0
 800389a:	d016      	beq.n	80038ca <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038a6:	69fa      	ldr	r2, [r7, #28]
 80038a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038ac:	f043 030b 	orr.w	r3, r3, #11
 80038b0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038bc:	69fa      	ldr	r2, [r7, #28]
 80038be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038c2:	f043 030b 	orr.w	r3, r3, #11
 80038c6:	6453      	str	r3, [r2, #68]	; 0x44
 80038c8:	e015      	b.n	80038f6 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	69fa      	ldr	r2, [r7, #28]
 80038d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80038dc:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80038e0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038f0:	f043 030b 	orr.w	r3, r3, #11
 80038f4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	69fa      	ldr	r2, [r7, #28]
 8003900:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003904:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003908:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6818      	ldr	r0, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800391a:	461a      	mov	r2, r3
 800391c:	f004 f8be 	bl	8007a9c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	695a      	ldr	r2, [r3, #20]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800392e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4618      	mov	r0, r3
 8003936:	f003 ffec 	bl	8007912 <USB_ReadInterrupts>
 800393a:	4603      	mov	r3, r0
 800393c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003940:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003944:	d124      	bne.n	8003990 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f004 f882 	bl	8007a54 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4618      	mov	r0, r3
 8003956:	f003 f922 	bl	8006b9e <USB_GetDevSpeed>
 800395a:	4603      	mov	r3, r0
 800395c:	461a      	mov	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681c      	ldr	r4, [r3, #0]
 8003966:	f001 f947 	bl	8004bf8 <HAL_RCC_GetHCLKFreq>
 800396a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003970:	b2db      	uxtb	r3, r3
 8003972:	461a      	mov	r2, r3
 8003974:	4620      	mov	r0, r4
 8003976:	f002 fe5f 	bl	8006638 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f005 ffed 	bl	800995a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695a      	ldr	r2, [r3, #20]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800398e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4618      	mov	r0, r3
 8003996:	f003 ffbc 	bl	8007912 <USB_ReadInterrupts>
 800399a:	4603      	mov	r3, r0
 800399c:	f003 0308 	and.w	r3, r3, #8
 80039a0:	2b08      	cmp	r3, #8
 80039a2:	d10a      	bne.n	80039ba <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f005 ffca 	bl	800993e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	695a      	ldr	r2, [r3, #20]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f002 0208 	and.w	r2, r2, #8
 80039b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4618      	mov	r0, r3
 80039c0:	f003 ffa7 	bl	8007912 <USB_ReadInterrupts>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039ce:	d10f      	bne.n	80039f0 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80039d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	4619      	mov	r1, r3
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f006 f822 	bl	8009a24 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	695a      	ldr	r2, [r3, #20]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80039ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f003 ff8c 	bl	8007912 <USB_ReadInterrupts>
 80039fa:	4603      	mov	r3, r0
 80039fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a00:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003a04:	d10f      	bne.n	8003a26 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	4619      	mov	r1, r3
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f005 fff5 	bl	8009a00 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	695a      	ldr	r2, [r3, #20]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003a24:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f003 ff71 	bl	8007912 <USB_ReadInterrupts>
 8003a30:	4603      	mov	r3, r0
 8003a32:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003a36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a3a:	d10a      	bne.n	8003a52 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f006 f803 	bl	8009a48 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	695a      	ldr	r2, [r3, #20]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003a50:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f003 ff5b 	bl	8007912 <USB_ReadInterrupts>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	2b04      	cmp	r3, #4
 8003a64:	d115      	bne.n	8003a92 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d002      	beq.n	8003a7e <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f005 fff3 	bl	8009a64 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	6859      	ldr	r1, [r3, #4]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	605a      	str	r2, [r3, #4]
 8003a8e:	e000      	b.n	8003a92 <HAL_PCD_IRQHandler+0x75e>
      return;
 8003a90:	bf00      	nop
    }
  }
}
 8003a92:	3734      	adds	r7, #52	; 0x34
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd90      	pop	{r4, r7, pc}

08003a98 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d101      	bne.n	8003ab2 <HAL_PCD_SetAddress+0x1a>
 8003aae:	2302      	movs	r3, #2
 8003ab0:	e013      	b.n	8003ada <HAL_PCD_SetAddress+0x42>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	78fa      	ldrb	r2, [r7, #3]
 8003ac8:	4611      	mov	r1, r2
 8003aca:	4618      	mov	r0, r3
 8003acc:	f003 feb9 	bl	8007842 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
 8003aea:	4608      	mov	r0, r1
 8003aec:	4611      	mov	r1, r2
 8003aee:	461a      	mov	r2, r3
 8003af0:	4603      	mov	r3, r0
 8003af2:	70fb      	strb	r3, [r7, #3]
 8003af4:	460b      	mov	r3, r1
 8003af6:	803b      	strh	r3, [r7, #0]
 8003af8:	4613      	mov	r3, r2
 8003afa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003afc:	2300      	movs	r3, #0
 8003afe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003b00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	da0f      	bge.n	8003b28 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b08:	78fb      	ldrb	r3, [r7, #3]
 8003b0a:	f003 020f 	and.w	r2, r3, #15
 8003b0e:	4613      	mov	r3, r2
 8003b10:	00db      	lsls	r3, r3, #3
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	3338      	adds	r3, #56	; 0x38
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2201      	movs	r2, #1
 8003b24:	705a      	strb	r2, [r3, #1]
 8003b26:	e00f      	b.n	8003b48 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b28:	78fb      	ldrb	r3, [r7, #3]
 8003b2a:	f003 020f 	and.w	r2, r3, #15
 8003b2e:	4613      	mov	r3, r2
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	1a9b      	subs	r3, r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	3304      	adds	r3, #4
 8003b40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003b48:	78fb      	ldrb	r3, [r7, #3]
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	b2da      	uxtb	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003b54:	883a      	ldrh	r2, [r7, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	78ba      	ldrb	r2, [r7, #2]
 8003b5e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	785b      	ldrb	r3, [r3, #1]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d004      	beq.n	8003b72 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	b29a      	uxth	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003b72:	78bb      	ldrb	r3, [r7, #2]
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d102      	bne.n	8003b7e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d101      	bne.n	8003b8c <HAL_PCD_EP_Open+0xaa>
 8003b88:	2302      	movs	r3, #2
 8003b8a:	e00e      	b.n	8003baa <HAL_PCD_EP_Open+0xc8>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68f9      	ldr	r1, [r7, #12]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f003 f824 	bl	8006be8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8003ba8:	7afb      	ldrb	r3, [r7, #11]
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}

08003bb2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bb2:	b580      	push	{r7, lr}
 8003bb4:	b084      	sub	sp, #16
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
 8003bba:	460b      	mov	r3, r1
 8003bbc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003bbe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	da0f      	bge.n	8003be6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bc6:	78fb      	ldrb	r3, [r7, #3]
 8003bc8:	f003 020f 	and.w	r2, r3, #15
 8003bcc:	4613      	mov	r3, r2
 8003bce:	00db      	lsls	r3, r3, #3
 8003bd0:	1a9b      	subs	r3, r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	3338      	adds	r3, #56	; 0x38
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	4413      	add	r3, r2
 8003bda:	3304      	adds	r3, #4
 8003bdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	705a      	strb	r2, [r3, #1]
 8003be4:	e00f      	b.n	8003c06 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003be6:	78fb      	ldrb	r3, [r7, #3]
 8003be8:	f003 020f 	and.w	r2, r3, #15
 8003bec:	4613      	mov	r3, r2
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	3304      	adds	r3, #4
 8003bfe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2200      	movs	r2, #0
 8003c04:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003c06:	78fb      	ldrb	r3, [r7, #3]
 8003c08:	f003 030f 	and.w	r3, r3, #15
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_PCD_EP_Close+0x6e>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e00e      	b.n	8003c3e <HAL_PCD_EP_Close+0x8c>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68f9      	ldr	r1, [r7, #12]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f003 f862 	bl	8006cf8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}

08003c46 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c46:	b580      	push	{r7, lr}
 8003c48:	b086      	sub	sp, #24
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	60f8      	str	r0, [r7, #12]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	603b      	str	r3, [r7, #0]
 8003c52:	460b      	mov	r3, r1
 8003c54:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c56:	7afb      	ldrb	r3, [r7, #11]
 8003c58:	f003 020f 	and.w	r2, r3, #15
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	1a9b      	subs	r3, r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	3304      	adds	r3, #4
 8003c6e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	2200      	movs	r2, #0
 8003c86:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c88:	7afb      	ldrb	r3, [r7, #11]
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	b2da      	uxtb	r2, r3
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d102      	bne.n	8003ca2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ca2:	7afb      	ldrb	r3, [r7, #11]
 8003ca4:	f003 030f 	and.w	r3, r3, #15
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d109      	bne.n	8003cc0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6818      	ldr	r0, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	6979      	ldr	r1, [r7, #20]
 8003cba:	f003 fb3d 	bl	8007338 <USB_EP0StartXfer>
 8003cbe:	e008      	b.n	8003cd2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6818      	ldr	r0, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	461a      	mov	r2, r3
 8003ccc:	6979      	ldr	r1, [r7, #20]
 8003cce:	f003 f8ef 	bl	8006eb0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3718      	adds	r7, #24
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003ce8:	78fb      	ldrb	r3, [r7, #3]
 8003cea:	f003 020f 	and.w	r2, r3, #15
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	1a9b      	subs	r3, r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003cfe:	681b      	ldr	r3, [r3, #0]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	607a      	str	r2, [r7, #4]
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d1c:	7afb      	ldrb	r3, [r7, #11]
 8003d1e:	f003 020f 	and.w	r2, r3, #15
 8003d22:	4613      	mov	r3, r2
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	1a9b      	subs	r3, r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	3338      	adds	r3, #56	; 0x38
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	4413      	add	r3, r2
 8003d30:	3304      	adds	r3, #4
 8003d32:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	2200      	movs	r2, #0
 8003d44:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d4c:	7afb      	ldrb	r3, [r7, #11]
 8003d4e:	f003 030f 	and.w	r3, r3, #15
 8003d52:	b2da      	uxtb	r2, r3
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d102      	bne.n	8003d66 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003d66:	7afb      	ldrb	r3, [r7, #11]
 8003d68:	f003 030f 	and.w	r3, r3, #15
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d109      	bne.n	8003d84 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6818      	ldr	r0, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	6979      	ldr	r1, [r7, #20]
 8003d7e:	f003 fadb 	bl	8007338 <USB_EP0StartXfer>
 8003d82:	e008      	b.n	8003d96 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6818      	ldr	r0, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	461a      	mov	r2, r3
 8003d90:	6979      	ldr	r1, [r7, #20]
 8003d92:	f003 f88d 	bl	8006eb0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3718      	adds	r7, #24
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	460b      	mov	r3, r1
 8003daa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003dac:	78fb      	ldrb	r3, [r7, #3]
 8003dae:	f003 020f 	and.w	r2, r3, #15
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d901      	bls.n	8003dbe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e050      	b.n	8003e60 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003dbe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	da0f      	bge.n	8003de6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003dc6:	78fb      	ldrb	r3, [r7, #3]
 8003dc8:	f003 020f 	and.w	r2, r3, #15
 8003dcc:	4613      	mov	r3, r2
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	1a9b      	subs	r3, r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	3338      	adds	r3, #56	; 0x38
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	4413      	add	r3, r2
 8003dda:	3304      	adds	r3, #4
 8003ddc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2201      	movs	r2, #1
 8003de2:	705a      	strb	r2, [r3, #1]
 8003de4:	e00d      	b.n	8003e02 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003de6:	78fa      	ldrb	r2, [r7, #3]
 8003de8:	4613      	mov	r3, r2
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	1a9b      	subs	r3, r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	4413      	add	r3, r2
 8003df8:	3304      	adds	r3, #4
 8003dfa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2201      	movs	r2, #1
 8003e06:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e08:	78fb      	ldrb	r3, [r7, #3]
 8003e0a:	f003 030f 	and.w	r3, r3, #15
 8003e0e:	b2da      	uxtb	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d101      	bne.n	8003e22 <HAL_PCD_EP_SetStall+0x82>
 8003e1e:	2302      	movs	r3, #2
 8003e20:	e01e      	b.n	8003e60 <HAL_PCD_EP_SetStall+0xc0>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68f9      	ldr	r1, [r7, #12]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f003 fc32 	bl	800769a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003e36:	78fb      	ldrb	r3, [r7, #3]
 8003e38:	f003 030f 	and.w	r3, r3, #15
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10a      	bne.n	8003e56 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6818      	ldr	r0, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	b2d9      	uxtb	r1, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003e50:	461a      	mov	r2, r3
 8003e52:	f003 fe23 	bl	8007a9c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	460b      	mov	r3, r1
 8003e72:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003e74:	78fb      	ldrb	r3, [r7, #3]
 8003e76:	f003 020f 	and.w	r2, r3, #15
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d901      	bls.n	8003e86 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e042      	b.n	8003f0c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	da0f      	bge.n	8003eae <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e8e:	78fb      	ldrb	r3, [r7, #3]
 8003e90:	f003 020f 	and.w	r2, r3, #15
 8003e94:	4613      	mov	r3, r2
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	1a9b      	subs	r3, r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	3338      	adds	r3, #56	; 0x38
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	3304      	adds	r3, #4
 8003ea4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	705a      	strb	r2, [r3, #1]
 8003eac:	e00f      	b.n	8003ece <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003eae:	78fb      	ldrb	r3, [r7, #3]
 8003eb0:	f003 020f 	and.w	r2, r3, #15
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	1a9b      	subs	r3, r3, r2
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ed4:	78fb      	ldrb	r3, [r7, #3]
 8003ed6:	f003 030f 	and.w	r3, r3, #15
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d101      	bne.n	8003eee <HAL_PCD_EP_ClrStall+0x86>
 8003eea:	2302      	movs	r3, #2
 8003eec:	e00e      	b.n	8003f0c <HAL_PCD_EP_ClrStall+0xa4>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68f9      	ldr	r1, [r7, #12]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f003 fc3a 	bl	8007776 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b08a      	sub	sp, #40	; 0x28
 8003f18:	af02      	add	r7, sp, #8
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	00db      	lsls	r3, r3, #3
 8003f2e:	1a9b      	subs	r3, r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	3338      	adds	r3, #56	; 0x38
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	4413      	add	r3, r2
 8003f38:	3304      	adds	r3, #4
 8003f3a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	699a      	ldr	r2, [r3, #24]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	695b      	ldr	r3, [r3, #20]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d901      	bls.n	8003f4c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e06c      	b.n	8004026 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	695a      	ldr	r2, [r3, #20]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	69fa      	ldr	r2, [r7, #28]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d902      	bls.n	8003f68 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	3303      	adds	r3, #3
 8003f6c:	089b      	lsrs	r3, r3, #2
 8003f6e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f70:	e02b      	b.n	8003fca <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	695a      	ldr	r2, [r3, #20]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	69fa      	ldr	r2, [r7, #28]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d902      	bls.n	8003f8e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	3303      	adds	r3, #3
 8003f92:	089b      	lsrs	r3, r3, #2
 8003f94:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	68d9      	ldr	r1, [r3, #12]
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	4603      	mov	r3, r0
 8003fac:	6978      	ldr	r0, [r7, #20]
 8003fae:	f003 fb16 	bl	80075de <USB_WritePacket>

    ep->xfer_buff  += len;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	68da      	ldr	r2, [r3, #12]
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	441a      	add	r2, r3
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	699a      	ldr	r2, [r3, #24]
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	441a      	add	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	015a      	lsls	r2, r3, #5
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fd6:	699b      	ldr	r3, [r3, #24]
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d809      	bhi.n	8003ff4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	699a      	ldr	r2, [r3, #24]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d203      	bcs.n	8003ff4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1be      	bne.n	8003f72 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	695a      	ldr	r2, [r3, #20]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d811      	bhi.n	8004024 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	f003 030f 	and.w	r3, r3, #15
 8004006:	2201      	movs	r2, #1
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004014:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	43db      	mvns	r3, r3
 800401a:	6939      	ldr	r1, [r7, #16]
 800401c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004020:	4013      	ands	r3, r2
 8004022:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3720      	adds	r7, #32
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
	...

08004030 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	333c      	adds	r3, #60	; 0x3c
 8004048:	3304      	adds	r3, #4
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	015a      	lsls	r2, r3, #5
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	4413      	add	r3, r2
 8004056:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	2b01      	cmp	r3, #1
 8004064:	f040 80a0 	bne.w	80041a8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f003 0308 	and.w	r3, r3, #8
 800406e:	2b00      	cmp	r3, #0
 8004070:	d015      	beq.n	800409e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	4a72      	ldr	r2, [pc, #456]	; (8004240 <PCD_EP_OutXfrComplete_int+0x210>)
 8004076:	4293      	cmp	r3, r2
 8004078:	f240 80dd 	bls.w	8004236 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004082:	2b00      	cmp	r3, #0
 8004084:	f000 80d7 	beq.w	8004236 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	015a      	lsls	r2, r3, #5
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	4413      	add	r3, r2
 8004090:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004094:	461a      	mov	r2, r3
 8004096:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800409a:	6093      	str	r3, [r2, #8]
 800409c:	e0cb      	b.n	8004236 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	f003 0320 	and.w	r3, r3, #32
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d009      	beq.n	80040bc <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	015a      	lsls	r2, r3, #5
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	4413      	add	r3, r2
 80040b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040b4:	461a      	mov	r2, r3
 80040b6:	2320      	movs	r3, #32
 80040b8:	6093      	str	r3, [r2, #8]
 80040ba:	e0bc      	b.n	8004236 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f040 80b7 	bne.w	8004236 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	4a5d      	ldr	r2, [pc, #372]	; (8004240 <PCD_EP_OutXfrComplete_int+0x210>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d90f      	bls.n	80040f0 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00a      	beq.n	80040f0 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	015a      	lsls	r2, r3, #5
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	4413      	add	r3, r2
 80040e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040e6:	461a      	mov	r2, r3
 80040e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040ec:	6093      	str	r3, [r2, #8]
 80040ee:	e0a2      	b.n	8004236 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80040f0:	6879      	ldr	r1, [r7, #4]
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	4613      	mov	r3, r2
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	1a9b      	subs	r3, r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	440b      	add	r3, r1
 80040fe:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004102:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	0159      	lsls	r1, r3, #5
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	440b      	add	r3, r1
 800410c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004116:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	4613      	mov	r3, r2
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	1a9b      	subs	r3, r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4403      	add	r3, r0
 8004126:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800412a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800412c:	6879      	ldr	r1, [r7, #4]
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	4613      	mov	r3, r2
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	1a9b      	subs	r3, r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	440b      	add	r3, r1
 800413a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800413e:	6819      	ldr	r1, [r3, #0]
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	4613      	mov	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4403      	add	r3, r0
 800414e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4419      	add	r1, r3
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	4613      	mov	r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	1a9b      	subs	r3, r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	4403      	add	r3, r0
 8004164:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004168:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d114      	bne.n	800419a <PCD_EP_OutXfrComplete_int+0x16a>
 8004170:	6879      	ldr	r1, [r7, #4]
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	4613      	mov	r3, r2
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	1a9b      	subs	r3, r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	440b      	add	r3, r1
 800417e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d108      	bne.n	800419a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6818      	ldr	r0, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004192:	461a      	mov	r2, r3
 8004194:	2101      	movs	r1, #1
 8004196:	f003 fc81 	bl	8007a9c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	b2db      	uxtb	r3, r3
 800419e:	4619      	mov	r1, r3
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f005 fb97 	bl	80098d4 <HAL_PCD_DataOutStageCallback>
 80041a6:	e046      	b.n	8004236 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4a26      	ldr	r2, [pc, #152]	; (8004244 <PCD_EP_OutXfrComplete_int+0x214>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d124      	bne.n	80041fa <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00a      	beq.n	80041d0 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	015a      	lsls	r2, r3, #5
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	4413      	add	r3, r2
 80041c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041c6:	461a      	mov	r2, r3
 80041c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041cc:	6093      	str	r3, [r2, #8]
 80041ce:	e032      	b.n	8004236 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d008      	beq.n	80041ec <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	015a      	lsls	r2, r3, #5
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	4413      	add	r3, r2
 80041e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041e6:	461a      	mov	r2, r3
 80041e8:	2320      	movs	r3, #32
 80041ea:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	4619      	mov	r1, r3
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f005 fb6e 	bl	80098d4 <HAL_PCD_DataOutStageCallback>
 80041f8:	e01d      	b.n	8004236 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d114      	bne.n	800422a <PCD_EP_OutXfrComplete_int+0x1fa>
 8004200:	6879      	ldr	r1, [r7, #4]
 8004202:	683a      	ldr	r2, [r7, #0]
 8004204:	4613      	mov	r3, r2
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	1a9b      	subs	r3, r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	440b      	add	r3, r1
 800420e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d108      	bne.n	800422a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6818      	ldr	r0, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004222:	461a      	mov	r2, r3
 8004224:	2100      	movs	r1, #0
 8004226:	f003 fc39 	bl	8007a9c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	b2db      	uxtb	r3, r3
 800422e:	4619      	mov	r1, r3
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f005 fb4f 	bl	80098d4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3718      	adds	r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	4f54300a 	.word	0x4f54300a
 8004244:	4f54310a 	.word	0x4f54310a

08004248 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	333c      	adds	r3, #60	; 0x3c
 8004260:	3304      	adds	r3, #4
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	015a      	lsls	r2, r3, #5
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	4413      	add	r3, r2
 800426e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	4a15      	ldr	r2, [pc, #84]	; (80042d0 <PCD_EP_OutSetupPacket_int+0x88>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d90e      	bls.n	800429c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004284:	2b00      	cmp	r3, #0
 8004286:	d009      	beq.n	800429c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	015a      	lsls	r2, r3, #5
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4413      	add	r3, r2
 8004290:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004294:	461a      	mov	r2, r3
 8004296:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800429a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f005 fb07 	bl	80098b0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	4a0a      	ldr	r2, [pc, #40]	; (80042d0 <PCD_EP_OutSetupPacket_int+0x88>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d90c      	bls.n	80042c4 <PCD_EP_OutSetupPacket_int+0x7c>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d108      	bne.n	80042c4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6818      	ldr	r0, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80042bc:	461a      	mov	r2, r3
 80042be:	2101      	movs	r1, #1
 80042c0:	f003 fbec 	bl	8007a9c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3718      	adds	r7, #24
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	4f54300a 	.word	0x4f54300a

080042d4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	460b      	mov	r3, r1
 80042de:	70fb      	strb	r3, [r7, #3]
 80042e0:	4613      	mov	r3, r2
 80042e2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80042ec:	78fb      	ldrb	r3, [r7, #3]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d107      	bne.n	8004302 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80042f2:	883b      	ldrh	r3, [r7, #0]
 80042f4:	0419      	lsls	r1, r3, #16
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68ba      	ldr	r2, [r7, #8]
 80042fc:	430a      	orrs	r2, r1
 80042fe:	629a      	str	r2, [r3, #40]	; 0x28
 8004300:	e028      	b.n	8004354 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004308:	0c1b      	lsrs	r3, r3, #16
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	4413      	add	r3, r2
 800430e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004310:	2300      	movs	r3, #0
 8004312:	73fb      	strb	r3, [r7, #15]
 8004314:	e00d      	b.n	8004332 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	7bfb      	ldrb	r3, [r7, #15]
 800431c:	3340      	adds	r3, #64	; 0x40
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	4413      	add	r3, r2
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	0c1b      	lsrs	r3, r3, #16
 8004326:	68ba      	ldr	r2, [r7, #8]
 8004328:	4413      	add	r3, r2
 800432a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800432c:	7bfb      	ldrb	r3, [r7, #15]
 800432e:	3301      	adds	r3, #1
 8004330:	73fb      	strb	r3, [r7, #15]
 8004332:	7bfa      	ldrb	r2, [r7, #15]
 8004334:	78fb      	ldrb	r3, [r7, #3]
 8004336:	3b01      	subs	r3, #1
 8004338:	429a      	cmp	r2, r3
 800433a:	d3ec      	bcc.n	8004316 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800433c:	883b      	ldrh	r3, [r7, #0]
 800433e:	0418      	lsls	r0, r3, #16
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6819      	ldr	r1, [r3, #0]
 8004344:	78fb      	ldrb	r3, [r7, #3]
 8004346:	3b01      	subs	r3, #1
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	4302      	orrs	r2, r0
 800434c:	3340      	adds	r3, #64	; 0x40
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	440b      	add	r3, r1
 8004352:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
 800436a:	460b      	mov	r3, r1
 800436c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	887a      	ldrh	r2, [r7, #2]
 8004374:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004376:	2300      	movs	r3, #0
}
 8004378:	4618      	mov	r0, r3
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	460b      	mov	r3, r1
 800438e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e25b      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d075      	beq.n	80044a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043ba:	4ba3      	ldr	r3, [pc, #652]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f003 030c 	and.w	r3, r3, #12
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	d00c      	beq.n	80043e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043c6:	4ba0      	ldr	r3, [pc, #640]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d112      	bne.n	80043f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043d2:	4b9d      	ldr	r3, [pc, #628]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043de:	d10b      	bne.n	80043f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043e0:	4b99      	ldr	r3, [pc, #612]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d05b      	beq.n	80044a4 <HAL_RCC_OscConfig+0x108>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d157      	bne.n	80044a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e236      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004400:	d106      	bne.n	8004410 <HAL_RCC_OscConfig+0x74>
 8004402:	4b91      	ldr	r3, [pc, #580]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a90      	ldr	r2, [pc, #576]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004408:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800440c:	6013      	str	r3, [r2, #0]
 800440e:	e01d      	b.n	800444c <HAL_RCC_OscConfig+0xb0>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004418:	d10c      	bne.n	8004434 <HAL_RCC_OscConfig+0x98>
 800441a:	4b8b      	ldr	r3, [pc, #556]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a8a      	ldr	r2, [pc, #552]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004420:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004424:	6013      	str	r3, [r2, #0]
 8004426:	4b88      	ldr	r3, [pc, #544]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a87      	ldr	r2, [pc, #540]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 800442c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004430:	6013      	str	r3, [r2, #0]
 8004432:	e00b      	b.n	800444c <HAL_RCC_OscConfig+0xb0>
 8004434:	4b84      	ldr	r3, [pc, #528]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a83      	ldr	r2, [pc, #524]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 800443a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800443e:	6013      	str	r3, [r2, #0]
 8004440:	4b81      	ldr	r3, [pc, #516]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a80      	ldr	r2, [pc, #512]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004446:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800444a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d013      	beq.n	800447c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004454:	f7fd ff66 	bl	8002324 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800445c:	f7fd ff62 	bl	8002324 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b64      	cmp	r3, #100	; 0x64
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e1fb      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800446e:	4b76      	ldr	r3, [pc, #472]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0f0      	beq.n	800445c <HAL_RCC_OscConfig+0xc0>
 800447a:	e014      	b.n	80044a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447c:	f7fd ff52 	bl	8002324 <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004484:	f7fd ff4e 	bl	8002324 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b64      	cmp	r3, #100	; 0x64
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e1e7      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004496:	4b6c      	ldr	r3, [pc, #432]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1f0      	bne.n	8004484 <HAL_RCC_OscConfig+0xe8>
 80044a2:	e000      	b.n	80044a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0302 	and.w	r3, r3, #2
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d063      	beq.n	800457a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044b2:	4b65      	ldr	r3, [pc, #404]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 030c 	and.w	r3, r3, #12
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00b      	beq.n	80044d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044be:	4b62      	ldr	r3, [pc, #392]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d11c      	bne.n	8004504 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044ca:	4b5f      	ldr	r3, [pc, #380]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d116      	bne.n	8004504 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044d6:	4b5c      	ldr	r3, [pc, #368]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d005      	beq.n	80044ee <HAL_RCC_OscConfig+0x152>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d001      	beq.n	80044ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e1bb      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ee:	4b56      	ldr	r3, [pc, #344]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	00db      	lsls	r3, r3, #3
 80044fc:	4952      	ldr	r1, [pc, #328]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004502:	e03a      	b.n	800457a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d020      	beq.n	800454e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800450c:	4b4f      	ldr	r3, [pc, #316]	; (800464c <HAL_RCC_OscConfig+0x2b0>)
 800450e:	2201      	movs	r2, #1
 8004510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004512:	f7fd ff07 	bl	8002324 <HAL_GetTick>
 8004516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004518:	e008      	b.n	800452c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800451a:	f7fd ff03 	bl	8002324 <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d901      	bls.n	800452c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e19c      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800452c:	4b46      	ldr	r3, [pc, #280]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0f0      	beq.n	800451a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004538:	4b43      	ldr	r3, [pc, #268]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	00db      	lsls	r3, r3, #3
 8004546:	4940      	ldr	r1, [pc, #256]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004548:	4313      	orrs	r3, r2
 800454a:	600b      	str	r3, [r1, #0]
 800454c:	e015      	b.n	800457a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800454e:	4b3f      	ldr	r3, [pc, #252]	; (800464c <HAL_RCC_OscConfig+0x2b0>)
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004554:	f7fd fee6 	bl	8002324 <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800455a:	e008      	b.n	800456e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800455c:	f7fd fee2 	bl	8002324 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e17b      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800456e:	4b36      	ldr	r3, [pc, #216]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1f0      	bne.n	800455c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0308 	and.w	r3, r3, #8
 8004582:	2b00      	cmp	r3, #0
 8004584:	d030      	beq.n	80045e8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d016      	beq.n	80045bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800458e:	4b30      	ldr	r3, [pc, #192]	; (8004650 <HAL_RCC_OscConfig+0x2b4>)
 8004590:	2201      	movs	r2, #1
 8004592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004594:	f7fd fec6 	bl	8002324 <HAL_GetTick>
 8004598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800459a:	e008      	b.n	80045ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800459c:	f7fd fec2 	bl	8002324 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e15b      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ae:	4b26      	ldr	r3, [pc, #152]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80045b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d0f0      	beq.n	800459c <HAL_RCC_OscConfig+0x200>
 80045ba:	e015      	b.n	80045e8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045bc:	4b24      	ldr	r3, [pc, #144]	; (8004650 <HAL_RCC_OscConfig+0x2b4>)
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045c2:	f7fd feaf 	bl	8002324 <HAL_GetTick>
 80045c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045c8:	e008      	b.n	80045dc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045ca:	f7fd feab 	bl	8002324 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e144      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045dc:	4b1a      	ldr	r3, [pc, #104]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80045de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1f0      	bne.n	80045ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0304 	and.w	r3, r3, #4
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f000 80a0 	beq.w	8004736 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045f6:	2300      	movs	r3, #0
 80045f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045fa:	4b13      	ldr	r3, [pc, #76]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 80045fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10f      	bne.n	8004626 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004606:	2300      	movs	r3, #0
 8004608:	60bb      	str	r3, [r7, #8]
 800460a:	4b0f      	ldr	r3, [pc, #60]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 800460c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460e:	4a0e      	ldr	r2, [pc, #56]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004614:	6413      	str	r3, [r2, #64]	; 0x40
 8004616:	4b0c      	ldr	r3, [pc, #48]	; (8004648 <HAL_RCC_OscConfig+0x2ac>)
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800461e:	60bb      	str	r3, [r7, #8]
 8004620:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004622:	2301      	movs	r3, #1
 8004624:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004626:	4b0b      	ldr	r3, [pc, #44]	; (8004654 <HAL_RCC_OscConfig+0x2b8>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800462e:	2b00      	cmp	r3, #0
 8004630:	d121      	bne.n	8004676 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004632:	4b08      	ldr	r3, [pc, #32]	; (8004654 <HAL_RCC_OscConfig+0x2b8>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a07      	ldr	r2, [pc, #28]	; (8004654 <HAL_RCC_OscConfig+0x2b8>)
 8004638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800463c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800463e:	f7fd fe71 	bl	8002324 <HAL_GetTick>
 8004642:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004644:	e011      	b.n	800466a <HAL_RCC_OscConfig+0x2ce>
 8004646:	bf00      	nop
 8004648:	40023800 	.word	0x40023800
 800464c:	42470000 	.word	0x42470000
 8004650:	42470e80 	.word	0x42470e80
 8004654:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004658:	f7fd fe64 	bl	8002324 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e0fd      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800466a:	4b81      	ldr	r3, [pc, #516]	; (8004870 <HAL_RCC_OscConfig+0x4d4>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004672:	2b00      	cmp	r3, #0
 8004674:	d0f0      	beq.n	8004658 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d106      	bne.n	800468c <HAL_RCC_OscConfig+0x2f0>
 800467e:	4b7d      	ldr	r3, [pc, #500]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 8004680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004682:	4a7c      	ldr	r2, [pc, #496]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 8004684:	f043 0301 	orr.w	r3, r3, #1
 8004688:	6713      	str	r3, [r2, #112]	; 0x70
 800468a:	e01c      	b.n	80046c6 <HAL_RCC_OscConfig+0x32a>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	2b05      	cmp	r3, #5
 8004692:	d10c      	bne.n	80046ae <HAL_RCC_OscConfig+0x312>
 8004694:	4b77      	ldr	r3, [pc, #476]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 8004696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004698:	4a76      	ldr	r2, [pc, #472]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 800469a:	f043 0304 	orr.w	r3, r3, #4
 800469e:	6713      	str	r3, [r2, #112]	; 0x70
 80046a0:	4b74      	ldr	r3, [pc, #464]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80046a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a4:	4a73      	ldr	r2, [pc, #460]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80046a6:	f043 0301 	orr.w	r3, r3, #1
 80046aa:	6713      	str	r3, [r2, #112]	; 0x70
 80046ac:	e00b      	b.n	80046c6 <HAL_RCC_OscConfig+0x32a>
 80046ae:	4b71      	ldr	r3, [pc, #452]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80046b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b2:	4a70      	ldr	r2, [pc, #448]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80046b4:	f023 0301 	bic.w	r3, r3, #1
 80046b8:	6713      	str	r3, [r2, #112]	; 0x70
 80046ba:	4b6e      	ldr	r3, [pc, #440]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80046bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046be:	4a6d      	ldr	r2, [pc, #436]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80046c0:	f023 0304 	bic.w	r3, r3, #4
 80046c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d015      	beq.n	80046fa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ce:	f7fd fe29 	bl	8002324 <HAL_GetTick>
 80046d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046d4:	e00a      	b.n	80046ec <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046d6:	f7fd fe25 	bl	8002324 <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e0bc      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046ec:	4b61      	ldr	r3, [pc, #388]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80046ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d0ee      	beq.n	80046d6 <HAL_RCC_OscConfig+0x33a>
 80046f8:	e014      	b.n	8004724 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046fa:	f7fd fe13 	bl	8002324 <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004700:	e00a      	b.n	8004718 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004702:	f7fd fe0f 	bl	8002324 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004710:	4293      	cmp	r3, r2
 8004712:	d901      	bls.n	8004718 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e0a6      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004718:	4b56      	ldr	r3, [pc, #344]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 800471a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1ee      	bne.n	8004702 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004724:	7dfb      	ldrb	r3, [r7, #23]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d105      	bne.n	8004736 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800472a:	4b52      	ldr	r3, [pc, #328]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 800472c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472e:	4a51      	ldr	r2, [pc, #324]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 8004730:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004734:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	2b00      	cmp	r3, #0
 800473c:	f000 8092 	beq.w	8004864 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004740:	4b4c      	ldr	r3, [pc, #304]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f003 030c 	and.w	r3, r3, #12
 8004748:	2b08      	cmp	r3, #8
 800474a:	d05c      	beq.n	8004806 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	2b02      	cmp	r3, #2
 8004752:	d141      	bne.n	80047d8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004754:	4b48      	ldr	r3, [pc, #288]	; (8004878 <HAL_RCC_OscConfig+0x4dc>)
 8004756:	2200      	movs	r2, #0
 8004758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800475a:	f7fd fde3 	bl	8002324 <HAL_GetTick>
 800475e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004760:	e008      	b.n	8004774 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004762:	f7fd fddf 	bl	8002324 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	2b02      	cmp	r3, #2
 800476e:	d901      	bls.n	8004774 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e078      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004774:	4b3f      	ldr	r3, [pc, #252]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1f0      	bne.n	8004762 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	69da      	ldr	r2, [r3, #28]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	431a      	orrs	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478e:	019b      	lsls	r3, r3, #6
 8004790:	431a      	orrs	r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004796:	085b      	lsrs	r3, r3, #1
 8004798:	3b01      	subs	r3, #1
 800479a:	041b      	lsls	r3, r3, #16
 800479c:	431a      	orrs	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a2:	061b      	lsls	r3, r3, #24
 80047a4:	4933      	ldr	r1, [pc, #204]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047aa:	4b33      	ldr	r3, [pc, #204]	; (8004878 <HAL_RCC_OscConfig+0x4dc>)
 80047ac:	2201      	movs	r2, #1
 80047ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b0:	f7fd fdb8 	bl	8002324 <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047b8:	f7fd fdb4 	bl	8002324 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e04d      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047ca:	4b2a      	ldr	r3, [pc, #168]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0f0      	beq.n	80047b8 <HAL_RCC_OscConfig+0x41c>
 80047d6:	e045      	b.n	8004864 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d8:	4b27      	ldr	r3, [pc, #156]	; (8004878 <HAL_RCC_OscConfig+0x4dc>)
 80047da:	2200      	movs	r2, #0
 80047dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047de:	f7fd fda1 	bl	8002324 <HAL_GetTick>
 80047e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047e4:	e008      	b.n	80047f8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e6:	f7fd fd9d 	bl	8002324 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e036      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047f8:	4b1e      	ldr	r3, [pc, #120]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1f0      	bne.n	80047e6 <HAL_RCC_OscConfig+0x44a>
 8004804:	e02e      	b.n	8004864 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d101      	bne.n	8004812 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e029      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004812:	4b18      	ldr	r3, [pc, #96]	; (8004874 <HAL_RCC_OscConfig+0x4d8>)
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	429a      	cmp	r2, r3
 8004824:	d11c      	bne.n	8004860 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004830:	429a      	cmp	r2, r3
 8004832:	d115      	bne.n	8004860 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004834:	68fa      	ldr	r2, [r7, #12]
 8004836:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800483a:	4013      	ands	r3, r2
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004840:	4293      	cmp	r3, r2
 8004842:	d10d      	bne.n	8004860 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800484e:	429a      	cmp	r2, r3
 8004850:	d106      	bne.n	8004860 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800485c:	429a      	cmp	r2, r3
 800485e:	d001      	beq.n	8004864 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e000      	b.n	8004866 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3718      	adds	r7, #24
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	40007000 	.word	0x40007000
 8004874:	40023800 	.word	0x40023800
 8004878:	42470060 	.word	0x42470060

0800487c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e0cc      	b.n	8004a2a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004890:	4b68      	ldr	r3, [pc, #416]	; (8004a34 <HAL_RCC_ClockConfig+0x1b8>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 030f 	and.w	r3, r3, #15
 8004898:	683a      	ldr	r2, [r7, #0]
 800489a:	429a      	cmp	r2, r3
 800489c:	d90c      	bls.n	80048b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489e:	4b65      	ldr	r3, [pc, #404]	; (8004a34 <HAL_RCC_ClockConfig+0x1b8>)
 80048a0:	683a      	ldr	r2, [r7, #0]
 80048a2:	b2d2      	uxtb	r2, r2
 80048a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a6:	4b63      	ldr	r3, [pc, #396]	; (8004a34 <HAL_RCC_ClockConfig+0x1b8>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 030f 	and.w	r3, r3, #15
 80048ae:	683a      	ldr	r2, [r7, #0]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d001      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e0b8      	b.n	8004a2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0302 	and.w	r3, r3, #2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d020      	beq.n	8004906 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0304 	and.w	r3, r3, #4
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d005      	beq.n	80048dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048d0:	4b59      	ldr	r3, [pc, #356]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	4a58      	ldr	r2, [pc, #352]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 80048d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80048da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0308 	and.w	r3, r3, #8
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d005      	beq.n	80048f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048e8:	4b53      	ldr	r3, [pc, #332]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	4a52      	ldr	r2, [pc, #328]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80048f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048f4:	4b50      	ldr	r3, [pc, #320]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	494d      	ldr	r1, [pc, #308]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 8004902:	4313      	orrs	r3, r2
 8004904:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	2b00      	cmp	r3, #0
 8004910:	d044      	beq.n	800499c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d107      	bne.n	800492a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800491a:	4b47      	ldr	r3, [pc, #284]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d119      	bne.n	800495a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e07f      	b.n	8004a2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	2b02      	cmp	r3, #2
 8004930:	d003      	beq.n	800493a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004936:	2b03      	cmp	r3, #3
 8004938:	d107      	bne.n	800494a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800493a:	4b3f      	ldr	r3, [pc, #252]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d109      	bne.n	800495a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e06f      	b.n	8004a2a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800494a:	4b3b      	ldr	r3, [pc, #236]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e067      	b.n	8004a2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800495a:	4b37      	ldr	r3, [pc, #220]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f023 0203 	bic.w	r2, r3, #3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	4934      	ldr	r1, [pc, #208]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 8004968:	4313      	orrs	r3, r2
 800496a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800496c:	f7fd fcda 	bl	8002324 <HAL_GetTick>
 8004970:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004972:	e00a      	b.n	800498a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004974:	f7fd fcd6 	bl	8002324 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004982:	4293      	cmp	r3, r2
 8004984:	d901      	bls.n	800498a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e04f      	b.n	8004a2a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800498a:	4b2b      	ldr	r3, [pc, #172]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f003 020c 	and.w	r2, r3, #12
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	429a      	cmp	r2, r3
 800499a:	d1eb      	bne.n	8004974 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800499c:	4b25      	ldr	r3, [pc, #148]	; (8004a34 <HAL_RCC_ClockConfig+0x1b8>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 030f 	and.w	r3, r3, #15
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d20c      	bcs.n	80049c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049aa:	4b22      	ldr	r3, [pc, #136]	; (8004a34 <HAL_RCC_ClockConfig+0x1b8>)
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	b2d2      	uxtb	r2, r2
 80049b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049b2:	4b20      	ldr	r3, [pc, #128]	; (8004a34 <HAL_RCC_ClockConfig+0x1b8>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 030f 	and.w	r3, r3, #15
 80049ba:	683a      	ldr	r2, [r7, #0]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d001      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e032      	b.n	8004a2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d008      	beq.n	80049e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049d0:	4b19      	ldr	r3, [pc, #100]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	4916      	ldr	r1, [pc, #88]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d009      	beq.n	8004a02 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049ee:	4b12      	ldr	r3, [pc, #72]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	691b      	ldr	r3, [r3, #16]
 80049fa:	00db      	lsls	r3, r3, #3
 80049fc:	490e      	ldr	r1, [pc, #56]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a02:	f000 f821 	bl	8004a48 <HAL_RCC_GetSysClockFreq>
 8004a06:	4601      	mov	r1, r0
 8004a08:	4b0b      	ldr	r3, [pc, #44]	; (8004a38 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	091b      	lsrs	r3, r3, #4
 8004a0e:	f003 030f 	and.w	r3, r3, #15
 8004a12:	4a0a      	ldr	r2, [pc, #40]	; (8004a3c <HAL_RCC_ClockConfig+0x1c0>)
 8004a14:	5cd3      	ldrb	r3, [r2, r3]
 8004a16:	fa21 f303 	lsr.w	r3, r1, r3
 8004a1a:	4a09      	ldr	r2, [pc, #36]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a1e:	4b09      	ldr	r3, [pc, #36]	; (8004a44 <HAL_RCC_ClockConfig+0x1c8>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7fd fc3a 	bl	800229c <HAL_InitTick>

  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	40023c00 	.word	0x40023c00
 8004a38:	40023800 	.word	0x40023800
 8004a3c:	0800c028 	.word	0x0800c028
 8004a40:	20000000 	.word	0x20000000
 8004a44:	20000004 	.word	0x20000004

08004a48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	607b      	str	r3, [r7, #4]
 8004a52:	2300      	movs	r3, #0
 8004a54:	60fb      	str	r3, [r7, #12]
 8004a56:	2300      	movs	r3, #0
 8004a58:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a5e:	4b63      	ldr	r3, [pc, #396]	; (8004bec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f003 030c 	and.w	r3, r3, #12
 8004a66:	2b04      	cmp	r3, #4
 8004a68:	d007      	beq.n	8004a7a <HAL_RCC_GetSysClockFreq+0x32>
 8004a6a:	2b08      	cmp	r3, #8
 8004a6c:	d008      	beq.n	8004a80 <HAL_RCC_GetSysClockFreq+0x38>
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f040 80b4 	bne.w	8004bdc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a74:	4b5e      	ldr	r3, [pc, #376]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004a76:	60bb      	str	r3, [r7, #8]
       break;
 8004a78:	e0b3      	b.n	8004be2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a7a:	4b5e      	ldr	r3, [pc, #376]	; (8004bf4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004a7c:	60bb      	str	r3, [r7, #8]
      break;
 8004a7e:	e0b0      	b.n	8004be2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a80:	4b5a      	ldr	r3, [pc, #360]	; (8004bec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a88:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a8a:	4b58      	ldr	r3, [pc, #352]	; (8004bec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d04a      	beq.n	8004b2c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a96:	4b55      	ldr	r3, [pc, #340]	; (8004bec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	099b      	lsrs	r3, r3, #6
 8004a9c:	f04f 0400 	mov.w	r4, #0
 8004aa0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	ea03 0501 	and.w	r5, r3, r1
 8004aac:	ea04 0602 	and.w	r6, r4, r2
 8004ab0:	4629      	mov	r1, r5
 8004ab2:	4632      	mov	r2, r6
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	f04f 0400 	mov.w	r4, #0
 8004abc:	0154      	lsls	r4, r2, #5
 8004abe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004ac2:	014b      	lsls	r3, r1, #5
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	4622      	mov	r2, r4
 8004ac8:	1b49      	subs	r1, r1, r5
 8004aca:	eb62 0206 	sbc.w	r2, r2, r6
 8004ace:	f04f 0300 	mov.w	r3, #0
 8004ad2:	f04f 0400 	mov.w	r4, #0
 8004ad6:	0194      	lsls	r4, r2, #6
 8004ad8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004adc:	018b      	lsls	r3, r1, #6
 8004ade:	1a5b      	subs	r3, r3, r1
 8004ae0:	eb64 0402 	sbc.w	r4, r4, r2
 8004ae4:	f04f 0100 	mov.w	r1, #0
 8004ae8:	f04f 0200 	mov.w	r2, #0
 8004aec:	00e2      	lsls	r2, r4, #3
 8004aee:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004af2:	00d9      	lsls	r1, r3, #3
 8004af4:	460b      	mov	r3, r1
 8004af6:	4614      	mov	r4, r2
 8004af8:	195b      	adds	r3, r3, r5
 8004afa:	eb44 0406 	adc.w	r4, r4, r6
 8004afe:	f04f 0100 	mov.w	r1, #0
 8004b02:	f04f 0200 	mov.w	r2, #0
 8004b06:	0262      	lsls	r2, r4, #9
 8004b08:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004b0c:	0259      	lsls	r1, r3, #9
 8004b0e:	460b      	mov	r3, r1
 8004b10:	4614      	mov	r4, r2
 8004b12:	4618      	mov	r0, r3
 8004b14:	4621      	mov	r1, r4
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f04f 0400 	mov.w	r4, #0
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	4623      	mov	r3, r4
 8004b20:	f7fc f89a 	bl	8000c58 <__aeabi_uldivmod>
 8004b24:	4603      	mov	r3, r0
 8004b26:	460c      	mov	r4, r1
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	e049      	b.n	8004bc0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b2c:	4b2f      	ldr	r3, [pc, #188]	; (8004bec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	099b      	lsrs	r3, r3, #6
 8004b32:	f04f 0400 	mov.w	r4, #0
 8004b36:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004b3a:	f04f 0200 	mov.w	r2, #0
 8004b3e:	ea03 0501 	and.w	r5, r3, r1
 8004b42:	ea04 0602 	and.w	r6, r4, r2
 8004b46:	4629      	mov	r1, r5
 8004b48:	4632      	mov	r2, r6
 8004b4a:	f04f 0300 	mov.w	r3, #0
 8004b4e:	f04f 0400 	mov.w	r4, #0
 8004b52:	0154      	lsls	r4, r2, #5
 8004b54:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004b58:	014b      	lsls	r3, r1, #5
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	4622      	mov	r2, r4
 8004b5e:	1b49      	subs	r1, r1, r5
 8004b60:	eb62 0206 	sbc.w	r2, r2, r6
 8004b64:	f04f 0300 	mov.w	r3, #0
 8004b68:	f04f 0400 	mov.w	r4, #0
 8004b6c:	0194      	lsls	r4, r2, #6
 8004b6e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004b72:	018b      	lsls	r3, r1, #6
 8004b74:	1a5b      	subs	r3, r3, r1
 8004b76:	eb64 0402 	sbc.w	r4, r4, r2
 8004b7a:	f04f 0100 	mov.w	r1, #0
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	00e2      	lsls	r2, r4, #3
 8004b84:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004b88:	00d9      	lsls	r1, r3, #3
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	4614      	mov	r4, r2
 8004b8e:	195b      	adds	r3, r3, r5
 8004b90:	eb44 0406 	adc.w	r4, r4, r6
 8004b94:	f04f 0100 	mov.w	r1, #0
 8004b98:	f04f 0200 	mov.w	r2, #0
 8004b9c:	02a2      	lsls	r2, r4, #10
 8004b9e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004ba2:	0299      	lsls	r1, r3, #10
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	4614      	mov	r4, r2
 8004ba8:	4618      	mov	r0, r3
 8004baa:	4621      	mov	r1, r4
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f04f 0400 	mov.w	r4, #0
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	4623      	mov	r3, r4
 8004bb6:	f7fc f84f 	bl	8000c58 <__aeabi_uldivmod>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	460c      	mov	r4, r1
 8004bbe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004bc0:	4b0a      	ldr	r3, [pc, #40]	; (8004bec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	0c1b      	lsrs	r3, r3, #16
 8004bc6:	f003 0303 	and.w	r3, r3, #3
 8004bca:	3301      	adds	r3, #1
 8004bcc:	005b      	lsls	r3, r3, #1
 8004bce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd8:	60bb      	str	r3, [r7, #8]
      break;
 8004bda:	e002      	b.n	8004be2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bdc:	4b04      	ldr	r3, [pc, #16]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004bde:	60bb      	str	r3, [r7, #8]
      break;
 8004be0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004be2:	68bb      	ldr	r3, [r7, #8]
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3714      	adds	r7, #20
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bec:	40023800 	.word	0x40023800
 8004bf0:	00f42400 	.word	0x00f42400
 8004bf4:	007a1200 	.word	0x007a1200

08004bf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bfc:	4b03      	ldr	r3, [pc, #12]	; (8004c0c <HAL_RCC_GetHCLKFreq+0x14>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	20000000 	.word	0x20000000

08004c10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c14:	f7ff fff0 	bl	8004bf8 <HAL_RCC_GetHCLKFreq>
 8004c18:	4601      	mov	r1, r0
 8004c1a:	4b05      	ldr	r3, [pc, #20]	; (8004c30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	0a9b      	lsrs	r3, r3, #10
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	4a03      	ldr	r2, [pc, #12]	; (8004c34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c26:	5cd3      	ldrb	r3, [r2, r3]
 8004c28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40023800 	.word	0x40023800
 8004c34:	0800c038 	.word	0x0800c038

08004c38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c3c:	f7ff ffdc 	bl	8004bf8 <HAL_RCC_GetHCLKFreq>
 8004c40:	4601      	mov	r1, r0
 8004c42:	4b05      	ldr	r3, [pc, #20]	; (8004c58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	0b5b      	lsrs	r3, r3, #13
 8004c48:	f003 0307 	and.w	r3, r3, #7
 8004c4c:	4a03      	ldr	r2, [pc, #12]	; (8004c5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c4e:	5cd3      	ldrb	r3, [r2, r3]
 8004c50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	0800c038 	.word	0x0800c038

08004c60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e056      	b.n	8004d20 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d106      	bne.n	8004c92 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f7fc fda1 	bl	80017d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2202      	movs	r2, #2
 8004c96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ca8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685a      	ldr	r2, [r3, #4]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	431a      	orrs	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	431a      	orrs	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	69db      	ldr	r3, [r3, #28]
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	ea42 0103 	orr.w	r1, r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	0c1b      	lsrs	r3, r3, #16
 8004cf0:	f003 0104 	and.w	r1, r3, #4
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	69da      	ldr	r2, [r3, #28]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d0e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3708      	adds	r7, #8
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b088      	sub	sp, #32
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	603b      	str	r3, [r7, #0]
 8004d34:	4613      	mov	r3, r2
 8004d36:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d101      	bne.n	8004d4a <HAL_SPI_Transmit+0x22>
 8004d46:	2302      	movs	r3, #2
 8004d48:	e11e      	b.n	8004f88 <HAL_SPI_Transmit+0x260>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d52:	f7fd fae7 	bl	8002324 <HAL_GetTick>
 8004d56:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004d58:	88fb      	ldrh	r3, [r7, #6]
 8004d5a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d002      	beq.n	8004d6e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004d68:	2302      	movs	r3, #2
 8004d6a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d6c:	e103      	b.n	8004f76 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d002      	beq.n	8004d7a <HAL_SPI_Transmit+0x52>
 8004d74:	88fb      	ldrh	r3, [r7, #6]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d102      	bne.n	8004d80 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d7e:	e0fa      	b.n	8004f76 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2203      	movs	r2, #3
 8004d84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	88fa      	ldrh	r2, [r7, #6]
 8004d98:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	88fa      	ldrh	r2, [r7, #6]
 8004d9e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dc6:	d107      	bne.n	8004dd8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dd6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004de2:	2b40      	cmp	r3, #64	; 0x40
 8004de4:	d007      	beq.n	8004df6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004df4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dfe:	d14b      	bne.n	8004e98 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d002      	beq.n	8004e0e <HAL_SPI_Transmit+0xe6>
 8004e08:	8afb      	ldrh	r3, [r7, #22]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d13e      	bne.n	8004e8c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e12:	881a      	ldrh	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1e:	1c9a      	adds	r2, r3, #2
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e32:	e02b      	b.n	8004e8c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d112      	bne.n	8004e68 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e46:	881a      	ldrh	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e52:	1c9a      	adds	r2, r3, #2
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e66:	e011      	b.n	8004e8c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e68:	f7fd fa5c 	bl	8002324 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	683a      	ldr	r2, [r7, #0]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d803      	bhi.n	8004e80 <HAL_SPI_Transmit+0x158>
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e7e:	d102      	bne.n	8004e86 <HAL_SPI_Transmit+0x15e>
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d102      	bne.n	8004e8c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004e86:	2303      	movs	r3, #3
 8004e88:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e8a:	e074      	b.n	8004f76 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1ce      	bne.n	8004e34 <HAL_SPI_Transmit+0x10c>
 8004e96:	e04c      	b.n	8004f32 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d002      	beq.n	8004ea6 <HAL_SPI_Transmit+0x17e>
 8004ea0:	8afb      	ldrh	r3, [r7, #22]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d140      	bne.n	8004f28 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	330c      	adds	r3, #12
 8004eb0:	7812      	ldrb	r2, [r2, #0]
 8004eb2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004ecc:	e02c      	b.n	8004f28 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d113      	bne.n	8004f04 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	330c      	adds	r3, #12
 8004ee6:	7812      	ldrb	r2, [r2, #0]
 8004ee8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eee:	1c5a      	adds	r2, r3, #1
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	3b01      	subs	r3, #1
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	86da      	strh	r2, [r3, #54]	; 0x36
 8004f02:	e011      	b.n	8004f28 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f04:	f7fd fa0e 	bl	8002324 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	683a      	ldr	r2, [r7, #0]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d803      	bhi.n	8004f1c <HAL_SPI_Transmit+0x1f4>
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f1a:	d102      	bne.n	8004f22 <HAL_SPI_Transmit+0x1fa>
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d102      	bne.n	8004f28 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f26:	e026      	b.n	8004f76 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1cd      	bne.n	8004ece <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f32:	69ba      	ldr	r2, [r7, #24]
 8004f34:	6839      	ldr	r1, [r7, #0]
 8004f36:	68f8      	ldr	r0, [r7, #12]
 8004f38:	f000 fba4 	bl	8005684 <SPI_EndRxTxTransaction>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d002      	beq.n	8004f48 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2220      	movs	r2, #32
 8004f46:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d10a      	bne.n	8004f66 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f50:	2300      	movs	r3, #0
 8004f52:	613b      	str	r3, [r7, #16]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	613b      	str	r3, [r7, #16]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	613b      	str	r3, [r7, #16]
 8004f64:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d002      	beq.n	8004f74 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	77fb      	strb	r3, [r7, #31]
 8004f72:	e000      	b.n	8004f76 <HAL_SPI_Transmit+0x24e>
  }

error:
 8004f74:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f86:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3720      	adds	r7, #32
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b088      	sub	sp, #32
 8004f94:	af02      	add	r7, sp, #8
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	603b      	str	r3, [r7, #0]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fac:	d112      	bne.n	8004fd4 <HAL_SPI_Receive+0x44>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10e      	bne.n	8004fd4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2204      	movs	r2, #4
 8004fba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004fbe:	88fa      	ldrh	r2, [r7, #6]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	9300      	str	r3, [sp, #0]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	68ba      	ldr	r2, [r7, #8]
 8004fc8:	68b9      	ldr	r1, [r7, #8]
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 f8e9 	bl	80051a2 <HAL_SPI_TransmitReceive>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	e0e2      	b.n	800519a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d101      	bne.n	8004fe2 <HAL_SPI_Receive+0x52>
 8004fde:	2302      	movs	r3, #2
 8004fe0:	e0db      	b.n	800519a <HAL_SPI_Receive+0x20a>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fea:	f7fd f99b 	bl	8002324 <HAL_GetTick>
 8004fee:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d002      	beq.n	8005002 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005000:	e0c2      	b.n	8005188 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d002      	beq.n	800500e <HAL_SPI_Receive+0x7e>
 8005008:	88fb      	ldrh	r3, [r7, #6]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d102      	bne.n	8005014 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005012:	e0b9      	b.n	8005188 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2204      	movs	r2, #4
 8005018:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	68ba      	ldr	r2, [r7, #8]
 8005026:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	88fa      	ldrh	r2, [r7, #6]
 800502c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	88fa      	ldrh	r2, [r7, #6]
 8005032:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800505a:	d107      	bne.n	800506c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800506a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005076:	2b40      	cmp	r3, #64	; 0x40
 8005078:	d007      	beq.n	800508a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005088:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d162      	bne.n	8005158 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005092:	e02e      	b.n	80050f2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f003 0301 	and.w	r3, r3, #1
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d115      	bne.n	80050ce <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f103 020c 	add.w	r2, r3, #12
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ae:	7812      	ldrb	r2, [r2, #0]
 80050b0:	b2d2      	uxtb	r2, r2
 80050b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	3b01      	subs	r3, #1
 80050c6:	b29a      	uxth	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050cc:	e011      	b.n	80050f2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050ce:	f7fd f929 	bl	8002324 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	683a      	ldr	r2, [r7, #0]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d803      	bhi.n	80050e6 <HAL_SPI_Receive+0x156>
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e4:	d102      	bne.n	80050ec <HAL_SPI_Receive+0x15c>
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d102      	bne.n	80050f2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	75fb      	strb	r3, [r7, #23]
          goto error;
 80050f0:	e04a      	b.n	8005188 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1cb      	bne.n	8005094 <HAL_SPI_Receive+0x104>
 80050fc:	e031      	b.n	8005162 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f003 0301 	and.w	r3, r3, #1
 8005108:	2b01      	cmp	r3, #1
 800510a:	d113      	bne.n	8005134 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68da      	ldr	r2, [r3, #12]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005116:	b292      	uxth	r2, r2
 8005118:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511e:	1c9a      	adds	r2, r3, #2
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005128:	b29b      	uxth	r3, r3
 800512a:	3b01      	subs	r3, #1
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005132:	e011      	b.n	8005158 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005134:	f7fd f8f6 	bl	8002324 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	429a      	cmp	r2, r3
 8005142:	d803      	bhi.n	800514c <HAL_SPI_Receive+0x1bc>
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514a:	d102      	bne.n	8005152 <HAL_SPI_Receive+0x1c2>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d102      	bne.n	8005158 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005156:	e017      	b.n	8005188 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800515c:	b29b      	uxth	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1cd      	bne.n	80050fe <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	6839      	ldr	r1, [r7, #0]
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f000 fa27 	bl	80055ba <SPI_EndRxTransaction>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d002      	beq.n	8005178 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2220      	movs	r2, #32
 8005176:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800517c:	2b00      	cmp	r3, #0
 800517e:	d002      	beq.n	8005186 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	75fb      	strb	r3, [r7, #23]
 8005184:	e000      	b.n	8005188 <HAL_SPI_Receive+0x1f8>
  }

error :
 8005186:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005198:	7dfb      	ldrb	r3, [r7, #23]
}
 800519a:	4618      	mov	r0, r3
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b08c      	sub	sp, #48	; 0x30
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	60f8      	str	r0, [r7, #12]
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	607a      	str	r2, [r7, #4]
 80051ae:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80051b0:	2301      	movs	r3, #1
 80051b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80051b4:	2300      	movs	r3, #0
 80051b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d101      	bne.n	80051c8 <HAL_SPI_TransmitReceive+0x26>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e18a      	b.n	80054de <HAL_SPI_TransmitReceive+0x33c>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051d0:	f7fd f8a8 	bl	8002324 <HAL_GetTick>
 80051d4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80051e6:	887b      	ldrh	r3, [r7, #2]
 80051e8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80051ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d00f      	beq.n	8005212 <HAL_SPI_TransmitReceive+0x70>
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051f8:	d107      	bne.n	800520a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d103      	bne.n	800520a <HAL_SPI_TransmitReceive+0x68>
 8005202:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005206:	2b04      	cmp	r3, #4
 8005208:	d003      	beq.n	8005212 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800520a:	2302      	movs	r3, #2
 800520c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005210:	e15b      	b.n	80054ca <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d005      	beq.n	8005224 <HAL_SPI_TransmitReceive+0x82>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <HAL_SPI_TransmitReceive+0x82>
 800521e:	887b      	ldrh	r3, [r7, #2]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d103      	bne.n	800522c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800522a:	e14e      	b.n	80054ca <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b04      	cmp	r3, #4
 8005236:	d003      	beq.n	8005240 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2205      	movs	r2, #5
 800523c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	887a      	ldrh	r2, [r7, #2]
 8005250:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	887a      	ldrh	r2, [r7, #2]
 8005256:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	887a      	ldrh	r2, [r7, #2]
 8005262:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	887a      	ldrh	r2, [r7, #2]
 8005268:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005280:	2b40      	cmp	r3, #64	; 0x40
 8005282:	d007      	beq.n	8005294 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005292:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800529c:	d178      	bne.n	8005390 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d002      	beq.n	80052ac <HAL_SPI_TransmitReceive+0x10a>
 80052a6:	8b7b      	ldrh	r3, [r7, #26]
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d166      	bne.n	800537a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b0:	881a      	ldrh	r2, [r3, #0]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052bc:	1c9a      	adds	r2, r3, #2
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	3b01      	subs	r3, #1
 80052ca:	b29a      	uxth	r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052d0:	e053      	b.n	800537a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d11b      	bne.n	8005318 <HAL_SPI_TransmitReceive+0x176>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d016      	beq.n	8005318 <HAL_SPI_TransmitReceive+0x176>
 80052ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d113      	bne.n	8005318 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f4:	881a      	ldrh	r2, [r3, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005300:	1c9a      	adds	r2, r3, #2
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800530a:	b29b      	uxth	r3, r3
 800530c:	3b01      	subs	r3, #1
 800530e:	b29a      	uxth	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005314:	2300      	movs	r3, #0
 8005316:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b01      	cmp	r3, #1
 8005324:	d119      	bne.n	800535a <HAL_SPI_TransmitReceive+0x1b8>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800532a:	b29b      	uxth	r3, r3
 800532c:	2b00      	cmp	r3, #0
 800532e:	d014      	beq.n	800535a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800533a:	b292      	uxth	r2, r2
 800533c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005342:	1c9a      	adds	r2, r3, #2
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800534c:	b29b      	uxth	r3, r3
 800534e:	3b01      	subs	r3, #1
 8005350:	b29a      	uxth	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005356:	2301      	movs	r3, #1
 8005358:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800535a:	f7fc ffe3 	bl	8002324 <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005366:	429a      	cmp	r2, r3
 8005368:	d807      	bhi.n	800537a <HAL_SPI_TransmitReceive+0x1d8>
 800536a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005370:	d003      	beq.n	800537a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005378:	e0a7      	b.n	80054ca <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800537e:	b29b      	uxth	r3, r3
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1a6      	bne.n	80052d2 <HAL_SPI_TransmitReceive+0x130>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005388:	b29b      	uxth	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1a1      	bne.n	80052d2 <HAL_SPI_TransmitReceive+0x130>
 800538e:	e07c      	b.n	800548a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d002      	beq.n	800539e <HAL_SPI_TransmitReceive+0x1fc>
 8005398:	8b7b      	ldrh	r3, [r7, #26]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d16b      	bne.n	8005476 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	330c      	adds	r3, #12
 80053a8:	7812      	ldrb	r2, [r2, #0]
 80053aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b0:	1c5a      	adds	r2, r3, #1
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	3b01      	subs	r3, #1
 80053be:	b29a      	uxth	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053c4:	e057      	b.n	8005476 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f003 0302 	and.w	r3, r3, #2
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d11c      	bne.n	800540e <HAL_SPI_TransmitReceive+0x26c>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053d8:	b29b      	uxth	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d017      	beq.n	800540e <HAL_SPI_TransmitReceive+0x26c>
 80053de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d114      	bne.n	800540e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	330c      	adds	r3, #12
 80053ee:	7812      	ldrb	r2, [r2, #0]
 80053f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f6:	1c5a      	adds	r2, r3, #1
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005400:	b29b      	uxth	r3, r3
 8005402:	3b01      	subs	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800540a:	2300      	movs	r3, #0
 800540c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f003 0301 	and.w	r3, r3, #1
 8005418:	2b01      	cmp	r3, #1
 800541a:	d119      	bne.n	8005450 <HAL_SPI_TransmitReceive+0x2ae>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005420:	b29b      	uxth	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d014      	beq.n	8005450 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68da      	ldr	r2, [r3, #12]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005430:	b2d2      	uxtb	r2, r2
 8005432:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005442:	b29b      	uxth	r3, r3
 8005444:	3b01      	subs	r3, #1
 8005446:	b29a      	uxth	r2, r3
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800544c:	2301      	movs	r3, #1
 800544e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005450:	f7fc ff68 	bl	8002324 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800545c:	429a      	cmp	r2, r3
 800545e:	d803      	bhi.n	8005468 <HAL_SPI_TransmitReceive+0x2c6>
 8005460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005466:	d102      	bne.n	800546e <HAL_SPI_TransmitReceive+0x2cc>
 8005468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800546a:	2b00      	cmp	r3, #0
 800546c:	d103      	bne.n	8005476 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005474:	e029      	b.n	80054ca <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800547a:	b29b      	uxth	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1a2      	bne.n	80053c6 <HAL_SPI_TransmitReceive+0x224>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005484:	b29b      	uxth	r3, r3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d19d      	bne.n	80053c6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800548a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800548c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f000 f8f8 	bl	8005684 <SPI_EndRxTxTransaction>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d006      	beq.n	80054a8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2220      	movs	r2, #32
 80054a4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80054a6:	e010      	b.n	80054ca <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d10b      	bne.n	80054c8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054b0:	2300      	movs	r3, #0
 80054b2:	617b      	str	r3, [r7, #20]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	617b      	str	r3, [r7, #20]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	617b      	str	r3, [r7, #20]
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	e000      	b.n	80054ca <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80054c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80054da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3730      	adds	r7, #48	; 0x30
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b084      	sub	sp, #16
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	603b      	str	r3, [r7, #0]
 80054f2:	4613      	mov	r3, r2
 80054f4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054f6:	e04c      	b.n	8005592 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054fe:	d048      	beq.n	8005592 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005500:	f7fc ff10 	bl	8002324 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	429a      	cmp	r2, r3
 800550e:	d902      	bls.n	8005516 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d13d      	bne.n	8005592 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005524:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800552e:	d111      	bne.n	8005554 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005538:	d004      	beq.n	8005544 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005542:	d107      	bne.n	8005554 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005552:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005558:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800555c:	d10f      	bne.n	800557e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800556c:	601a      	str	r2, [r3, #0]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800557c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2201      	movs	r2, #1
 8005582:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e00f      	b.n	80055b2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689a      	ldr	r2, [r3, #8]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	4013      	ands	r3, r2
 800559c:	68ba      	ldr	r2, [r7, #8]
 800559e:	429a      	cmp	r2, r3
 80055a0:	bf0c      	ite	eq
 80055a2:	2301      	moveq	r3, #1
 80055a4:	2300      	movne	r3, #0
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	461a      	mov	r2, r3
 80055aa:	79fb      	ldrb	r3, [r7, #7]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d1a3      	bne.n	80054f8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b086      	sub	sp, #24
 80055be:	af02      	add	r7, sp, #8
 80055c0:	60f8      	str	r0, [r7, #12]
 80055c2:	60b9      	str	r1, [r7, #8]
 80055c4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055ce:	d111      	bne.n	80055f4 <SPI_EndRxTransaction+0x3a>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055d8:	d004      	beq.n	80055e4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055e2:	d107      	bne.n	80055f4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055f2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055fc:	d12a      	bne.n	8005654 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005606:	d012      	beq.n	800562e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	2200      	movs	r2, #0
 8005610:	2180      	movs	r1, #128	; 0x80
 8005612:	68f8      	ldr	r0, [r7, #12]
 8005614:	f7ff ff67 	bl	80054e6 <SPI_WaitFlagStateUntilTimeout>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d02d      	beq.n	800567a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005622:	f043 0220 	orr.w	r2, r3, #32
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e026      	b.n	800567c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	9300      	str	r3, [sp, #0]
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	2200      	movs	r2, #0
 8005636:	2101      	movs	r1, #1
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f7ff ff54 	bl	80054e6 <SPI_WaitFlagStateUntilTimeout>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d01a      	beq.n	800567a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005648:	f043 0220 	orr.w	r2, r3, #32
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e013      	b.n	800567c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	2200      	movs	r2, #0
 800565c:	2101      	movs	r1, #1
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f7ff ff41 	bl	80054e6 <SPI_WaitFlagStateUntilTimeout>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d007      	beq.n	800567a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800566e:	f043 0220 	orr.w	r2, r3, #32
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e000      	b.n	800567c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3710      	adds	r7, #16
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b088      	sub	sp, #32
 8005688:	af02      	add	r7, sp, #8
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005690:	4b1b      	ldr	r3, [pc, #108]	; (8005700 <SPI_EndRxTxTransaction+0x7c>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a1b      	ldr	r2, [pc, #108]	; (8005704 <SPI_EndRxTxTransaction+0x80>)
 8005696:	fba2 2303 	umull	r2, r3, r2, r3
 800569a:	0d5b      	lsrs	r3, r3, #21
 800569c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80056a0:	fb02 f303 	mul.w	r3, r2, r3
 80056a4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056ae:	d112      	bne.n	80056d6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	9300      	str	r3, [sp, #0]
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	2200      	movs	r2, #0
 80056b8:	2180      	movs	r1, #128	; 0x80
 80056ba:	68f8      	ldr	r0, [r7, #12]
 80056bc:	f7ff ff13 	bl	80054e6 <SPI_WaitFlagStateUntilTimeout>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d016      	beq.n	80056f4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ca:	f043 0220 	orr.w	r2, r3, #32
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e00f      	b.n	80056f6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d00a      	beq.n	80056f2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	3b01      	subs	r3, #1
 80056e0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056ec:	2b80      	cmp	r3, #128	; 0x80
 80056ee:	d0f2      	beq.n	80056d6 <SPI_EndRxTxTransaction+0x52>
 80056f0:	e000      	b.n	80056f4 <SPI_EndRxTxTransaction+0x70>
        break;
 80056f2:	bf00      	nop
  }

  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3718      	adds	r7, #24
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	20000000 	.word	0x20000000
 8005704:	165e9f81 	.word	0x165e9f81

08005708 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e01d      	b.n	8005756 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d106      	bne.n	8005734 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f7fc f898 	bl	8001864 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2202      	movs	r2, #2
 8005738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	3304      	adds	r3, #4
 8005744:	4619      	mov	r1, r3
 8005746:	4610      	mov	r0, r2
 8005748:	f000 f8d0 	bl	80058ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3708      	adds	r7, #8
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
	...

08005760 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005772:	2b01      	cmp	r3, #1
 8005774:	d101      	bne.n	800577a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005776:	2302      	movs	r3, #2
 8005778:	e0b4      	b.n	80058e4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2202      	movs	r2, #2
 8005786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b0c      	cmp	r3, #12
 800578e:	f200 809f 	bhi.w	80058d0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005792:	a201      	add	r2, pc, #4	; (adr r2, 8005798 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005798:	080057cd 	.word	0x080057cd
 800579c:	080058d1 	.word	0x080058d1
 80057a0:	080058d1 	.word	0x080058d1
 80057a4:	080058d1 	.word	0x080058d1
 80057a8:	0800580d 	.word	0x0800580d
 80057ac:	080058d1 	.word	0x080058d1
 80057b0:	080058d1 	.word	0x080058d1
 80057b4:	080058d1 	.word	0x080058d1
 80057b8:	0800584f 	.word	0x0800584f
 80057bc:	080058d1 	.word	0x080058d1
 80057c0:	080058d1 	.word	0x080058d1
 80057c4:	080058d1 	.word	0x080058d1
 80057c8:	0800588f 	.word	0x0800588f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68b9      	ldr	r1, [r7, #8]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f000 f90a 	bl	80059ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	699a      	ldr	r2, [r3, #24]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f042 0208 	orr.w	r2, r2, #8
 80057e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	699a      	ldr	r2, [r3, #24]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f022 0204 	bic.w	r2, r2, #4
 80057f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6999      	ldr	r1, [r3, #24]
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	691a      	ldr	r2, [r3, #16]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	619a      	str	r2, [r3, #24]
      break;
 800580a:	e062      	b.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68b9      	ldr	r1, [r7, #8]
 8005812:	4618      	mov	r0, r3
 8005814:	f000 f950 	bl	8005ab8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	699a      	ldr	r2, [r3, #24]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005826:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	699a      	ldr	r2, [r3, #24]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005836:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6999      	ldr	r1, [r3, #24]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	021a      	lsls	r2, r3, #8
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	619a      	str	r2, [r3, #24]
      break;
 800584c:	e041      	b.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68b9      	ldr	r1, [r7, #8]
 8005854:	4618      	mov	r0, r3
 8005856:	f000 f99b 	bl	8005b90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	69da      	ldr	r2, [r3, #28]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f042 0208 	orr.w	r2, r2, #8
 8005868:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	69da      	ldr	r2, [r3, #28]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f022 0204 	bic.w	r2, r2, #4
 8005878:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	69d9      	ldr	r1, [r3, #28]
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	691a      	ldr	r2, [r3, #16]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	430a      	orrs	r2, r1
 800588a:	61da      	str	r2, [r3, #28]
      break;
 800588c:	e021      	b.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68b9      	ldr	r1, [r7, #8]
 8005894:	4618      	mov	r0, r3
 8005896:	f000 f9e5 	bl	8005c64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	69da      	ldr	r2, [r3, #28]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	69da      	ldr	r2, [r3, #28]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	69d9      	ldr	r1, [r3, #28]
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	021a      	lsls	r2, r3, #8
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	61da      	str	r2, [r3, #28]
      break;
 80058ce:	e000      	b.n	80058d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80058d0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b085      	sub	sp, #20
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a34      	ldr	r2, [pc, #208]	; (80059d0 <TIM_Base_SetConfig+0xe4>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d00f      	beq.n	8005924 <TIM_Base_SetConfig+0x38>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800590a:	d00b      	beq.n	8005924 <TIM_Base_SetConfig+0x38>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a31      	ldr	r2, [pc, #196]	; (80059d4 <TIM_Base_SetConfig+0xe8>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d007      	beq.n	8005924 <TIM_Base_SetConfig+0x38>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a30      	ldr	r2, [pc, #192]	; (80059d8 <TIM_Base_SetConfig+0xec>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d003      	beq.n	8005924 <TIM_Base_SetConfig+0x38>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a2f      	ldr	r2, [pc, #188]	; (80059dc <TIM_Base_SetConfig+0xf0>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d108      	bne.n	8005936 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800592a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	4313      	orrs	r3, r2
 8005934:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a25      	ldr	r2, [pc, #148]	; (80059d0 <TIM_Base_SetConfig+0xe4>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d01b      	beq.n	8005976 <TIM_Base_SetConfig+0x8a>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005944:	d017      	beq.n	8005976 <TIM_Base_SetConfig+0x8a>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a22      	ldr	r2, [pc, #136]	; (80059d4 <TIM_Base_SetConfig+0xe8>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d013      	beq.n	8005976 <TIM_Base_SetConfig+0x8a>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a21      	ldr	r2, [pc, #132]	; (80059d8 <TIM_Base_SetConfig+0xec>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d00f      	beq.n	8005976 <TIM_Base_SetConfig+0x8a>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a20      	ldr	r2, [pc, #128]	; (80059dc <TIM_Base_SetConfig+0xf0>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d00b      	beq.n	8005976 <TIM_Base_SetConfig+0x8a>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a1f      	ldr	r2, [pc, #124]	; (80059e0 <TIM_Base_SetConfig+0xf4>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d007      	beq.n	8005976 <TIM_Base_SetConfig+0x8a>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a1e      	ldr	r2, [pc, #120]	; (80059e4 <TIM_Base_SetConfig+0xf8>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d003      	beq.n	8005976 <TIM_Base_SetConfig+0x8a>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a1d      	ldr	r2, [pc, #116]	; (80059e8 <TIM_Base_SetConfig+0xfc>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d108      	bne.n	8005988 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800597c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	4313      	orrs	r3, r2
 8005986:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	695b      	ldr	r3, [r3, #20]
 8005992:	4313      	orrs	r3, r2
 8005994:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	689a      	ldr	r2, [r3, #8]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a08      	ldr	r2, [pc, #32]	; (80059d0 <TIM_Base_SetConfig+0xe4>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d103      	bne.n	80059bc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	691a      	ldr	r2, [r3, #16]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	615a      	str	r2, [r3, #20]
}
 80059c2:	bf00      	nop
 80059c4:	3714      	adds	r7, #20
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	40010000 	.word	0x40010000
 80059d4:	40000400 	.word	0x40000400
 80059d8:	40000800 	.word	0x40000800
 80059dc:	40000c00 	.word	0x40000c00
 80059e0:	40014000 	.word	0x40014000
 80059e4:	40014400 	.word	0x40014400
 80059e8:	40014800 	.word	0x40014800

080059ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b087      	sub	sp, #28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	f023 0201 	bic.w	r2, r3, #1
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a1b      	ldr	r3, [r3, #32]
 8005a06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f023 0303 	bic.w	r3, r3, #3
 8005a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f023 0302 	bic.w	r3, r3, #2
 8005a34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a1c      	ldr	r2, [pc, #112]	; (8005ab4 <TIM_OC1_SetConfig+0xc8>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d10c      	bne.n	8005a62 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	f023 0308 	bic.w	r3, r3, #8
 8005a4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	697a      	ldr	r2, [r7, #20]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	f023 0304 	bic.w	r3, r3, #4
 8005a60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a13      	ldr	r2, [pc, #76]	; (8005ab4 <TIM_OC1_SetConfig+0xc8>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d111      	bne.n	8005a8e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	693a      	ldr	r2, [r7, #16]
 8005a92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	697a      	ldr	r2, [r7, #20]
 8005aa6:	621a      	str	r2, [r3, #32]
}
 8005aa8:	bf00      	nop
 8005aaa:	371c      	adds	r7, #28
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr
 8005ab4:	40010000 	.word	0x40010000

08005ab8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b087      	sub	sp, #28
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a1b      	ldr	r3, [r3, #32]
 8005ac6:	f023 0210 	bic.w	r2, r3, #16
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	699b      	ldr	r3, [r3, #24]
 8005ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	021b      	lsls	r3, r3, #8
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	f023 0320 	bic.w	r3, r3, #32
 8005b02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	011b      	lsls	r3, r3, #4
 8005b0a:	697a      	ldr	r2, [r7, #20]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a1e      	ldr	r2, [pc, #120]	; (8005b8c <TIM_OC2_SetConfig+0xd4>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d10d      	bne.n	8005b34 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	011b      	lsls	r3, r3, #4
 8005b26:	697a      	ldr	r2, [r7, #20]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b32:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a15      	ldr	r2, [pc, #84]	; (8005b8c <TIM_OC2_SetConfig+0xd4>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d113      	bne.n	8005b64 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	693a      	ldr	r2, [r7, #16]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	693a      	ldr	r2, [r7, #16]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	685a      	ldr	r2, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	697a      	ldr	r2, [r7, #20]
 8005b7c:	621a      	str	r2, [r3, #32]
}
 8005b7e:	bf00      	nop
 8005b80:	371c      	adds	r7, #28
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr
 8005b8a:	bf00      	nop
 8005b8c:	40010000 	.word	0x40010000

08005b90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b087      	sub	sp, #28
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a1b      	ldr	r3, [r3, #32]
 8005baa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f023 0303 	bic.w	r3, r3, #3
 8005bc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	021b      	lsls	r3, r3, #8
 8005be0:	697a      	ldr	r2, [r7, #20]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a1d      	ldr	r2, [pc, #116]	; (8005c60 <TIM_OC3_SetConfig+0xd0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d10d      	bne.n	8005c0a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	021b      	lsls	r3, r3, #8
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a14      	ldr	r2, [pc, #80]	; (8005c60 <TIM_OC3_SetConfig+0xd0>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d113      	bne.n	8005c3a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	011b      	lsls	r3, r3, #4
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	011b      	lsls	r3, r3, #4
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	621a      	str	r2, [r3, #32]
}
 8005c54:	bf00      	nop
 8005c56:	371c      	adds	r7, #28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr
 8005c60:	40010000 	.word	0x40010000

08005c64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a1b      	ldr	r3, [r3, #32]
 8005c72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a1b      	ldr	r3, [r3, #32]
 8005c7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	69db      	ldr	r3, [r3, #28]
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	021b      	lsls	r3, r3, #8
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	031b      	lsls	r3, r3, #12
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a10      	ldr	r2, [pc, #64]	; (8005d00 <TIM_OC4_SetConfig+0x9c>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d109      	bne.n	8005cd8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005cca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	019b      	lsls	r3, r3, #6
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	685a      	ldr	r2, [r3, #4]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	621a      	str	r2, [r3, #32]
}
 8005cf2:	bf00      	nop
 8005cf4:	371c      	adds	r7, #28
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	40010000 	.word	0x40010000

08005d04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b085      	sub	sp, #20
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d101      	bne.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d18:	2302      	movs	r3, #2
 8005d1a:	e050      	b.n	8005dbe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2202      	movs	r2, #2
 8005d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a1c      	ldr	r2, [pc, #112]	; (8005dcc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d018      	beq.n	8005d92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d68:	d013      	beq.n	8005d92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a18      	ldr	r2, [pc, #96]	; (8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d00e      	beq.n	8005d92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a16      	ldr	r2, [pc, #88]	; (8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d009      	beq.n	8005d92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a15      	ldr	r2, [pc, #84]	; (8005dd8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d004      	beq.n	8005d92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a13      	ldr	r2, [pc, #76]	; (8005ddc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d10c      	bne.n	8005dac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	68ba      	ldr	r2, [r7, #8]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68ba      	ldr	r2, [r7, #8]
 8005daa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	40010000 	.word	0x40010000
 8005dd0:	40000400 	.word	0x40000400
 8005dd4:	40000800 	.word	0x40000800
 8005dd8:	40000c00 	.word	0x40000c00
 8005ddc:	40014000 	.word	0x40014000

08005de0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e03f      	b.n	8005e72 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d106      	bne.n	8005e0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7fb fda4 	bl	8001954 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2224      	movs	r2, #36	; 0x24
 8005e10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	68da      	ldr	r2, [r3, #12]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 f829 	bl	8005e7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	691a      	ldr	r2, [r3, #16]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	695a      	ldr	r2, [r3, #20]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68da      	ldr	r2, [r3, #12]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2220      	movs	r2, #32
 8005e64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
	...

08005e7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e80:	b085      	sub	sp, #20
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	691b      	ldr	r3, [r3, #16]
 8005e8c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	68da      	ldr	r2, [r3, #12]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689a      	ldr	r2, [r3, #8]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	431a      	orrs	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	69db      	ldr	r3, [r3, #28]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005ebe:	f023 030c 	bic.w	r3, r3, #12
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	6812      	ldr	r2, [r2, #0]
 8005ec6:	68f9      	ldr	r1, [r7, #12]
 8005ec8:	430b      	orrs	r3, r1
 8005eca:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	699a      	ldr	r2, [r3, #24]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	69db      	ldr	r3, [r3, #28]
 8005ee6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eea:	f040 818b 	bne.w	8006204 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4ac1      	ldr	r2, [pc, #772]	; (80061f8 <UART_SetConfig+0x37c>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d005      	beq.n	8005f04 <UART_SetConfig+0x88>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4abf      	ldr	r2, [pc, #764]	; (80061fc <UART_SetConfig+0x380>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	f040 80bd 	bne.w	800607e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f04:	f7fe fe98 	bl	8004c38 <HAL_RCC_GetPCLK2Freq>
 8005f08:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	461d      	mov	r5, r3
 8005f0e:	f04f 0600 	mov.w	r6, #0
 8005f12:	46a8      	mov	r8, r5
 8005f14:	46b1      	mov	r9, r6
 8005f16:	eb18 0308 	adds.w	r3, r8, r8
 8005f1a:	eb49 0409 	adc.w	r4, r9, r9
 8005f1e:	4698      	mov	r8, r3
 8005f20:	46a1      	mov	r9, r4
 8005f22:	eb18 0805 	adds.w	r8, r8, r5
 8005f26:	eb49 0906 	adc.w	r9, r9, r6
 8005f2a:	f04f 0100 	mov.w	r1, #0
 8005f2e:	f04f 0200 	mov.w	r2, #0
 8005f32:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005f36:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005f3a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005f3e:	4688      	mov	r8, r1
 8005f40:	4691      	mov	r9, r2
 8005f42:	eb18 0005 	adds.w	r0, r8, r5
 8005f46:	eb49 0106 	adc.w	r1, r9, r6
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	461d      	mov	r5, r3
 8005f50:	f04f 0600 	mov.w	r6, #0
 8005f54:	196b      	adds	r3, r5, r5
 8005f56:	eb46 0406 	adc.w	r4, r6, r6
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	4623      	mov	r3, r4
 8005f5e:	f7fa fe7b 	bl	8000c58 <__aeabi_uldivmod>
 8005f62:	4603      	mov	r3, r0
 8005f64:	460c      	mov	r4, r1
 8005f66:	461a      	mov	r2, r3
 8005f68:	4ba5      	ldr	r3, [pc, #660]	; (8006200 <UART_SetConfig+0x384>)
 8005f6a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f6e:	095b      	lsrs	r3, r3, #5
 8005f70:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	461d      	mov	r5, r3
 8005f78:	f04f 0600 	mov.w	r6, #0
 8005f7c:	46a9      	mov	r9, r5
 8005f7e:	46b2      	mov	sl, r6
 8005f80:	eb19 0309 	adds.w	r3, r9, r9
 8005f84:	eb4a 040a 	adc.w	r4, sl, sl
 8005f88:	4699      	mov	r9, r3
 8005f8a:	46a2      	mov	sl, r4
 8005f8c:	eb19 0905 	adds.w	r9, r9, r5
 8005f90:	eb4a 0a06 	adc.w	sl, sl, r6
 8005f94:	f04f 0100 	mov.w	r1, #0
 8005f98:	f04f 0200 	mov.w	r2, #0
 8005f9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fa0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005fa4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005fa8:	4689      	mov	r9, r1
 8005faa:	4692      	mov	sl, r2
 8005fac:	eb19 0005 	adds.w	r0, r9, r5
 8005fb0:	eb4a 0106 	adc.w	r1, sl, r6
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	461d      	mov	r5, r3
 8005fba:	f04f 0600 	mov.w	r6, #0
 8005fbe:	196b      	adds	r3, r5, r5
 8005fc0:	eb46 0406 	adc.w	r4, r6, r6
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	4623      	mov	r3, r4
 8005fc8:	f7fa fe46 	bl	8000c58 <__aeabi_uldivmod>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	460c      	mov	r4, r1
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	4b8b      	ldr	r3, [pc, #556]	; (8006200 <UART_SetConfig+0x384>)
 8005fd4:	fba3 1302 	umull	r1, r3, r3, r2
 8005fd8:	095b      	lsrs	r3, r3, #5
 8005fda:	2164      	movs	r1, #100	; 0x64
 8005fdc:	fb01 f303 	mul.w	r3, r1, r3
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	00db      	lsls	r3, r3, #3
 8005fe4:	3332      	adds	r3, #50	; 0x32
 8005fe6:	4a86      	ldr	r2, [pc, #536]	; (8006200 <UART_SetConfig+0x384>)
 8005fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fec:	095b      	lsrs	r3, r3, #5
 8005fee:	005b      	lsls	r3, r3, #1
 8005ff0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005ff4:	4498      	add	r8, r3
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	461d      	mov	r5, r3
 8005ffa:	f04f 0600 	mov.w	r6, #0
 8005ffe:	46a9      	mov	r9, r5
 8006000:	46b2      	mov	sl, r6
 8006002:	eb19 0309 	adds.w	r3, r9, r9
 8006006:	eb4a 040a 	adc.w	r4, sl, sl
 800600a:	4699      	mov	r9, r3
 800600c:	46a2      	mov	sl, r4
 800600e:	eb19 0905 	adds.w	r9, r9, r5
 8006012:	eb4a 0a06 	adc.w	sl, sl, r6
 8006016:	f04f 0100 	mov.w	r1, #0
 800601a:	f04f 0200 	mov.w	r2, #0
 800601e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006022:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006026:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800602a:	4689      	mov	r9, r1
 800602c:	4692      	mov	sl, r2
 800602e:	eb19 0005 	adds.w	r0, r9, r5
 8006032:	eb4a 0106 	adc.w	r1, sl, r6
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	461d      	mov	r5, r3
 800603c:	f04f 0600 	mov.w	r6, #0
 8006040:	196b      	adds	r3, r5, r5
 8006042:	eb46 0406 	adc.w	r4, r6, r6
 8006046:	461a      	mov	r2, r3
 8006048:	4623      	mov	r3, r4
 800604a:	f7fa fe05 	bl	8000c58 <__aeabi_uldivmod>
 800604e:	4603      	mov	r3, r0
 8006050:	460c      	mov	r4, r1
 8006052:	461a      	mov	r2, r3
 8006054:	4b6a      	ldr	r3, [pc, #424]	; (8006200 <UART_SetConfig+0x384>)
 8006056:	fba3 1302 	umull	r1, r3, r3, r2
 800605a:	095b      	lsrs	r3, r3, #5
 800605c:	2164      	movs	r1, #100	; 0x64
 800605e:	fb01 f303 	mul.w	r3, r1, r3
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	00db      	lsls	r3, r3, #3
 8006066:	3332      	adds	r3, #50	; 0x32
 8006068:	4a65      	ldr	r2, [pc, #404]	; (8006200 <UART_SetConfig+0x384>)
 800606a:	fba2 2303 	umull	r2, r3, r2, r3
 800606e:	095b      	lsrs	r3, r3, #5
 8006070:	f003 0207 	and.w	r2, r3, #7
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4442      	add	r2, r8
 800607a:	609a      	str	r2, [r3, #8]
 800607c:	e26f      	b.n	800655e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800607e:	f7fe fdc7 	bl	8004c10 <HAL_RCC_GetPCLK1Freq>
 8006082:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	461d      	mov	r5, r3
 8006088:	f04f 0600 	mov.w	r6, #0
 800608c:	46a8      	mov	r8, r5
 800608e:	46b1      	mov	r9, r6
 8006090:	eb18 0308 	adds.w	r3, r8, r8
 8006094:	eb49 0409 	adc.w	r4, r9, r9
 8006098:	4698      	mov	r8, r3
 800609a:	46a1      	mov	r9, r4
 800609c:	eb18 0805 	adds.w	r8, r8, r5
 80060a0:	eb49 0906 	adc.w	r9, r9, r6
 80060a4:	f04f 0100 	mov.w	r1, #0
 80060a8:	f04f 0200 	mov.w	r2, #0
 80060ac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80060b0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80060b4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80060b8:	4688      	mov	r8, r1
 80060ba:	4691      	mov	r9, r2
 80060bc:	eb18 0005 	adds.w	r0, r8, r5
 80060c0:	eb49 0106 	adc.w	r1, r9, r6
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	461d      	mov	r5, r3
 80060ca:	f04f 0600 	mov.w	r6, #0
 80060ce:	196b      	adds	r3, r5, r5
 80060d0:	eb46 0406 	adc.w	r4, r6, r6
 80060d4:	461a      	mov	r2, r3
 80060d6:	4623      	mov	r3, r4
 80060d8:	f7fa fdbe 	bl	8000c58 <__aeabi_uldivmod>
 80060dc:	4603      	mov	r3, r0
 80060de:	460c      	mov	r4, r1
 80060e0:	461a      	mov	r2, r3
 80060e2:	4b47      	ldr	r3, [pc, #284]	; (8006200 <UART_SetConfig+0x384>)
 80060e4:	fba3 2302 	umull	r2, r3, r3, r2
 80060e8:	095b      	lsrs	r3, r3, #5
 80060ea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	461d      	mov	r5, r3
 80060f2:	f04f 0600 	mov.w	r6, #0
 80060f6:	46a9      	mov	r9, r5
 80060f8:	46b2      	mov	sl, r6
 80060fa:	eb19 0309 	adds.w	r3, r9, r9
 80060fe:	eb4a 040a 	adc.w	r4, sl, sl
 8006102:	4699      	mov	r9, r3
 8006104:	46a2      	mov	sl, r4
 8006106:	eb19 0905 	adds.w	r9, r9, r5
 800610a:	eb4a 0a06 	adc.w	sl, sl, r6
 800610e:	f04f 0100 	mov.w	r1, #0
 8006112:	f04f 0200 	mov.w	r2, #0
 8006116:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800611a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800611e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006122:	4689      	mov	r9, r1
 8006124:	4692      	mov	sl, r2
 8006126:	eb19 0005 	adds.w	r0, r9, r5
 800612a:	eb4a 0106 	adc.w	r1, sl, r6
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	461d      	mov	r5, r3
 8006134:	f04f 0600 	mov.w	r6, #0
 8006138:	196b      	adds	r3, r5, r5
 800613a:	eb46 0406 	adc.w	r4, r6, r6
 800613e:	461a      	mov	r2, r3
 8006140:	4623      	mov	r3, r4
 8006142:	f7fa fd89 	bl	8000c58 <__aeabi_uldivmod>
 8006146:	4603      	mov	r3, r0
 8006148:	460c      	mov	r4, r1
 800614a:	461a      	mov	r2, r3
 800614c:	4b2c      	ldr	r3, [pc, #176]	; (8006200 <UART_SetConfig+0x384>)
 800614e:	fba3 1302 	umull	r1, r3, r3, r2
 8006152:	095b      	lsrs	r3, r3, #5
 8006154:	2164      	movs	r1, #100	; 0x64
 8006156:	fb01 f303 	mul.w	r3, r1, r3
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	00db      	lsls	r3, r3, #3
 800615e:	3332      	adds	r3, #50	; 0x32
 8006160:	4a27      	ldr	r2, [pc, #156]	; (8006200 <UART_SetConfig+0x384>)
 8006162:	fba2 2303 	umull	r2, r3, r2, r3
 8006166:	095b      	lsrs	r3, r3, #5
 8006168:	005b      	lsls	r3, r3, #1
 800616a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800616e:	4498      	add	r8, r3
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	461d      	mov	r5, r3
 8006174:	f04f 0600 	mov.w	r6, #0
 8006178:	46a9      	mov	r9, r5
 800617a:	46b2      	mov	sl, r6
 800617c:	eb19 0309 	adds.w	r3, r9, r9
 8006180:	eb4a 040a 	adc.w	r4, sl, sl
 8006184:	4699      	mov	r9, r3
 8006186:	46a2      	mov	sl, r4
 8006188:	eb19 0905 	adds.w	r9, r9, r5
 800618c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006190:	f04f 0100 	mov.w	r1, #0
 8006194:	f04f 0200 	mov.w	r2, #0
 8006198:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800619c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80061a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80061a4:	4689      	mov	r9, r1
 80061a6:	4692      	mov	sl, r2
 80061a8:	eb19 0005 	adds.w	r0, r9, r5
 80061ac:	eb4a 0106 	adc.w	r1, sl, r6
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	461d      	mov	r5, r3
 80061b6:	f04f 0600 	mov.w	r6, #0
 80061ba:	196b      	adds	r3, r5, r5
 80061bc:	eb46 0406 	adc.w	r4, r6, r6
 80061c0:	461a      	mov	r2, r3
 80061c2:	4623      	mov	r3, r4
 80061c4:	f7fa fd48 	bl	8000c58 <__aeabi_uldivmod>
 80061c8:	4603      	mov	r3, r0
 80061ca:	460c      	mov	r4, r1
 80061cc:	461a      	mov	r2, r3
 80061ce:	4b0c      	ldr	r3, [pc, #48]	; (8006200 <UART_SetConfig+0x384>)
 80061d0:	fba3 1302 	umull	r1, r3, r3, r2
 80061d4:	095b      	lsrs	r3, r3, #5
 80061d6:	2164      	movs	r1, #100	; 0x64
 80061d8:	fb01 f303 	mul.w	r3, r1, r3
 80061dc:	1ad3      	subs	r3, r2, r3
 80061de:	00db      	lsls	r3, r3, #3
 80061e0:	3332      	adds	r3, #50	; 0x32
 80061e2:	4a07      	ldr	r2, [pc, #28]	; (8006200 <UART_SetConfig+0x384>)
 80061e4:	fba2 2303 	umull	r2, r3, r2, r3
 80061e8:	095b      	lsrs	r3, r3, #5
 80061ea:	f003 0207 	and.w	r2, r3, #7
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4442      	add	r2, r8
 80061f4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80061f6:	e1b2      	b.n	800655e <UART_SetConfig+0x6e2>
 80061f8:	40011000 	.word	0x40011000
 80061fc:	40011400 	.word	0x40011400
 8006200:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4ad7      	ldr	r2, [pc, #860]	; (8006568 <UART_SetConfig+0x6ec>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d005      	beq.n	800621a <UART_SetConfig+0x39e>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4ad6      	ldr	r2, [pc, #856]	; (800656c <UART_SetConfig+0x6f0>)
 8006214:	4293      	cmp	r3, r2
 8006216:	f040 80d1 	bne.w	80063bc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800621a:	f7fe fd0d 	bl	8004c38 <HAL_RCC_GetPCLK2Freq>
 800621e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	469a      	mov	sl, r3
 8006224:	f04f 0b00 	mov.w	fp, #0
 8006228:	46d0      	mov	r8, sl
 800622a:	46d9      	mov	r9, fp
 800622c:	eb18 0308 	adds.w	r3, r8, r8
 8006230:	eb49 0409 	adc.w	r4, r9, r9
 8006234:	4698      	mov	r8, r3
 8006236:	46a1      	mov	r9, r4
 8006238:	eb18 080a 	adds.w	r8, r8, sl
 800623c:	eb49 090b 	adc.w	r9, r9, fp
 8006240:	f04f 0100 	mov.w	r1, #0
 8006244:	f04f 0200 	mov.w	r2, #0
 8006248:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800624c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006250:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006254:	4688      	mov	r8, r1
 8006256:	4691      	mov	r9, r2
 8006258:	eb1a 0508 	adds.w	r5, sl, r8
 800625c:	eb4b 0609 	adc.w	r6, fp, r9
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	4619      	mov	r1, r3
 8006266:	f04f 0200 	mov.w	r2, #0
 800626a:	f04f 0300 	mov.w	r3, #0
 800626e:	f04f 0400 	mov.w	r4, #0
 8006272:	0094      	lsls	r4, r2, #2
 8006274:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006278:	008b      	lsls	r3, r1, #2
 800627a:	461a      	mov	r2, r3
 800627c:	4623      	mov	r3, r4
 800627e:	4628      	mov	r0, r5
 8006280:	4631      	mov	r1, r6
 8006282:	f7fa fce9 	bl	8000c58 <__aeabi_uldivmod>
 8006286:	4603      	mov	r3, r0
 8006288:	460c      	mov	r4, r1
 800628a:	461a      	mov	r2, r3
 800628c:	4bb8      	ldr	r3, [pc, #736]	; (8006570 <UART_SetConfig+0x6f4>)
 800628e:	fba3 2302 	umull	r2, r3, r3, r2
 8006292:	095b      	lsrs	r3, r3, #5
 8006294:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	469b      	mov	fp, r3
 800629c:	f04f 0c00 	mov.w	ip, #0
 80062a0:	46d9      	mov	r9, fp
 80062a2:	46e2      	mov	sl, ip
 80062a4:	eb19 0309 	adds.w	r3, r9, r9
 80062a8:	eb4a 040a 	adc.w	r4, sl, sl
 80062ac:	4699      	mov	r9, r3
 80062ae:	46a2      	mov	sl, r4
 80062b0:	eb19 090b 	adds.w	r9, r9, fp
 80062b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80062b8:	f04f 0100 	mov.w	r1, #0
 80062bc:	f04f 0200 	mov.w	r2, #0
 80062c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80062c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80062cc:	4689      	mov	r9, r1
 80062ce:	4692      	mov	sl, r2
 80062d0:	eb1b 0509 	adds.w	r5, fp, r9
 80062d4:	eb4c 060a 	adc.w	r6, ip, sl
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	4619      	mov	r1, r3
 80062de:	f04f 0200 	mov.w	r2, #0
 80062e2:	f04f 0300 	mov.w	r3, #0
 80062e6:	f04f 0400 	mov.w	r4, #0
 80062ea:	0094      	lsls	r4, r2, #2
 80062ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80062f0:	008b      	lsls	r3, r1, #2
 80062f2:	461a      	mov	r2, r3
 80062f4:	4623      	mov	r3, r4
 80062f6:	4628      	mov	r0, r5
 80062f8:	4631      	mov	r1, r6
 80062fa:	f7fa fcad 	bl	8000c58 <__aeabi_uldivmod>
 80062fe:	4603      	mov	r3, r0
 8006300:	460c      	mov	r4, r1
 8006302:	461a      	mov	r2, r3
 8006304:	4b9a      	ldr	r3, [pc, #616]	; (8006570 <UART_SetConfig+0x6f4>)
 8006306:	fba3 1302 	umull	r1, r3, r3, r2
 800630a:	095b      	lsrs	r3, r3, #5
 800630c:	2164      	movs	r1, #100	; 0x64
 800630e:	fb01 f303 	mul.w	r3, r1, r3
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	011b      	lsls	r3, r3, #4
 8006316:	3332      	adds	r3, #50	; 0x32
 8006318:	4a95      	ldr	r2, [pc, #596]	; (8006570 <UART_SetConfig+0x6f4>)
 800631a:	fba2 2303 	umull	r2, r3, r2, r3
 800631e:	095b      	lsrs	r3, r3, #5
 8006320:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006324:	4498      	add	r8, r3
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	469b      	mov	fp, r3
 800632a:	f04f 0c00 	mov.w	ip, #0
 800632e:	46d9      	mov	r9, fp
 8006330:	46e2      	mov	sl, ip
 8006332:	eb19 0309 	adds.w	r3, r9, r9
 8006336:	eb4a 040a 	adc.w	r4, sl, sl
 800633a:	4699      	mov	r9, r3
 800633c:	46a2      	mov	sl, r4
 800633e:	eb19 090b 	adds.w	r9, r9, fp
 8006342:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006346:	f04f 0100 	mov.w	r1, #0
 800634a:	f04f 0200 	mov.w	r2, #0
 800634e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006352:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006356:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800635a:	4689      	mov	r9, r1
 800635c:	4692      	mov	sl, r2
 800635e:	eb1b 0509 	adds.w	r5, fp, r9
 8006362:	eb4c 060a 	adc.w	r6, ip, sl
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	4619      	mov	r1, r3
 800636c:	f04f 0200 	mov.w	r2, #0
 8006370:	f04f 0300 	mov.w	r3, #0
 8006374:	f04f 0400 	mov.w	r4, #0
 8006378:	0094      	lsls	r4, r2, #2
 800637a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800637e:	008b      	lsls	r3, r1, #2
 8006380:	461a      	mov	r2, r3
 8006382:	4623      	mov	r3, r4
 8006384:	4628      	mov	r0, r5
 8006386:	4631      	mov	r1, r6
 8006388:	f7fa fc66 	bl	8000c58 <__aeabi_uldivmod>
 800638c:	4603      	mov	r3, r0
 800638e:	460c      	mov	r4, r1
 8006390:	461a      	mov	r2, r3
 8006392:	4b77      	ldr	r3, [pc, #476]	; (8006570 <UART_SetConfig+0x6f4>)
 8006394:	fba3 1302 	umull	r1, r3, r3, r2
 8006398:	095b      	lsrs	r3, r3, #5
 800639a:	2164      	movs	r1, #100	; 0x64
 800639c:	fb01 f303 	mul.w	r3, r1, r3
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	011b      	lsls	r3, r3, #4
 80063a4:	3332      	adds	r3, #50	; 0x32
 80063a6:	4a72      	ldr	r2, [pc, #456]	; (8006570 <UART_SetConfig+0x6f4>)
 80063a8:	fba2 2303 	umull	r2, r3, r2, r3
 80063ac:	095b      	lsrs	r3, r3, #5
 80063ae:	f003 020f 	and.w	r2, r3, #15
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4442      	add	r2, r8
 80063b8:	609a      	str	r2, [r3, #8]
 80063ba:	e0d0      	b.n	800655e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80063bc:	f7fe fc28 	bl	8004c10 <HAL_RCC_GetPCLK1Freq>
 80063c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	469a      	mov	sl, r3
 80063c6:	f04f 0b00 	mov.w	fp, #0
 80063ca:	46d0      	mov	r8, sl
 80063cc:	46d9      	mov	r9, fp
 80063ce:	eb18 0308 	adds.w	r3, r8, r8
 80063d2:	eb49 0409 	adc.w	r4, r9, r9
 80063d6:	4698      	mov	r8, r3
 80063d8:	46a1      	mov	r9, r4
 80063da:	eb18 080a 	adds.w	r8, r8, sl
 80063de:	eb49 090b 	adc.w	r9, r9, fp
 80063e2:	f04f 0100 	mov.w	r1, #0
 80063e6:	f04f 0200 	mov.w	r2, #0
 80063ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80063ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80063f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80063f6:	4688      	mov	r8, r1
 80063f8:	4691      	mov	r9, r2
 80063fa:	eb1a 0508 	adds.w	r5, sl, r8
 80063fe:	eb4b 0609 	adc.w	r6, fp, r9
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	4619      	mov	r1, r3
 8006408:	f04f 0200 	mov.w	r2, #0
 800640c:	f04f 0300 	mov.w	r3, #0
 8006410:	f04f 0400 	mov.w	r4, #0
 8006414:	0094      	lsls	r4, r2, #2
 8006416:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800641a:	008b      	lsls	r3, r1, #2
 800641c:	461a      	mov	r2, r3
 800641e:	4623      	mov	r3, r4
 8006420:	4628      	mov	r0, r5
 8006422:	4631      	mov	r1, r6
 8006424:	f7fa fc18 	bl	8000c58 <__aeabi_uldivmod>
 8006428:	4603      	mov	r3, r0
 800642a:	460c      	mov	r4, r1
 800642c:	461a      	mov	r2, r3
 800642e:	4b50      	ldr	r3, [pc, #320]	; (8006570 <UART_SetConfig+0x6f4>)
 8006430:	fba3 2302 	umull	r2, r3, r3, r2
 8006434:	095b      	lsrs	r3, r3, #5
 8006436:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	469b      	mov	fp, r3
 800643e:	f04f 0c00 	mov.w	ip, #0
 8006442:	46d9      	mov	r9, fp
 8006444:	46e2      	mov	sl, ip
 8006446:	eb19 0309 	adds.w	r3, r9, r9
 800644a:	eb4a 040a 	adc.w	r4, sl, sl
 800644e:	4699      	mov	r9, r3
 8006450:	46a2      	mov	sl, r4
 8006452:	eb19 090b 	adds.w	r9, r9, fp
 8006456:	eb4a 0a0c 	adc.w	sl, sl, ip
 800645a:	f04f 0100 	mov.w	r1, #0
 800645e:	f04f 0200 	mov.w	r2, #0
 8006462:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006466:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800646a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800646e:	4689      	mov	r9, r1
 8006470:	4692      	mov	sl, r2
 8006472:	eb1b 0509 	adds.w	r5, fp, r9
 8006476:	eb4c 060a 	adc.w	r6, ip, sl
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	4619      	mov	r1, r3
 8006480:	f04f 0200 	mov.w	r2, #0
 8006484:	f04f 0300 	mov.w	r3, #0
 8006488:	f04f 0400 	mov.w	r4, #0
 800648c:	0094      	lsls	r4, r2, #2
 800648e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006492:	008b      	lsls	r3, r1, #2
 8006494:	461a      	mov	r2, r3
 8006496:	4623      	mov	r3, r4
 8006498:	4628      	mov	r0, r5
 800649a:	4631      	mov	r1, r6
 800649c:	f7fa fbdc 	bl	8000c58 <__aeabi_uldivmod>
 80064a0:	4603      	mov	r3, r0
 80064a2:	460c      	mov	r4, r1
 80064a4:	461a      	mov	r2, r3
 80064a6:	4b32      	ldr	r3, [pc, #200]	; (8006570 <UART_SetConfig+0x6f4>)
 80064a8:	fba3 1302 	umull	r1, r3, r3, r2
 80064ac:	095b      	lsrs	r3, r3, #5
 80064ae:	2164      	movs	r1, #100	; 0x64
 80064b0:	fb01 f303 	mul.w	r3, r1, r3
 80064b4:	1ad3      	subs	r3, r2, r3
 80064b6:	011b      	lsls	r3, r3, #4
 80064b8:	3332      	adds	r3, #50	; 0x32
 80064ba:	4a2d      	ldr	r2, [pc, #180]	; (8006570 <UART_SetConfig+0x6f4>)
 80064bc:	fba2 2303 	umull	r2, r3, r2, r3
 80064c0:	095b      	lsrs	r3, r3, #5
 80064c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064c6:	4498      	add	r8, r3
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	469b      	mov	fp, r3
 80064cc:	f04f 0c00 	mov.w	ip, #0
 80064d0:	46d9      	mov	r9, fp
 80064d2:	46e2      	mov	sl, ip
 80064d4:	eb19 0309 	adds.w	r3, r9, r9
 80064d8:	eb4a 040a 	adc.w	r4, sl, sl
 80064dc:	4699      	mov	r9, r3
 80064de:	46a2      	mov	sl, r4
 80064e0:	eb19 090b 	adds.w	r9, r9, fp
 80064e4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80064e8:	f04f 0100 	mov.w	r1, #0
 80064ec:	f04f 0200 	mov.w	r2, #0
 80064f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80064f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80064fc:	4689      	mov	r9, r1
 80064fe:	4692      	mov	sl, r2
 8006500:	eb1b 0509 	adds.w	r5, fp, r9
 8006504:	eb4c 060a 	adc.w	r6, ip, sl
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	4619      	mov	r1, r3
 800650e:	f04f 0200 	mov.w	r2, #0
 8006512:	f04f 0300 	mov.w	r3, #0
 8006516:	f04f 0400 	mov.w	r4, #0
 800651a:	0094      	lsls	r4, r2, #2
 800651c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006520:	008b      	lsls	r3, r1, #2
 8006522:	461a      	mov	r2, r3
 8006524:	4623      	mov	r3, r4
 8006526:	4628      	mov	r0, r5
 8006528:	4631      	mov	r1, r6
 800652a:	f7fa fb95 	bl	8000c58 <__aeabi_uldivmod>
 800652e:	4603      	mov	r3, r0
 8006530:	460c      	mov	r4, r1
 8006532:	461a      	mov	r2, r3
 8006534:	4b0e      	ldr	r3, [pc, #56]	; (8006570 <UART_SetConfig+0x6f4>)
 8006536:	fba3 1302 	umull	r1, r3, r3, r2
 800653a:	095b      	lsrs	r3, r3, #5
 800653c:	2164      	movs	r1, #100	; 0x64
 800653e:	fb01 f303 	mul.w	r3, r1, r3
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	011b      	lsls	r3, r3, #4
 8006546:	3332      	adds	r3, #50	; 0x32
 8006548:	4a09      	ldr	r2, [pc, #36]	; (8006570 <UART_SetConfig+0x6f4>)
 800654a:	fba2 2303 	umull	r2, r3, r2, r3
 800654e:	095b      	lsrs	r3, r3, #5
 8006550:	f003 020f 	and.w	r2, r3, #15
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4442      	add	r2, r8
 800655a:	609a      	str	r2, [r3, #8]
}
 800655c:	e7ff      	b.n	800655e <UART_SetConfig+0x6e2>
 800655e:	bf00      	nop
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006568:	40011000 	.word	0x40011000
 800656c:	40011400 	.word	0x40011400
 8006570:	51eb851f 	.word	0x51eb851f

08006574 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006574:	b084      	sub	sp, #16
 8006576:	b580      	push	{r7, lr}
 8006578:	b084      	sub	sp, #16
 800657a:	af00      	add	r7, sp, #0
 800657c:	6078      	str	r0, [r7, #4]
 800657e:	f107 001c 	add.w	r0, r7, #28
 8006582:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006588:	2b01      	cmp	r3, #1
 800658a:	d122      	bne.n	80065d2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006590:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80065a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80065b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d105      	bne.n	80065c6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f001 fac6 	bl	8007b58 <USB_CoreReset>
 80065cc:	4603      	mov	r3, r0
 80065ce:	73fb      	strb	r3, [r7, #15]
 80065d0:	e01a      	b.n	8006608 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f001 faba 	bl	8007b58 <USB_CoreReset>
 80065e4:	4603      	mov	r3, r0
 80065e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80065e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d106      	bne.n	80065fc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	639a      	str	r2, [r3, #56]	; 0x38
 80065fa:	e005      	b.n	8006608 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006600:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800660a:	2b01      	cmp	r3, #1
 800660c:	d10b      	bne.n	8006626 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f043 0206 	orr.w	r2, r3, #6
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	f043 0220 	orr.w	r2, r3, #32
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006626:	7bfb      	ldrb	r3, [r7, #15]
}
 8006628:	4618      	mov	r0, r3
 800662a:	3710      	adds	r7, #16
 800662c:	46bd      	mov	sp, r7
 800662e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006632:	b004      	add	sp, #16
 8006634:	4770      	bx	lr
	...

08006638 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006638:	b480      	push	{r7}
 800663a:	b087      	sub	sp, #28
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	4613      	mov	r3, r2
 8006644:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006646:	79fb      	ldrb	r3, [r7, #7]
 8006648:	2b02      	cmp	r3, #2
 800664a:	d165      	bne.n	8006718 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	4a41      	ldr	r2, [pc, #260]	; (8006754 <USB_SetTurnaroundTime+0x11c>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d906      	bls.n	8006662 <USB_SetTurnaroundTime+0x2a>
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	4a40      	ldr	r2, [pc, #256]	; (8006758 <USB_SetTurnaroundTime+0x120>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d802      	bhi.n	8006662 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800665c:	230f      	movs	r3, #15
 800665e:	617b      	str	r3, [r7, #20]
 8006660:	e062      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	4a3c      	ldr	r2, [pc, #240]	; (8006758 <USB_SetTurnaroundTime+0x120>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d906      	bls.n	8006678 <USB_SetTurnaroundTime+0x40>
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	4a3b      	ldr	r2, [pc, #236]	; (800675c <USB_SetTurnaroundTime+0x124>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d802      	bhi.n	8006678 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006672:	230e      	movs	r3, #14
 8006674:	617b      	str	r3, [r7, #20]
 8006676:	e057      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	4a38      	ldr	r2, [pc, #224]	; (800675c <USB_SetTurnaroundTime+0x124>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d906      	bls.n	800668e <USB_SetTurnaroundTime+0x56>
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	4a37      	ldr	r2, [pc, #220]	; (8006760 <USB_SetTurnaroundTime+0x128>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d802      	bhi.n	800668e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006688:	230d      	movs	r3, #13
 800668a:	617b      	str	r3, [r7, #20]
 800668c:	e04c      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	4a33      	ldr	r2, [pc, #204]	; (8006760 <USB_SetTurnaroundTime+0x128>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d906      	bls.n	80066a4 <USB_SetTurnaroundTime+0x6c>
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	4a32      	ldr	r2, [pc, #200]	; (8006764 <USB_SetTurnaroundTime+0x12c>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d802      	bhi.n	80066a4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800669e:	230c      	movs	r3, #12
 80066a0:	617b      	str	r3, [r7, #20]
 80066a2:	e041      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	4a2f      	ldr	r2, [pc, #188]	; (8006764 <USB_SetTurnaroundTime+0x12c>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d906      	bls.n	80066ba <USB_SetTurnaroundTime+0x82>
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	4a2e      	ldr	r2, [pc, #184]	; (8006768 <USB_SetTurnaroundTime+0x130>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d802      	bhi.n	80066ba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80066b4:	230b      	movs	r3, #11
 80066b6:	617b      	str	r3, [r7, #20]
 80066b8:	e036      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	4a2a      	ldr	r2, [pc, #168]	; (8006768 <USB_SetTurnaroundTime+0x130>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d906      	bls.n	80066d0 <USB_SetTurnaroundTime+0x98>
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	4a29      	ldr	r2, [pc, #164]	; (800676c <USB_SetTurnaroundTime+0x134>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d802      	bhi.n	80066d0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80066ca:	230a      	movs	r3, #10
 80066cc:	617b      	str	r3, [r7, #20]
 80066ce:	e02b      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	4a26      	ldr	r2, [pc, #152]	; (800676c <USB_SetTurnaroundTime+0x134>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d906      	bls.n	80066e6 <USB_SetTurnaroundTime+0xae>
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	4a25      	ldr	r2, [pc, #148]	; (8006770 <USB_SetTurnaroundTime+0x138>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d802      	bhi.n	80066e6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80066e0:	2309      	movs	r3, #9
 80066e2:	617b      	str	r3, [r7, #20]
 80066e4:	e020      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	4a21      	ldr	r2, [pc, #132]	; (8006770 <USB_SetTurnaroundTime+0x138>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d906      	bls.n	80066fc <USB_SetTurnaroundTime+0xc4>
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	4a20      	ldr	r2, [pc, #128]	; (8006774 <USB_SetTurnaroundTime+0x13c>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d802      	bhi.n	80066fc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80066f6:	2308      	movs	r3, #8
 80066f8:	617b      	str	r3, [r7, #20]
 80066fa:	e015      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	4a1d      	ldr	r2, [pc, #116]	; (8006774 <USB_SetTurnaroundTime+0x13c>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d906      	bls.n	8006712 <USB_SetTurnaroundTime+0xda>
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	4a1c      	ldr	r2, [pc, #112]	; (8006778 <USB_SetTurnaroundTime+0x140>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d802      	bhi.n	8006712 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800670c:	2307      	movs	r3, #7
 800670e:	617b      	str	r3, [r7, #20]
 8006710:	e00a      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006712:	2306      	movs	r3, #6
 8006714:	617b      	str	r3, [r7, #20]
 8006716:	e007      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006718:	79fb      	ldrb	r3, [r7, #7]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d102      	bne.n	8006724 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800671e:	2309      	movs	r3, #9
 8006720:	617b      	str	r3, [r7, #20]
 8006722:	e001      	b.n	8006728 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006724:	2309      	movs	r3, #9
 8006726:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	68da      	ldr	r2, [r3, #12]
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	029b      	lsls	r3, r3, #10
 800673c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006740:	431a      	orrs	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	371c      	adds	r7, #28
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr
 8006754:	00d8acbf 	.word	0x00d8acbf
 8006758:	00e4e1bf 	.word	0x00e4e1bf
 800675c:	00f423ff 	.word	0x00f423ff
 8006760:	0106737f 	.word	0x0106737f
 8006764:	011a499f 	.word	0x011a499f
 8006768:	01312cff 	.word	0x01312cff
 800676c:	014ca43f 	.word	0x014ca43f
 8006770:	016e35ff 	.word	0x016e35ff
 8006774:	01a6ab1f 	.word	0x01a6ab1f
 8006778:	01e847ff 	.word	0x01e847ff

0800677c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	f043 0201 	orr.w	r2, r3, #1
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006790:	2300      	movs	r3, #0
}
 8006792:	4618      	mov	r0, r3
 8006794:	370c      	adds	r7, #12
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr

0800679e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800679e:	b480      	push	{r7}
 80067a0:	b083      	sub	sp, #12
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f023 0201 	bic.w	r2, r3, #1
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80067b2:	2300      	movs	r3, #0
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b082      	sub	sp, #8
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	460b      	mov	r3, r1
 80067ca:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80067d8:	78fb      	ldrb	r3, [r7, #3]
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d106      	bne.n	80067ec <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	60da      	str	r2, [r3, #12]
 80067ea:	e00b      	b.n	8006804 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80067ec:	78fb      	ldrb	r3, [r7, #3]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d106      	bne.n	8006800 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	60da      	str	r2, [r3, #12]
 80067fe:	e001      	b.n	8006804 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e003      	b.n	800680c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006804:	2032      	movs	r0, #50	; 0x32
 8006806:	f7fb fd99 	bl	800233c <HAL_Delay>

  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3708      	adds	r7, #8
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006814:	b084      	sub	sp, #16
 8006816:	b580      	push	{r7, lr}
 8006818:	b086      	sub	sp, #24
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
 800681e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006822:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006826:	2300      	movs	r3, #0
 8006828:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800682e:	2300      	movs	r3, #0
 8006830:	613b      	str	r3, [r7, #16]
 8006832:	e009      	b.n	8006848 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	3340      	adds	r3, #64	; 0x40
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	4413      	add	r3, r2
 800683e:	2200      	movs	r2, #0
 8006840:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	3301      	adds	r3, #1
 8006846:	613b      	str	r3, [r7, #16]
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	2b0e      	cmp	r3, #14
 800684c:	d9f2      	bls.n	8006834 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800684e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006850:	2b00      	cmp	r3, #0
 8006852:	d11c      	bne.n	800688e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006862:	f043 0302 	orr.w	r3, r3, #2
 8006866:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800686c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006878:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006884:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	639a      	str	r2, [r3, #56]	; 0x38
 800688c:	e00b      	b.n	80068a6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006892:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800689e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80068ac:	461a      	mov	r2, r3
 80068ae:	2300      	movs	r3, #0
 80068b0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068b8:	4619      	mov	r1, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068c0:	461a      	mov	r2, r3
 80068c2:	680b      	ldr	r3, [r1, #0]
 80068c4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80068c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d10c      	bne.n	80068e6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80068cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d104      	bne.n	80068dc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80068d2:	2100      	movs	r1, #0
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f949 	bl	8006b6c <USB_SetDevSpeed>
 80068da:	e008      	b.n	80068ee <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80068dc:	2101      	movs	r1, #1
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f944 	bl	8006b6c <USB_SetDevSpeed>
 80068e4:	e003      	b.n	80068ee <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80068e6:	2103      	movs	r1, #3
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 f93f 	bl	8006b6c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80068ee:	2110      	movs	r1, #16
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f8f3 	bl	8006adc <USB_FlushTxFifo>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d001      	beq.n	8006900 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 f911 	bl	8006b28 <USB_FlushRxFifo>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d001      	beq.n	8006910 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006916:	461a      	mov	r2, r3
 8006918:	2300      	movs	r3, #0
 800691a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006922:	461a      	mov	r2, r3
 8006924:	2300      	movs	r3, #0
 8006926:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800692e:	461a      	mov	r2, r3
 8006930:	2300      	movs	r3, #0
 8006932:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006934:	2300      	movs	r3, #0
 8006936:	613b      	str	r3, [r7, #16]
 8006938:	e043      	b.n	80069c2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	015a      	lsls	r2, r3, #5
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	4413      	add	r3, r2
 8006942:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800694c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006950:	d118      	bne.n	8006984 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d10a      	bne.n	800696e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	015a      	lsls	r2, r3, #5
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	4413      	add	r3, r2
 8006960:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006964:	461a      	mov	r2, r3
 8006966:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800696a:	6013      	str	r3, [r2, #0]
 800696c:	e013      	b.n	8006996 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	015a      	lsls	r2, r3, #5
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	4413      	add	r3, r2
 8006976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800697a:	461a      	mov	r2, r3
 800697c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006980:	6013      	str	r3, [r2, #0]
 8006982:	e008      	b.n	8006996 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	015a      	lsls	r2, r3, #5
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	4413      	add	r3, r2
 800698c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006990:	461a      	mov	r2, r3
 8006992:	2300      	movs	r3, #0
 8006994:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	015a      	lsls	r2, r3, #5
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	4413      	add	r3, r2
 800699e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069a2:	461a      	mov	r2, r3
 80069a4:	2300      	movs	r3, #0
 80069a6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	015a      	lsls	r2, r3, #5
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	4413      	add	r3, r2
 80069b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069b4:	461a      	mov	r2, r3
 80069b6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80069ba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	3301      	adds	r3, #1
 80069c0:	613b      	str	r3, [r7, #16]
 80069c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d3b7      	bcc.n	800693a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069ca:	2300      	movs	r3, #0
 80069cc:	613b      	str	r3, [r7, #16]
 80069ce:	e043      	b.n	8006a58 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80069d0:	693b      	ldr	r3, [r7, #16]
 80069d2:	015a      	lsls	r2, r3, #5
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	4413      	add	r3, r2
 80069d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80069e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069e6:	d118      	bne.n	8006a1a <USB_DevInit+0x206>
    {
      if (i == 0U)
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d10a      	bne.n	8006a04 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	015a      	lsls	r2, r3, #5
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	4413      	add	r3, r2
 80069f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069fa:	461a      	mov	r2, r3
 80069fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006a00:	6013      	str	r3, [r2, #0]
 8006a02:	e013      	b.n	8006a2c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	015a      	lsls	r2, r3, #5
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a10:	461a      	mov	r2, r3
 8006a12:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006a16:	6013      	str	r3, [r2, #0]
 8006a18:	e008      	b.n	8006a2c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	015a      	lsls	r2, r3, #5
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	4413      	add	r3, r2
 8006a22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a26:	461a      	mov	r2, r3
 8006a28:	2300      	movs	r3, #0
 8006a2a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	015a      	lsls	r2, r3, #5
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	4413      	add	r3, r2
 8006a34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a38:	461a      	mov	r2, r3
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	015a      	lsls	r2, r3, #5
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	4413      	add	r3, r2
 8006a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006a50:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	3301      	adds	r3, #1
 8006a56:	613b      	str	r3, [r7, #16]
 8006a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d3b7      	bcc.n	80069d0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a66:	691b      	ldr	r3, [r3, #16]
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006a6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a72:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006a80:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d105      	bne.n	8006a94 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	699b      	ldr	r3, [r3, #24]
 8006a8c:	f043 0210 	orr.w	r2, r3, #16
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	699a      	ldr	r2, [r3, #24]
 8006a98:	4b0f      	ldr	r3, [pc, #60]	; (8006ad8 <USB_DevInit+0x2c4>)
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d005      	beq.n	8006ab2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	f043 0208 	orr.w	r2, r3, #8
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006ab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d107      	bne.n	8006ac8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	699b      	ldr	r3, [r3, #24]
 8006abc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ac0:	f043 0304 	orr.w	r3, r3, #4
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3718      	adds	r7, #24
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ad4:	b004      	add	sp, #16
 8006ad6:	4770      	bx	lr
 8006ad8:	803c3800 	.word	0x803c3800

08006adc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b085      	sub	sp, #20
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	019b      	lsls	r3, r3, #6
 8006aee:	f043 0220 	orr.w	r2, r3, #32
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3301      	adds	r3, #1
 8006afa:	60fb      	str	r3, [r7, #12]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	4a09      	ldr	r2, [pc, #36]	; (8006b24 <USB_FlushTxFifo+0x48>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d901      	bls.n	8006b08 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006b04:	2303      	movs	r3, #3
 8006b06:	e006      	b.n	8006b16 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	691b      	ldr	r3, [r3, #16]
 8006b0c:	f003 0320 	and.w	r3, r3, #32
 8006b10:	2b20      	cmp	r3, #32
 8006b12:	d0f0      	beq.n	8006af6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3714      	adds	r7, #20
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	00030d40 	.word	0x00030d40

08006b28 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006b30:	2300      	movs	r3, #0
 8006b32:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2210      	movs	r2, #16
 8006b38:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	60fb      	str	r3, [r7, #12]
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	4a09      	ldr	r2, [pc, #36]	; (8006b68 <USB_FlushRxFifo+0x40>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d901      	bls.n	8006b4c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e006      	b.n	8006b5a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	f003 0310 	and.w	r3, r3, #16
 8006b54:	2b10      	cmp	r3, #16
 8006b56:	d0f0      	beq.n	8006b3a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006b58:	2300      	movs	r3, #0
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3714      	adds	r7, #20
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr
 8006b66:	bf00      	nop
 8006b68:	00030d40 	.word	0x00030d40

08006b6c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	460b      	mov	r3, r1
 8006b76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	78fb      	ldrb	r3, [r7, #3]
 8006b86:	68f9      	ldr	r1, [r7, #12]
 8006b88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3714      	adds	r7, #20
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr

08006b9e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006b9e:	b480      	push	{r7}
 8006ba0:	b087      	sub	sp, #28
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f003 0306 	and.w	r3, r3, #6
 8006bb6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d102      	bne.n	8006bc4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	75fb      	strb	r3, [r7, #23]
 8006bc2:	e00a      	b.n	8006bda <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2b02      	cmp	r3, #2
 8006bc8:	d002      	beq.n	8006bd0 <USB_GetDevSpeed+0x32>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2b06      	cmp	r3, #6
 8006bce:	d102      	bne.n	8006bd6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006bd0:	2302      	movs	r3, #2
 8006bd2:	75fb      	strb	r3, [r7, #23]
 8006bd4:	e001      	b.n	8006bda <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006bd6:	230f      	movs	r3, #15
 8006bd8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006bda:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	371c      	adds	r7, #28
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b085      	sub	sp, #20
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	785b      	ldrb	r3, [r3, #1]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d13a      	bne.n	8006c7a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c0a:	69da      	ldr	r2, [r3, #28]
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	f003 030f 	and.w	r3, r3, #15
 8006c14:	2101      	movs	r1, #1
 8006c16:	fa01 f303 	lsl.w	r3, r1, r3
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	68f9      	ldr	r1, [r7, #12]
 8006c1e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c22:	4313      	orrs	r3, r2
 8006c24:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	015a      	lsls	r2, r3, #5
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d155      	bne.n	8006ce8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	015a      	lsls	r2, r3, #5
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	4413      	add	r3, r2
 8006c44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	78db      	ldrb	r3, [r3, #3]
 8006c56:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c58:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	059b      	lsls	r3, r3, #22
 8006c5e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c60:	4313      	orrs	r3, r2
 8006c62:	68ba      	ldr	r2, [r7, #8]
 8006c64:	0151      	lsls	r1, r2, #5
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	440a      	add	r2, r1
 8006c6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c76:	6013      	str	r3, [r2, #0]
 8006c78:	e036      	b.n	8006ce8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c80:	69da      	ldr	r2, [r3, #28]
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	f003 030f 	and.w	r3, r3, #15
 8006c8a:	2101      	movs	r1, #1
 8006c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c90:	041b      	lsls	r3, r3, #16
 8006c92:	68f9      	ldr	r1, [r7, #12]
 8006c94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	015a      	lsls	r2, r3, #5
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	4413      	add	r3, r2
 8006ca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d11a      	bne.n	8006ce8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	015a      	lsls	r2, r3, #5
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	4413      	add	r3, r2
 8006cba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	78db      	ldrb	r3, [r3, #3]
 8006ccc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006cce:	430b      	orrs	r3, r1
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	68ba      	ldr	r2, [r7, #8]
 8006cd4:	0151      	lsls	r1, r2, #5
 8006cd6:	68fa      	ldr	r2, [r7, #12]
 8006cd8:	440a      	add	r2, r1
 8006cda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ce2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ce6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006ce8:	2300      	movs	r3, #0
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3714      	adds	r7, #20
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr
	...

08006cf8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	785b      	ldrb	r3, [r3, #1]
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d161      	bne.n	8006dd8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	015a      	lsls	r2, r3, #5
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d2a:	d11f      	bne.n	8006d6c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	015a      	lsls	r2, r3, #5
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	4413      	add	r3, r2
 8006d34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	68ba      	ldr	r2, [r7, #8]
 8006d3c:	0151      	lsls	r1, r2, #5
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	440a      	add	r2, r1
 8006d42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006d4a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	015a      	lsls	r2, r3, #5
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	4413      	add	r3, r2
 8006d54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	0151      	lsls	r1, r2, #5
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	440a      	add	r2, r1
 8006d62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006d6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	f003 030f 	and.w	r3, r3, #15
 8006d7c:	2101      	movs	r1, #1
 8006d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	43db      	mvns	r3, r3
 8006d86:	68f9      	ldr	r1, [r7, #12]
 8006d88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d96:	69da      	ldr	r2, [r3, #28]
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	f003 030f 	and.w	r3, r3, #15
 8006da0:	2101      	movs	r1, #1
 8006da2:	fa01 f303 	lsl.w	r3, r1, r3
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	43db      	mvns	r3, r3
 8006daa:	68f9      	ldr	r1, [r7, #12]
 8006dac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006db0:	4013      	ands	r3, r2
 8006db2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	015a      	lsls	r2, r3, #5
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	4413      	add	r3, r2
 8006dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc0:	681a      	ldr	r2, [r3, #0]
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	0159      	lsls	r1, r3, #5
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	440b      	add	r3, r1
 8006dca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dce:	4619      	mov	r1, r3
 8006dd0:	4b35      	ldr	r3, [pc, #212]	; (8006ea8 <USB_DeactivateEndpoint+0x1b0>)
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	600b      	str	r3, [r1, #0]
 8006dd6:	e060      	b.n	8006e9a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	015a      	lsls	r2, r3, #5
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	4413      	add	r3, r2
 8006de0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006dea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006dee:	d11f      	bne.n	8006e30 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	015a      	lsls	r2, r3, #5
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	4413      	add	r3, r2
 8006df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	68ba      	ldr	r2, [r7, #8]
 8006e00:	0151      	lsls	r1, r2, #5
 8006e02:	68fa      	ldr	r2, [r7, #12]
 8006e04:	440a      	add	r2, r1
 8006e06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e0a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006e0e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	015a      	lsls	r2, r3, #5
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	4413      	add	r3, r2
 8006e18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68ba      	ldr	r2, [r7, #8]
 8006e20:	0151      	lsls	r1, r2, #5
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	440a      	add	r2, r1
 8006e26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e2a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e2e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	f003 030f 	and.w	r3, r3, #15
 8006e40:	2101      	movs	r1, #1
 8006e42:	fa01 f303 	lsl.w	r3, r1, r3
 8006e46:	041b      	lsls	r3, r3, #16
 8006e48:	43db      	mvns	r3, r3
 8006e4a:	68f9      	ldr	r1, [r7, #12]
 8006e4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e50:	4013      	ands	r3, r2
 8006e52:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e5a:	69da      	ldr	r2, [r3, #28]
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	f003 030f 	and.w	r3, r3, #15
 8006e64:	2101      	movs	r1, #1
 8006e66:	fa01 f303 	lsl.w	r3, r1, r3
 8006e6a:	041b      	lsls	r3, r3, #16
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	68f9      	ldr	r1, [r7, #12]
 8006e70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e74:	4013      	ands	r3, r2
 8006e76:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	0159      	lsls	r1, r3, #5
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	440b      	add	r3, r1
 8006e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e92:	4619      	mov	r1, r3
 8006e94:	4b05      	ldr	r3, [pc, #20]	; (8006eac <USB_DeactivateEndpoint+0x1b4>)
 8006e96:	4013      	ands	r3, r2
 8006e98:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006e9a:	2300      	movs	r3, #0
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3714      	adds	r7, #20
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr
 8006ea8:	ec337800 	.word	0xec337800
 8006eac:	eff37800 	.word	0xeff37800

08006eb0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b08a      	sub	sp, #40	; 0x28
 8006eb4:	af02      	add	r7, sp, #8
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	60b9      	str	r1, [r7, #8]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	785b      	ldrb	r3, [r3, #1]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	f040 815c 	bne.w	800718a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	695b      	ldr	r3, [r3, #20]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d132      	bne.n	8006f40 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	015a      	lsls	r2, r3, #5
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	0151      	lsls	r1, r2, #5
 8006eec:	69fa      	ldr	r2, [r7, #28]
 8006eee:	440a      	add	r2, r1
 8006ef0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ef4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006ef8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006efc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	015a      	lsls	r2, r3, #5
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	4413      	add	r3, r2
 8006f06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f0a:	691b      	ldr	r3, [r3, #16]
 8006f0c:	69ba      	ldr	r2, [r7, #24]
 8006f0e:	0151      	lsls	r1, r2, #5
 8006f10:	69fa      	ldr	r2, [r7, #28]
 8006f12:	440a      	add	r2, r1
 8006f14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f18:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f1c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	015a      	lsls	r2, r3, #5
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	4413      	add	r3, r2
 8006f26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	69ba      	ldr	r2, [r7, #24]
 8006f2e:	0151      	lsls	r1, r2, #5
 8006f30:	69fa      	ldr	r2, [r7, #28]
 8006f32:	440a      	add	r2, r1
 8006f34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f38:	0cdb      	lsrs	r3, r3, #19
 8006f3a:	04db      	lsls	r3, r3, #19
 8006f3c:	6113      	str	r3, [r2, #16]
 8006f3e:	e074      	b.n	800702a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	015a      	lsls	r2, r3, #5
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	4413      	add	r3, r2
 8006f48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	69ba      	ldr	r2, [r7, #24]
 8006f50:	0151      	lsls	r1, r2, #5
 8006f52:	69fa      	ldr	r2, [r7, #28]
 8006f54:	440a      	add	r2, r1
 8006f56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f5a:	0cdb      	lsrs	r3, r3, #19
 8006f5c:	04db      	lsls	r3, r3, #19
 8006f5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	015a      	lsls	r2, r3, #5
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	4413      	add	r3, r2
 8006f68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	69ba      	ldr	r2, [r7, #24]
 8006f70:	0151      	lsls	r1, r2, #5
 8006f72:	69fa      	ldr	r2, [r7, #28]
 8006f74:	440a      	add	r2, r1
 8006f76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f7a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006f7e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006f82:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	015a      	lsls	r2, r3, #5
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f90:	691a      	ldr	r2, [r3, #16]
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	6959      	ldr	r1, [r3, #20]
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	440b      	add	r3, r1
 8006f9c:	1e59      	subs	r1, r3, #1
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	fbb1 f3f3 	udiv	r3, r1, r3
 8006fa6:	04d9      	lsls	r1, r3, #19
 8006fa8:	4b9d      	ldr	r3, [pc, #628]	; (8007220 <USB_EPStartXfer+0x370>)
 8006faa:	400b      	ands	r3, r1
 8006fac:	69b9      	ldr	r1, [r7, #24]
 8006fae:	0148      	lsls	r0, r1, #5
 8006fb0:	69f9      	ldr	r1, [r7, #28]
 8006fb2:	4401      	add	r1, r0
 8006fb4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	015a      	lsls	r2, r3, #5
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	4413      	add	r3, r2
 8006fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fc8:	691a      	ldr	r2, [r3, #16]
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	695b      	ldr	r3, [r3, #20]
 8006fce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fd2:	69b9      	ldr	r1, [r7, #24]
 8006fd4:	0148      	lsls	r0, r1, #5
 8006fd6:	69f9      	ldr	r1, [r7, #28]
 8006fd8:	4401      	add	r1, r0
 8006fda:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	78db      	ldrb	r3, [r3, #3]
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d11f      	bne.n	800702a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	015a      	lsls	r2, r3, #5
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	0151      	lsls	r1, r2, #5
 8006ffc:	69fa      	ldr	r2, [r7, #28]
 8006ffe:	440a      	add	r2, r1
 8007000:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007004:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007008:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800700a:	69bb      	ldr	r3, [r7, #24]
 800700c:	015a      	lsls	r2, r3, #5
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	4413      	add	r3, r2
 8007012:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	69ba      	ldr	r2, [r7, #24]
 800701a:	0151      	lsls	r1, r2, #5
 800701c:	69fa      	ldr	r2, [r7, #28]
 800701e:	440a      	add	r2, r1
 8007020:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007024:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007028:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800702a:	79fb      	ldrb	r3, [r7, #7]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d14b      	bne.n	80070c8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d009      	beq.n	800704c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007038:	69bb      	ldr	r3, [r7, #24]
 800703a:	015a      	lsls	r2, r3, #5
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	4413      	add	r3, r2
 8007040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007044:	461a      	mov	r2, r3
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	78db      	ldrb	r3, [r3, #3]
 8007050:	2b01      	cmp	r3, #1
 8007052:	d128      	bne.n	80070a6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007060:	2b00      	cmp	r3, #0
 8007062:	d110      	bne.n	8007086 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	015a      	lsls	r2, r3, #5
 8007068:	69fb      	ldr	r3, [r7, #28]
 800706a:	4413      	add	r3, r2
 800706c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	69ba      	ldr	r2, [r7, #24]
 8007074:	0151      	lsls	r1, r2, #5
 8007076:	69fa      	ldr	r2, [r7, #28]
 8007078:	440a      	add	r2, r1
 800707a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800707e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007082:	6013      	str	r3, [r2, #0]
 8007084:	e00f      	b.n	80070a6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	015a      	lsls	r2, r3, #5
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	4413      	add	r3, r2
 800708e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	69ba      	ldr	r2, [r7, #24]
 8007096:	0151      	lsls	r1, r2, #5
 8007098:	69fa      	ldr	r2, [r7, #28]
 800709a:	440a      	add	r2, r1
 800709c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070a4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	69ba      	ldr	r2, [r7, #24]
 80070b6:	0151      	lsls	r1, r2, #5
 80070b8:	69fa      	ldr	r2, [r7, #28]
 80070ba:	440a      	add	r2, r1
 80070bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070c0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80070c4:	6013      	str	r3, [r2, #0]
 80070c6:	e12f      	b.n	8007328 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	015a      	lsls	r2, r3, #5
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	4413      	add	r3, r2
 80070d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	69ba      	ldr	r2, [r7, #24]
 80070d8:	0151      	lsls	r1, r2, #5
 80070da:	69fa      	ldr	r2, [r7, #28]
 80070dc:	440a      	add	r2, r1
 80070de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80070e6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	78db      	ldrb	r3, [r3, #3]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d015      	beq.n	800711c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	695b      	ldr	r3, [r3, #20]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 8117 	beq.w	8007328 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80070fa:	69fb      	ldr	r3, [r7, #28]
 80070fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007100:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	f003 030f 	and.w	r3, r3, #15
 800710a:	2101      	movs	r1, #1
 800710c:	fa01 f303 	lsl.w	r3, r1, r3
 8007110:	69f9      	ldr	r1, [r7, #28]
 8007112:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007116:	4313      	orrs	r3, r2
 8007118:	634b      	str	r3, [r1, #52]	; 0x34
 800711a:	e105      	b.n	8007328 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800711c:	69fb      	ldr	r3, [r7, #28]
 800711e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007128:	2b00      	cmp	r3, #0
 800712a:	d110      	bne.n	800714e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	015a      	lsls	r2, r3, #5
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	4413      	add	r3, r2
 8007134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	69ba      	ldr	r2, [r7, #24]
 800713c:	0151      	lsls	r1, r2, #5
 800713e:	69fa      	ldr	r2, [r7, #28]
 8007140:	440a      	add	r2, r1
 8007142:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007146:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800714a:	6013      	str	r3, [r2, #0]
 800714c:	e00f      	b.n	800716e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800714e:	69bb      	ldr	r3, [r7, #24]
 8007150:	015a      	lsls	r2, r3, #5
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	4413      	add	r3, r2
 8007156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	0151      	lsls	r1, r2, #5
 8007160:	69fa      	ldr	r2, [r7, #28]
 8007162:	440a      	add	r2, r1
 8007164:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800716c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	68d9      	ldr	r1, [r3, #12]
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	781a      	ldrb	r2, [r3, #0]
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	695b      	ldr	r3, [r3, #20]
 800717a:	b298      	uxth	r0, r3
 800717c:	79fb      	ldrb	r3, [r7, #7]
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	4603      	mov	r3, r0
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f000 fa2b 	bl	80075de <USB_WritePacket>
 8007188:	e0ce      	b.n	8007328 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800718a:	69bb      	ldr	r3, [r7, #24]
 800718c:	015a      	lsls	r2, r3, #5
 800718e:	69fb      	ldr	r3, [r7, #28]
 8007190:	4413      	add	r3, r2
 8007192:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	69ba      	ldr	r2, [r7, #24]
 800719a:	0151      	lsls	r1, r2, #5
 800719c:	69fa      	ldr	r2, [r7, #28]
 800719e:	440a      	add	r2, r1
 80071a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071a4:	0cdb      	lsrs	r3, r3, #19
 80071a6:	04db      	lsls	r3, r3, #19
 80071a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	015a      	lsls	r2, r3, #5
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	4413      	add	r3, r2
 80071b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	69ba      	ldr	r2, [r7, #24]
 80071ba:	0151      	lsls	r1, r2, #5
 80071bc:	69fa      	ldr	r2, [r7, #28]
 80071be:	440a      	add	r2, r1
 80071c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071c4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80071c8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80071cc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	695b      	ldr	r3, [r3, #20]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d126      	bne.n	8007224 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	015a      	lsls	r2, r3, #5
 80071da:	69fb      	ldr	r3, [r7, #28]
 80071dc:	4413      	add	r3, r2
 80071de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071e2:	691a      	ldr	r2, [r3, #16]
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071ec:	69b9      	ldr	r1, [r7, #24]
 80071ee:	0148      	lsls	r0, r1, #5
 80071f0:	69f9      	ldr	r1, [r7, #28]
 80071f2:	4401      	add	r1, r0
 80071f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80071f8:	4313      	orrs	r3, r2
 80071fa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	015a      	lsls	r2, r3, #5
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	4413      	add	r3, r2
 8007204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	69ba      	ldr	r2, [r7, #24]
 800720c:	0151      	lsls	r1, r2, #5
 800720e:	69fa      	ldr	r2, [r7, #28]
 8007210:	440a      	add	r2, r1
 8007212:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007216:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800721a:	6113      	str	r3, [r2, #16]
 800721c:	e036      	b.n	800728c <USB_EPStartXfer+0x3dc>
 800721e:	bf00      	nop
 8007220:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	695a      	ldr	r2, [r3, #20]
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	4413      	add	r3, r2
 800722e:	1e5a      	subs	r2, r3, #1
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	fbb2 f3f3 	udiv	r3, r2, r3
 8007238:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	015a      	lsls	r2, r3, #5
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	4413      	add	r3, r2
 8007242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007246:	691a      	ldr	r2, [r3, #16]
 8007248:	8afb      	ldrh	r3, [r7, #22]
 800724a:	04d9      	lsls	r1, r3, #19
 800724c:	4b39      	ldr	r3, [pc, #228]	; (8007334 <USB_EPStartXfer+0x484>)
 800724e:	400b      	ands	r3, r1
 8007250:	69b9      	ldr	r1, [r7, #24]
 8007252:	0148      	lsls	r0, r1, #5
 8007254:	69f9      	ldr	r1, [r7, #28]
 8007256:	4401      	add	r1, r0
 8007258:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800725c:	4313      	orrs	r3, r2
 800725e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8007260:	69bb      	ldr	r3, [r7, #24]
 8007262:	015a      	lsls	r2, r3, #5
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	4413      	add	r3, r2
 8007268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800726c:	691a      	ldr	r2, [r3, #16]
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	8af9      	ldrh	r1, [r7, #22]
 8007274:	fb01 f303 	mul.w	r3, r1, r3
 8007278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800727c:	69b9      	ldr	r1, [r7, #24]
 800727e:	0148      	lsls	r0, r1, #5
 8007280:	69f9      	ldr	r1, [r7, #28]
 8007282:	4401      	add	r1, r0
 8007284:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007288:	4313      	orrs	r3, r2
 800728a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800728c:	79fb      	ldrb	r3, [r7, #7]
 800728e:	2b01      	cmp	r3, #1
 8007290:	d10d      	bne.n	80072ae <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d009      	beq.n	80072ae <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	68d9      	ldr	r1, [r3, #12]
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	015a      	lsls	r2, r3, #5
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	4413      	add	r3, r2
 80072a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072aa:	460a      	mov	r2, r1
 80072ac:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	78db      	ldrb	r3, [r3, #3]
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d128      	bne.n	8007308 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d110      	bne.n	80072e8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80072c6:	69bb      	ldr	r3, [r7, #24]
 80072c8:	015a      	lsls	r2, r3, #5
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	4413      	add	r3, r2
 80072ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	69ba      	ldr	r2, [r7, #24]
 80072d6:	0151      	lsls	r1, r2, #5
 80072d8:	69fa      	ldr	r2, [r7, #28]
 80072da:	440a      	add	r2, r1
 80072dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80072e4:	6013      	str	r3, [r2, #0]
 80072e6:	e00f      	b.n	8007308 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	015a      	lsls	r2, r3, #5
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	4413      	add	r3, r2
 80072f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	69ba      	ldr	r2, [r7, #24]
 80072f8:	0151      	lsls	r1, r2, #5
 80072fa:	69fa      	ldr	r2, [r7, #28]
 80072fc:	440a      	add	r2, r1
 80072fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007302:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007306:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007308:	69bb      	ldr	r3, [r7, #24]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	4413      	add	r3, r2
 8007310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	69ba      	ldr	r2, [r7, #24]
 8007318:	0151      	lsls	r1, r2, #5
 800731a:	69fa      	ldr	r2, [r7, #28]
 800731c:	440a      	add	r2, r1
 800731e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007322:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007326:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3720      	adds	r7, #32
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	1ff80000 	.word	0x1ff80000

08007338 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007338:	b480      	push	{r7}
 800733a:	b087      	sub	sp, #28
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	4613      	mov	r3, r2
 8007344:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	781b      	ldrb	r3, [r3, #0]
 800734e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	785b      	ldrb	r3, [r3, #1]
 8007354:	2b01      	cmp	r3, #1
 8007356:	f040 80cd 	bne.w	80074f4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	695b      	ldr	r3, [r3, #20]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d132      	bne.n	80073c8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	015a      	lsls	r2, r3, #5
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	4413      	add	r3, r2
 800736a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800736e:	691b      	ldr	r3, [r3, #16]
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	0151      	lsls	r1, r2, #5
 8007374:	697a      	ldr	r2, [r7, #20]
 8007376:	440a      	add	r2, r1
 8007378:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800737c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007380:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007384:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	015a      	lsls	r2, r3, #5
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	4413      	add	r3, r2
 800738e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007392:	691b      	ldr	r3, [r3, #16]
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	0151      	lsls	r1, r2, #5
 8007398:	697a      	ldr	r2, [r7, #20]
 800739a:	440a      	add	r2, r1
 800739c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80073a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	015a      	lsls	r2, r3, #5
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	4413      	add	r3, r2
 80073ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073b2:	691b      	ldr	r3, [r3, #16]
 80073b4:	693a      	ldr	r2, [r7, #16]
 80073b6:	0151      	lsls	r1, r2, #5
 80073b8:	697a      	ldr	r2, [r7, #20]
 80073ba:	440a      	add	r2, r1
 80073bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073c0:	0cdb      	lsrs	r3, r3, #19
 80073c2:	04db      	lsls	r3, r3, #19
 80073c4:	6113      	str	r3, [r2, #16]
 80073c6:	e04e      	b.n	8007466 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	015a      	lsls	r2, r3, #5
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	4413      	add	r3, r2
 80073d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	0151      	lsls	r1, r2, #5
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	440a      	add	r2, r1
 80073de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073e2:	0cdb      	lsrs	r3, r3, #19
 80073e4:	04db      	lsls	r3, r3, #19
 80073e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	015a      	lsls	r2, r3, #5
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	4413      	add	r3, r2
 80073f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073f4:	691b      	ldr	r3, [r3, #16]
 80073f6:	693a      	ldr	r2, [r7, #16]
 80073f8:	0151      	lsls	r1, r2, #5
 80073fa:	697a      	ldr	r2, [r7, #20]
 80073fc:	440a      	add	r2, r1
 80073fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007402:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007406:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800740a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	695a      	ldr	r2, [r3, #20]
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	429a      	cmp	r2, r3
 8007416:	d903      	bls.n	8007420 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	689a      	ldr	r2, [r3, #8]
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	015a      	lsls	r2, r3, #5
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	4413      	add	r3, r2
 8007428:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	693a      	ldr	r2, [r7, #16]
 8007430:	0151      	lsls	r1, r2, #5
 8007432:	697a      	ldr	r2, [r7, #20]
 8007434:	440a      	add	r2, r1
 8007436:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800743a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800743e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	015a      	lsls	r2, r3, #5
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	4413      	add	r3, r2
 8007448:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800744c:	691a      	ldr	r2, [r3, #16]
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007456:	6939      	ldr	r1, [r7, #16]
 8007458:	0148      	lsls	r0, r1, #5
 800745a:	6979      	ldr	r1, [r7, #20]
 800745c:	4401      	add	r1, r0
 800745e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007462:	4313      	orrs	r3, r2
 8007464:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007466:	79fb      	ldrb	r3, [r7, #7]
 8007468:	2b01      	cmp	r3, #1
 800746a:	d11e      	bne.n	80074aa <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d009      	beq.n	8007488 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	015a      	lsls	r2, r3, #5
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	4413      	add	r3, r2
 800747c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007480:	461a      	mov	r2, r3
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	015a      	lsls	r2, r3, #5
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	4413      	add	r3, r2
 8007490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	693a      	ldr	r2, [r7, #16]
 8007498:	0151      	lsls	r1, r2, #5
 800749a:	697a      	ldr	r2, [r7, #20]
 800749c:	440a      	add	r2, r1
 800749e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074a2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80074a6:	6013      	str	r3, [r2, #0]
 80074a8:	e092      	b.n	80075d0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	015a      	lsls	r2, r3, #5
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	4413      	add	r3, r2
 80074b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	693a      	ldr	r2, [r7, #16]
 80074ba:	0151      	lsls	r1, r2, #5
 80074bc:	697a      	ldr	r2, [r7, #20]
 80074be:	440a      	add	r2, r1
 80074c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074c4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80074c8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	695b      	ldr	r3, [r3, #20]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d07e      	beq.n	80075d0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	f003 030f 	and.w	r3, r3, #15
 80074e2:	2101      	movs	r1, #1
 80074e4:	fa01 f303 	lsl.w	r3, r1, r3
 80074e8:	6979      	ldr	r1, [r7, #20]
 80074ea:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074ee:	4313      	orrs	r3, r2
 80074f0:	634b      	str	r3, [r1, #52]	; 0x34
 80074f2:	e06d      	b.n	80075d0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	015a      	lsls	r2, r3, #5
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	4413      	add	r3, r2
 80074fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007500:	691b      	ldr	r3, [r3, #16]
 8007502:	693a      	ldr	r2, [r7, #16]
 8007504:	0151      	lsls	r1, r2, #5
 8007506:	697a      	ldr	r2, [r7, #20]
 8007508:	440a      	add	r2, r1
 800750a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800750e:	0cdb      	lsrs	r3, r3, #19
 8007510:	04db      	lsls	r3, r3, #19
 8007512:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	015a      	lsls	r2, r3, #5
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	4413      	add	r3, r2
 800751c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	0151      	lsls	r1, r2, #5
 8007526:	697a      	ldr	r2, [r7, #20]
 8007528:	440a      	add	r2, r1
 800752a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800752e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007532:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007536:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	695b      	ldr	r3, [r3, #20]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d003      	beq.n	8007548 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	689a      	ldr	r2, [r3, #8]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007554:	691b      	ldr	r3, [r3, #16]
 8007556:	693a      	ldr	r2, [r7, #16]
 8007558:	0151      	lsls	r1, r2, #5
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	440a      	add	r2, r1
 800755e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007562:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007566:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	015a      	lsls	r2, r3, #5
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	4413      	add	r3, r2
 8007570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007574:	691a      	ldr	r2, [r3, #16]
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800757e:	6939      	ldr	r1, [r7, #16]
 8007580:	0148      	lsls	r0, r1, #5
 8007582:	6979      	ldr	r1, [r7, #20]
 8007584:	4401      	add	r1, r0
 8007586:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800758a:	4313      	orrs	r3, r2
 800758c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800758e:	79fb      	ldrb	r3, [r7, #7]
 8007590:	2b01      	cmp	r3, #1
 8007592:	d10d      	bne.n	80075b0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	68db      	ldr	r3, [r3, #12]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d009      	beq.n	80075b0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	68d9      	ldr	r1, [r3, #12]
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	015a      	lsls	r2, r3, #5
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	4413      	add	r3, r2
 80075a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ac:	460a      	mov	r2, r1
 80075ae:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	015a      	lsls	r2, r3, #5
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	4413      	add	r3, r2
 80075b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	693a      	ldr	r2, [r7, #16]
 80075c0:	0151      	lsls	r1, r2, #5
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	440a      	add	r2, r1
 80075c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075ca:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80075ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	371c      	adds	r7, #28
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr

080075de <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80075de:	b480      	push	{r7}
 80075e0:	b089      	sub	sp, #36	; 0x24
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	60f8      	str	r0, [r7, #12]
 80075e6:	60b9      	str	r1, [r7, #8]
 80075e8:	4611      	mov	r1, r2
 80075ea:	461a      	mov	r2, r3
 80075ec:	460b      	mov	r3, r1
 80075ee:	71fb      	strb	r3, [r7, #7]
 80075f0:	4613      	mov	r3, r2
 80075f2:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80075fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007600:	2b00      	cmp	r3, #0
 8007602:	d11a      	bne.n	800763a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007604:	88bb      	ldrh	r3, [r7, #4]
 8007606:	3303      	adds	r3, #3
 8007608:	089b      	lsrs	r3, r3, #2
 800760a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800760c:	2300      	movs	r3, #0
 800760e:	61bb      	str	r3, [r7, #24]
 8007610:	e00f      	b.n	8007632 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007612:	79fb      	ldrb	r3, [r7, #7]
 8007614:	031a      	lsls	r2, r3, #12
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	4413      	add	r3, r2
 800761a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800761e:	461a      	mov	r2, r3
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	3304      	adds	r3, #4
 800762a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	3301      	adds	r3, #1
 8007630:	61bb      	str	r3, [r7, #24]
 8007632:	69ba      	ldr	r2, [r7, #24]
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	429a      	cmp	r2, r3
 8007638:	d3eb      	bcc.n	8007612 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3724      	adds	r7, #36	; 0x24
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007648:	b480      	push	{r7}
 800764a:	b089      	sub	sp, #36	; 0x24
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	4613      	mov	r3, r2
 8007654:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800765e:	88fb      	ldrh	r3, [r7, #6]
 8007660:	3303      	adds	r3, #3
 8007662:	089b      	lsrs	r3, r3, #2
 8007664:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007666:	2300      	movs	r3, #0
 8007668:	61bb      	str	r3, [r7, #24]
 800766a:	e00b      	b.n	8007684 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	601a      	str	r2, [r3, #0]
    pDest++;
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	3304      	adds	r3, #4
 800767c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800767e:	69bb      	ldr	r3, [r7, #24]
 8007680:	3301      	adds	r3, #1
 8007682:	61bb      	str	r3, [r7, #24]
 8007684:	69ba      	ldr	r2, [r7, #24]
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	429a      	cmp	r2, r3
 800768a:	d3ef      	bcc.n	800766c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800768c:	69fb      	ldr	r3, [r7, #28]
}
 800768e:	4618      	mov	r0, r3
 8007690:	3724      	adds	r7, #36	; 0x24
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr

0800769a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800769a:	b480      	push	{r7}
 800769c:	b085      	sub	sp, #20
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
 80076a2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	785b      	ldrb	r3, [r3, #1]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d12c      	bne.n	8007710 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	015a      	lsls	r2, r3, #5
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	4413      	add	r3, r2
 80076be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	db12      	blt.n	80076ee <USB_EPSetStall+0x54>
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00f      	beq.n	80076ee <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	015a      	lsls	r2, r3, #5
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	4413      	add	r3, r2
 80076d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68ba      	ldr	r2, [r7, #8]
 80076de:	0151      	lsls	r1, r2, #5
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	440a      	add	r2, r1
 80076e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076e8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80076ec:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	015a      	lsls	r2, r3, #5
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	4413      	add	r3, r2
 80076f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68ba      	ldr	r2, [r7, #8]
 80076fe:	0151      	lsls	r1, r2, #5
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	440a      	add	r2, r1
 8007704:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007708:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800770c:	6013      	str	r3, [r2, #0]
 800770e:	e02b      	b.n	8007768 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	015a      	lsls	r2, r3, #5
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4413      	add	r3, r2
 8007718:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	db12      	blt.n	8007748 <USB_EPSetStall+0xae>
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00f      	beq.n	8007748 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	015a      	lsls	r2, r3, #5
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	4413      	add	r3, r2
 8007730:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68ba      	ldr	r2, [r7, #8]
 8007738:	0151      	lsls	r1, r2, #5
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	440a      	add	r2, r1
 800773e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007742:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007746:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	015a      	lsls	r2, r3, #5
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68ba      	ldr	r2, [r7, #8]
 8007758:	0151      	lsls	r1, r2, #5
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	440a      	add	r2, r1
 800775e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007762:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007766:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007768:	2300      	movs	r3, #0
}
 800776a:	4618      	mov	r0, r3
 800776c:	3714      	adds	r7, #20
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr

08007776 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007776:	b480      	push	{r7}
 8007778:	b085      	sub	sp, #20
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
 800777e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	785b      	ldrb	r3, [r3, #1]
 800778e:	2b01      	cmp	r3, #1
 8007790:	d128      	bne.n	80077e4 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	015a      	lsls	r2, r3, #5
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	4413      	add	r3, r2
 800779a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68ba      	ldr	r2, [r7, #8]
 80077a2:	0151      	lsls	r1, r2, #5
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	440a      	add	r2, r1
 80077a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077ac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80077b0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	78db      	ldrb	r3, [r3, #3]
 80077b6:	2b03      	cmp	r3, #3
 80077b8:	d003      	beq.n	80077c2 <USB_EPClearStall+0x4c>
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	78db      	ldrb	r3, [r3, #3]
 80077be:	2b02      	cmp	r3, #2
 80077c0:	d138      	bne.n	8007834 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	015a      	lsls	r2, r3, #5
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	4413      	add	r3, r2
 80077ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	68ba      	ldr	r2, [r7, #8]
 80077d2:	0151      	lsls	r1, r2, #5
 80077d4:	68fa      	ldr	r2, [r7, #12]
 80077d6:	440a      	add	r2, r1
 80077d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077e0:	6013      	str	r3, [r2, #0]
 80077e2:	e027      	b.n	8007834 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	015a      	lsls	r2, r3, #5
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	4413      	add	r3, r2
 80077ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68ba      	ldr	r2, [r7, #8]
 80077f4:	0151      	lsls	r1, r2, #5
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	440a      	add	r2, r1
 80077fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077fe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007802:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	78db      	ldrb	r3, [r3, #3]
 8007808:	2b03      	cmp	r3, #3
 800780a:	d003      	beq.n	8007814 <USB_EPClearStall+0x9e>
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	78db      	ldrb	r3, [r3, #3]
 8007810:	2b02      	cmp	r3, #2
 8007812:	d10f      	bne.n	8007834 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	015a      	lsls	r2, r3, #5
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	4413      	add	r3, r2
 800781c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	68ba      	ldr	r2, [r7, #8]
 8007824:	0151      	lsls	r1, r2, #5
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	440a      	add	r2, r1
 800782a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800782e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007832:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	3714      	adds	r7, #20
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr

08007842 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007842:	b480      	push	{r7}
 8007844:	b085      	sub	sp, #20
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	460b      	mov	r3, r1
 800784c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007860:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007864:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	78fb      	ldrb	r3, [r7, #3]
 8007870:	011b      	lsls	r3, r3, #4
 8007872:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007876:	68f9      	ldr	r1, [r7, #12]
 8007878:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800787c:	4313      	orrs	r3, r2
 800787e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007880:	2300      	movs	r3, #0
}
 8007882:	4618      	mov	r0, r3
 8007884:	3714      	adds	r7, #20
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr

0800788e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800788e:	b480      	push	{r7}
 8007890:	b085      	sub	sp, #20
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80078a8:	f023 0303 	bic.w	r3, r3, #3
 80078ac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80078bc:	f023 0302 	bic.w	r3, r3, #2
 80078c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3714      	adds	r7, #20
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80078ea:	f023 0303 	bic.w	r3, r3, #3
 80078ee:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	68fa      	ldr	r2, [r7, #12]
 80078fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80078fe:	f043 0302 	orr.w	r3, r3, #2
 8007902:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007904:	2300      	movs	r3, #0
}
 8007906:	4618      	mov	r0, r3
 8007908:	3714      	adds	r7, #20
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr

08007912 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007912:	b480      	push	{r7}
 8007914:	b085      	sub	sp, #20
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	4013      	ands	r3, r2
 8007928:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800792a:	68fb      	ldr	r3, [r7, #12]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3714      	adds	r7, #20
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007938:	b480      	push	{r7}
 800793a:	b085      	sub	sp, #20
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800794a:	699b      	ldr	r3, [r3, #24]
 800794c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007954:	69db      	ldr	r3, [r3, #28]
 8007956:	68ba      	ldr	r2, [r7, #8]
 8007958:	4013      	ands	r3, r2
 800795a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	0c1b      	lsrs	r3, r3, #16
}
 8007960:	4618      	mov	r0, r3
 8007962:	3714      	adds	r7, #20
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800796c:	b480      	push	{r7}
 800796e:	b085      	sub	sp, #20
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800797e:	699b      	ldr	r3, [r3, #24]
 8007980:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007988:	69db      	ldr	r3, [r3, #28]
 800798a:	68ba      	ldr	r2, [r7, #8]
 800798c:	4013      	ands	r3, r2
 800798e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	b29b      	uxth	r3, r3
}
 8007994:	4618      	mov	r0, r3
 8007996:	3714      	adds	r7, #20
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b085      	sub	sp, #20
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	460b      	mov	r3, r1
 80079aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80079b0:	78fb      	ldrb	r3, [r7, #3]
 80079b2:	015a      	lsls	r2, r3, #5
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	4413      	add	r3, r2
 80079b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079c6:	695b      	ldr	r3, [r3, #20]
 80079c8:	68ba      	ldr	r2, [r7, #8]
 80079ca:	4013      	ands	r3, r2
 80079cc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80079ce:	68bb      	ldr	r3, [r7, #8]
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3714      	adds	r7, #20
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80079dc:	b480      	push	{r7}
 80079de:	b087      	sub	sp, #28
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	460b      	mov	r3, r1
 80079e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079fe:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007a00:	78fb      	ldrb	r3, [r7, #3]
 8007a02:	f003 030f 	and.w	r3, r3, #15
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	fa22 f303 	lsr.w	r3, r2, r3
 8007a0c:	01db      	lsls	r3, r3, #7
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	693a      	ldr	r2, [r7, #16]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007a16:	78fb      	ldrb	r3, [r7, #3]
 8007a18:	015a      	lsls	r2, r3, #5
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	4413      	add	r3, r2
 8007a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	693a      	ldr	r2, [r7, #16]
 8007a26:	4013      	ands	r3, r2
 8007a28:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007a2a:	68bb      	ldr	r3, [r7, #8]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	371c      	adds	r7, #28
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	695b      	ldr	r3, [r3, #20]
 8007a44:	f003 0301 	and.w	r3, r3, #1
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a6e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007a72:	f023 0307 	bic.w	r3, r3, #7
 8007a76:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	68fa      	ldr	r2, [r7, #12]
 8007a82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a8a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
	...

08007a9c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b087      	sub	sp, #28
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	607a      	str	r2, [r7, #4]
 8007aa8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	333c      	adds	r3, #60	; 0x3c
 8007ab2:	3304      	adds	r3, #4
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	4a26      	ldr	r2, [pc, #152]	; (8007b54 <USB_EP0_OutStart+0xb8>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d90a      	bls.n	8007ad6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007acc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ad0:	d101      	bne.n	8007ad6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	e037      	b.n	8007b46 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007adc:	461a      	mov	r2, r3
 8007ade:	2300      	movs	r3, #0
 8007ae0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007af0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007af4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b04:	f043 0318 	orr.w	r3, r3, #24
 8007b08:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b18:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007b1c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007b1e:	7afb      	ldrb	r3, [r7, #11]
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d10f      	bne.n	8007b44 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	697a      	ldr	r2, [r7, #20]
 8007b3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b3e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007b42:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	371c      	adds	r7, #28
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	4f54300a 	.word	0x4f54300a

08007b58 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b085      	sub	sp, #20
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007b60:	2300      	movs	r3, #0
 8007b62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	3301      	adds	r3, #1
 8007b68:	60fb      	str	r3, [r7, #12]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	4a13      	ldr	r2, [pc, #76]	; (8007bbc <USB_CoreReset+0x64>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d901      	bls.n	8007b76 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e01b      	b.n	8007bae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	daf2      	bge.n	8007b64 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	f043 0201 	orr.w	r2, r3, #1
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	3301      	adds	r3, #1
 8007b92:	60fb      	str	r3, [r7, #12]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	4a09      	ldr	r2, [pc, #36]	; (8007bbc <USB_CoreReset+0x64>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d901      	bls.n	8007ba0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	e006      	b.n	8007bae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	691b      	ldr	r3, [r3, #16]
 8007ba4:	f003 0301 	and.w	r3, r3, #1
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d0f0      	beq.n	8007b8e <USB_CoreReset+0x36>

  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3714      	adds	r7, #20
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	00030d40 	.word	0x00030d40

08007bc0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	460b      	mov	r3, r1
 8007bca:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007bcc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007bd0:	f002 f936 	bl	8009e40 <malloc>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d105      	bne.n	8007bea <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8007be6:	2302      	movs	r3, #2
 8007be8:	e066      	b.n	8007cb8 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	7c1b      	ldrb	r3, [r3, #16]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d119      	bne.n	8007c2e <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007bfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bfe:	2202      	movs	r2, #2
 8007c00:	2181      	movs	r1, #129	; 0x81
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f001 ffa3 	bl	8009b4e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007c0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c12:	2202      	movs	r2, #2
 8007c14:	2101      	movs	r1, #1
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f001 ff99 	bl	8009b4e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2210      	movs	r2, #16
 8007c28:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8007c2c:	e016      	b.n	8007c5c <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007c2e:	2340      	movs	r3, #64	; 0x40
 8007c30:	2202      	movs	r2, #2
 8007c32:	2181      	movs	r1, #129	; 0x81
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f001 ff8a 	bl	8009b4e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007c40:	2340      	movs	r3, #64	; 0x40
 8007c42:	2202      	movs	r2, #2
 8007c44:	2101      	movs	r1, #1
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f001 ff81 	bl	8009b4e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2210      	movs	r2, #16
 8007c58:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007c5c:	2308      	movs	r3, #8
 8007c5e:	2203      	movs	r2, #3
 8007c60:	2182      	movs	r1, #130	; 0x82
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f001 ff73 	bl	8009b4e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	7c1b      	ldrb	r3, [r3, #16]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d109      	bne.n	8007ca6 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007c98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c9c:	2101      	movs	r1, #1
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f002 f844 	bl	8009d2c <USBD_LL_PrepareReceive>
 8007ca4:	e007      	b.n	8007cb6 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007cac:	2340      	movs	r3, #64	; 0x40
 8007cae:	2101      	movs	r1, #1
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f002 f83b 	bl	8009d2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007cb6:	2300      	movs	r3, #0
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3710      	adds	r7, #16
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b084      	sub	sp, #16
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
 8007cc8:	460b      	mov	r3, r1
 8007cca:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007cd0:	2181      	movs	r1, #129	; 0x81
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f001 ff61 	bl	8009b9a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007cde:	2101      	movs	r1, #1
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f001 ff5a 	bl	8009b9a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007cee:	2182      	movs	r1, #130	; 0x82
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f001 ff52 	bl	8009b9a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00e      	beq.n	8007d2e <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d20:	4618      	mov	r0, r3
 8007d22:	f002 f895 	bl	8009e50 <free>
    pdev->pClassData = NULL;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8007d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d48:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d52:	2300      	movs	r3, #0
 8007d54:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	781b      	ldrb	r3, [r3, #0]
 8007d5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d03a      	beq.n	8007dd8 <USBD_CDC_Setup+0xa0>
 8007d62:	2b20      	cmp	r3, #32
 8007d64:	f040 8097 	bne.w	8007e96 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	88db      	ldrh	r3, [r3, #6]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d029      	beq.n	8007dc4 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	b25b      	sxtb	r3, r3
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	da11      	bge.n	8007d9e <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	683a      	ldr	r2, [r7, #0]
 8007d84:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8007d86:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007d88:	683a      	ldr	r2, [r7, #0]
 8007d8a:	88d2      	ldrh	r2, [r2, #6]
 8007d8c:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007d8e:	6939      	ldr	r1, [r7, #16]
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	88db      	ldrh	r3, [r3, #6]
 8007d94:	461a      	mov	r2, r3
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f001 fa9d 	bl	80092d6 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8007d9c:	e082      	b.n	8007ea4 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	785a      	ldrb	r2, [r3, #1]
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	88db      	ldrh	r3, [r3, #6]
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007db4:	6939      	ldr	r1, [r7, #16]
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	88db      	ldrh	r3, [r3, #6]
 8007dba:	461a      	mov	r2, r3
 8007dbc:	6878      	ldr	r0, [r7, #4]
 8007dbe:	f001 fab6 	bl	800932e <USBD_CtlPrepareRx>
    break;
 8007dc2:	e06f      	b.n	8007ea4 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	683a      	ldr	r2, [r7, #0]
 8007dce:	7850      	ldrb	r0, [r2, #1]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	6839      	ldr	r1, [r7, #0]
 8007dd4:	4798      	blx	r3
    break;
 8007dd6:	e065      	b.n	8007ea4 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	785b      	ldrb	r3, [r3, #1]
 8007ddc:	2b0b      	cmp	r3, #11
 8007dde:	d84f      	bhi.n	8007e80 <USBD_CDC_Setup+0x148>
 8007de0:	a201      	add	r2, pc, #4	; (adr r2, 8007de8 <USBD_CDC_Setup+0xb0>)
 8007de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007de6:	bf00      	nop
 8007de8:	08007e19 	.word	0x08007e19
 8007dec:	08007e8f 	.word	0x08007e8f
 8007df0:	08007e81 	.word	0x08007e81
 8007df4:	08007e81 	.word	0x08007e81
 8007df8:	08007e81 	.word	0x08007e81
 8007dfc:	08007e81 	.word	0x08007e81
 8007e00:	08007e81 	.word	0x08007e81
 8007e04:	08007e81 	.word	0x08007e81
 8007e08:	08007e81 	.word	0x08007e81
 8007e0c:	08007e81 	.word	0x08007e81
 8007e10:	08007e41 	.word	0x08007e41
 8007e14:	08007e69 	.word	0x08007e69
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e1e:	2b03      	cmp	r3, #3
 8007e20:	d107      	bne.n	8007e32 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007e22:	f107 030c 	add.w	r3, r7, #12
 8007e26:	2202      	movs	r2, #2
 8007e28:	4619      	mov	r1, r3
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f001 fa53 	bl	80092d6 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8007e30:	e030      	b.n	8007e94 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8007e32:	6839      	ldr	r1, [r7, #0]
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f001 f9dd 	bl	80091f4 <USBD_CtlError>
        ret = USBD_FAIL;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	75fb      	strb	r3, [r7, #23]
      break;
 8007e3e:	e029      	b.n	8007e94 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e46:	2b03      	cmp	r3, #3
 8007e48:	d107      	bne.n	8007e5a <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007e4a:	f107 030f 	add.w	r3, r7, #15
 8007e4e:	2201      	movs	r2, #1
 8007e50:	4619      	mov	r1, r3
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f001 fa3f 	bl	80092d6 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8007e58:	e01c      	b.n	8007e94 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8007e5a:	6839      	ldr	r1, [r7, #0]
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f001 f9c9 	bl	80091f4 <USBD_CtlError>
        ret = USBD_FAIL;
 8007e62:	2303      	movs	r3, #3
 8007e64:	75fb      	strb	r3, [r7, #23]
      break;
 8007e66:	e015      	b.n	8007e94 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e6e:	2b03      	cmp	r3, #3
 8007e70:	d00f      	beq.n	8007e92 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8007e72:	6839      	ldr	r1, [r7, #0]
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f001 f9bd 	bl	80091f4 <USBD_CtlError>
        ret = USBD_FAIL;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8007e7e:	e008      	b.n	8007e92 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8007e80:	6839      	ldr	r1, [r7, #0]
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f001 f9b6 	bl	80091f4 <USBD_CtlError>
      ret = USBD_FAIL;
 8007e88:	2303      	movs	r3, #3
 8007e8a:	75fb      	strb	r3, [r7, #23]
      break;
 8007e8c:	e002      	b.n	8007e94 <USBD_CDC_Setup+0x15c>
      break;
 8007e8e:	bf00      	nop
 8007e90:	e008      	b.n	8007ea4 <USBD_CDC_Setup+0x16c>
      break;
 8007e92:	bf00      	nop
    }
    break;
 8007e94:	e006      	b.n	8007ea4 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8007e96:	6839      	ldr	r1, [r7, #0]
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f001 f9ab 	bl	80091f4 <USBD_CtlError>
    ret = USBD_FAIL;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	75fb      	strb	r3, [r7, #23]
    break;
 8007ea2:	bf00      	nop
  }

  return (uint8_t)ret;
 8007ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3718      	adds	r7, #24
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop

08007eb0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	460b      	mov	r3, r1
 8007eba:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007ec2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d101      	bne.n	8007ed2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e049      	b.n	8007f66 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ed8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007eda:	78fa      	ldrb	r2, [r7, #3]
 8007edc:	6879      	ldr	r1, [r7, #4]
 8007ede:	4613      	mov	r3, r2
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	4413      	add	r3, r2
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	440b      	add	r3, r1
 8007ee8:	3318      	adds	r3, #24
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d029      	beq.n	8007f44 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007ef0:	78fa      	ldrb	r2, [r7, #3]
 8007ef2:	6879      	ldr	r1, [r7, #4]
 8007ef4:	4613      	mov	r3, r2
 8007ef6:	009b      	lsls	r3, r3, #2
 8007ef8:	4413      	add	r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	440b      	add	r3, r1
 8007efe:	3318      	adds	r3, #24
 8007f00:	681a      	ldr	r2, [r3, #0]
 8007f02:	78f9      	ldrb	r1, [r7, #3]
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	460b      	mov	r3, r1
 8007f08:	00db      	lsls	r3, r3, #3
 8007f0a:	1a5b      	subs	r3, r3, r1
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	4403      	add	r3, r0
 8007f10:	3344      	adds	r3, #68	; 0x44
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	fbb2 f1f3 	udiv	r1, r2, r3
 8007f18:	fb03 f301 	mul.w	r3, r3, r1
 8007f1c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d110      	bne.n	8007f44 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8007f22:	78fa      	ldrb	r2, [r7, #3]
 8007f24:	6879      	ldr	r1, [r7, #4]
 8007f26:	4613      	mov	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	4413      	add	r3, r2
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	440b      	add	r3, r1
 8007f30:	3318      	adds	r3, #24
 8007f32:	2200      	movs	r2, #0
 8007f34:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007f36:	78f9      	ldrb	r1, [r7, #3]
 8007f38:	2300      	movs	r3, #0
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f001 fed4 	bl	8009cea <USBD_LL_Transmit>
 8007f42:	e00f      	b.n	8007f64 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007f52:	691b      	ldr	r3, [r3, #16]
 8007f54:	68ba      	ldr	r2, [r7, #8]
 8007f56:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007f5a:	68ba      	ldr	r2, [r7, #8]
 8007f5c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007f60:	78fa      	ldrb	r2, [r7, #3]
 8007f62:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3710      	adds	r7, #16
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}

08007f6e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007f6e:	b580      	push	{r7, lr}
 8007f70:	b084      	sub	sp, #16
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
 8007f76:	460b      	mov	r3, r1
 8007f78:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f80:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d101      	bne.n	8007f90 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007f8c:	2303      	movs	r3, #3
 8007f8e:	e015      	b.n	8007fbc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007f90:	78fb      	ldrb	r3, [r7, #3]
 8007f92:	4619      	mov	r1, r3
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f001 feea 	bl	8009d6e <USBD_LL_GetRxDataSize>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007fb0:	68fa      	ldr	r2, [r7, #12]
 8007fb2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007fb6:	4611      	mov	r1, r2
 8007fb8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3710      	adds	r7, #16
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007fd2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d015      	beq.n	800800a <USBD_CDC_EP0_RxReady+0x46>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007fe4:	2bff      	cmp	r3, #255	; 0xff
 8007fe6:	d010      	beq.n	800800a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	68fa      	ldr	r2, [r7, #12]
 8007ff2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8007ff6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007ff8:	68fa      	ldr	r2, [r7, #12]
 8007ffa:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007ffe:	b292      	uxth	r2, r2
 8008000:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	22ff      	movs	r2, #255	; 0xff
 8008006:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	3710      	adds	r7, #16
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2243      	movs	r2, #67	; 0x43
 8008020:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008022:	4b03      	ldr	r3, [pc, #12]	; (8008030 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008024:	4618      	mov	r0, r3
 8008026:	370c      	adds	r7, #12
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr
 8008030:	20000094 	.word	0x20000094

08008034 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2243      	movs	r2, #67	; 0x43
 8008040:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8008042:	4b03      	ldr	r3, [pc, #12]	; (8008050 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008044:	4618      	mov	r0, r3
 8008046:	370c      	adds	r7, #12
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr
 8008050:	20000050 	.word	0x20000050

08008054 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2243      	movs	r2, #67	; 0x43
 8008060:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8008062:	4b03      	ldr	r3, [pc, #12]	; (8008070 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008064:	4618      	mov	r0, r3
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr
 8008070:	200000d8 	.word	0x200000d8

08008074 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	220a      	movs	r2, #10
 8008080:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008082:	4b03      	ldr	r3, [pc, #12]	; (8008090 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008084:	4618      	mov	r0, r3
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr
 8008090:	2000000c 	.word	0x2000000c

08008094 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008094:	b480      	push	{r7}
 8008096:	b083      	sub	sp, #12
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d101      	bne.n	80080a8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e004      	b.n	80080b2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	683a      	ldr	r2, [r7, #0]
 80080ac:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	370c      	adds	r7, #12
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr

080080be <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80080be:	b480      	push	{r7}
 80080c0:	b087      	sub	sp, #28
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	60f8      	str	r0, [r7, #12]
 80080c6:	60b9      	str	r1, [r7, #8]
 80080c8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80080d0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	68ba      	ldr	r2, [r7, #8]
 80080d6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80080e2:	2300      	movs	r3, #0
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	371c      	adds	r7, #28
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b085      	sub	sp, #20
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008100:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	683a      	ldr	r2, [r7, #0]
 8008106:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3714      	adds	r7, #20
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr

08008118 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008126:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008128:	2301      	movs	r3, #1
 800812a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008132:	2b00      	cmp	r3, #0
 8008134:	d101      	bne.n	800813a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008136:	2303      	movs	r3, #3
 8008138:	e01a      	b.n	8008170 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008140:	2b00      	cmp	r3, #0
 8008142:	d114      	bne.n	800816e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	2201      	movs	r2, #1
 8008148:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008162:	2181      	movs	r1, #129	; 0x81
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f001 fdc0 	bl	8009cea <USBD_LL_Transmit>

    ret = USBD_OK;
 800816a:	2300      	movs	r3, #0
 800816c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800816e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008186:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800818e:	2b00      	cmp	r3, #0
 8008190:	d101      	bne.n	8008196 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008192:	2303      	movs	r3, #3
 8008194:	e016      	b.n	80081c4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	7c1b      	ldrb	r3, [r3, #16]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d109      	bne.n	80081b2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80081a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80081a8:	2101      	movs	r1, #1
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f001 fdbe 	bl	8009d2c <USBD_LL_PrepareReceive>
 80081b0:	e007      	b.n	80081c2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80081b8:	2340      	movs	r3, #64	; 0x40
 80081ba:	2101      	movs	r1, #1
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f001 fdb5 	bl	8009d2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	60b9      	str	r1, [r7, #8]
 80081d6:	4613      	mov	r3, r2
 80081d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d101      	bne.n	80081e4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80081e0:	2303      	movs	r3, #3
 80081e2:	e025      	b.n	8008230 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d003      	beq.n	80081f6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d003      	beq.n	8008208 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2200      	movs	r2, #0
 8008204:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d003      	beq.n	8008216 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	68ba      	ldr	r2, [r7, #8]
 8008212:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2201      	movs	r2, #1
 800821a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	79fa      	ldrb	r2, [r7, #7]
 8008222:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008224:	68f8      	ldr	r0, [r7, #12]
 8008226:	f001 fc2b 	bl	8009a80 <USBD_LL_Init>
 800822a:	4603      	mov	r3, r0
 800822c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800822e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008230:	4618      	mov	r0, r3
 8008232:	3718      	adds	r7, #24
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008242:	2300      	movs	r3, #0
 8008244:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d101      	bne.n	8008250 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800824c:	2303      	movs	r3, #3
 800824e:	e010      	b.n	8008272 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	683a      	ldr	r2, [r7, #0]
 8008254:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800825e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008260:	f107 020e 	add.w	r2, r7, #14
 8008264:	4610      	mov	r0, r2
 8008266:	4798      	blx	r3
 8008268:	4602      	mov	r2, r0
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8008270:	2300      	movs	r3, #0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3710      	adds	r7, #16
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}

0800827a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800827a:	b580      	push	{r7, lr}
 800827c:	b082      	sub	sp, #8
 800827e:	af00      	add	r7, sp, #0
 8008280:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f001 fc48 	bl	8009b18 <USBD_LL_Start>
 8008288:	4603      	mov	r3, r0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008292:	b480      	push	{r7}
 8008294:	b083      	sub	sp, #12
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800829a:	2300      	movs	r3, #0
}
 800829c:	4618      	mov	r0, r3
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	460b      	mov	r3, r1
 80082b2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80082b4:	2303      	movs	r3, #3
 80082b6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d009      	beq.n	80082d6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	78fa      	ldrb	r2, [r7, #3]
 80082cc:	4611      	mov	r1, r2
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	4798      	blx	r3
 80082d2:	4603      	mov	r3, r0
 80082d4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80082d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3710      	adds	r7, #16
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	460b      	mov	r3, r1
 80082ea:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d007      	beq.n	8008306 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	78fa      	ldrb	r2, [r7, #3]
 8008300:	4611      	mov	r1, r2
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	4798      	blx	r3
  }

  return USBD_OK;
 8008306:	2300      	movs	r3, #0
}
 8008308:	4618      	mov	r0, r3
 800830a:	3708      	adds	r7, #8
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008320:	6839      	ldr	r1, [r7, #0]
 8008322:	4618      	mov	r0, r3
 8008324:	f000 ff2c 	bl	8009180 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008336:	461a      	mov	r2, r3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008344:	f003 031f 	and.w	r3, r3, #31
 8008348:	2b01      	cmp	r3, #1
 800834a:	d00e      	beq.n	800836a <USBD_LL_SetupStage+0x5a>
 800834c:	2b01      	cmp	r3, #1
 800834e:	d302      	bcc.n	8008356 <USBD_LL_SetupStage+0x46>
 8008350:	2b02      	cmp	r3, #2
 8008352:	d014      	beq.n	800837e <USBD_LL_SetupStage+0x6e>
 8008354:	e01d      	b.n	8008392 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800835c:	4619      	mov	r1, r3
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 fa18 	bl	8008794 <USBD_StdDevReq>
 8008364:	4603      	mov	r3, r0
 8008366:	73fb      	strb	r3, [r7, #15]
      break;
 8008368:	e020      	b.n	80083ac <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008370:	4619      	mov	r1, r3
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 fa7c 	bl	8008870 <USBD_StdItfReq>
 8008378:	4603      	mov	r3, r0
 800837a:	73fb      	strb	r3, [r7, #15]
      break;
 800837c:	e016      	b.n	80083ac <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008384:	4619      	mov	r1, r3
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 fab8 	bl	80088fc <USBD_StdEPReq>
 800838c:	4603      	mov	r3, r0
 800838e:	73fb      	strb	r3, [r7, #15]
      break;
 8008390:	e00c      	b.n	80083ac <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008398:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800839c:	b2db      	uxtb	r3, r3
 800839e:	4619      	mov	r1, r3
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f001 fc19 	bl	8009bd8 <USBD_LL_StallEP>
 80083a6:	4603      	mov	r3, r0
 80083a8:	73fb      	strb	r3, [r7, #15]
      break;
 80083aa:	bf00      	nop
  }

  return ret;
 80083ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3710      	adds	r7, #16
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}

080083b6 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80083b6:	b580      	push	{r7, lr}
 80083b8:	b086      	sub	sp, #24
 80083ba:	af00      	add	r7, sp, #0
 80083bc:	60f8      	str	r0, [r7, #12]
 80083be:	460b      	mov	r3, r1
 80083c0:	607a      	str	r2, [r7, #4]
 80083c2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80083c4:	7afb      	ldrb	r3, [r7, #11]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d137      	bne.n	800843a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80083d0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80083d8:	2b03      	cmp	r3, #3
 80083da:	d14a      	bne.n	8008472 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	689a      	ldr	r2, [r3, #8]
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d913      	bls.n	8008410 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	689a      	ldr	r2, [r3, #8]
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	68db      	ldr	r3, [r3, #12]
 80083f0:	1ad2      	subs	r2, r2, r3
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	68da      	ldr	r2, [r3, #12]
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	4293      	cmp	r3, r2
 8008400:	bf28      	it	cs
 8008402:	4613      	movcs	r3, r2
 8008404:	461a      	mov	r2, r3
 8008406:	6879      	ldr	r1, [r7, #4]
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f000 ffad 	bl	8009368 <USBD_CtlContinueRx>
 800840e:	e030      	b.n	8008472 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d00a      	beq.n	8008432 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008422:	2b03      	cmp	r3, #3
 8008424:	d105      	bne.n	8008432 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800842c:	691b      	ldr	r3, [r3, #16]
 800842e:	68f8      	ldr	r0, [r7, #12]
 8008430:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8008432:	68f8      	ldr	r0, [r7, #12]
 8008434:	f000 ffa9 	bl	800938a <USBD_CtlSendStatus>
 8008438:	e01b      	b.n	8008472 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008440:	699b      	ldr	r3, [r3, #24]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d013      	beq.n	800846e <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800844c:	2b03      	cmp	r3, #3
 800844e:	d10e      	bne.n	800846e <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008456:	699b      	ldr	r3, [r3, #24]
 8008458:	7afa      	ldrb	r2, [r7, #11]
 800845a:	4611      	mov	r1, r2
 800845c:	68f8      	ldr	r0, [r7, #12]
 800845e:	4798      	blx	r3
 8008460:	4603      	mov	r3, r0
 8008462:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8008464:	7dfb      	ldrb	r3, [r7, #23]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d003      	beq.n	8008472 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800846a:	7dfb      	ldrb	r3, [r7, #23]
 800846c:	e002      	b.n	8008474 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800846e:	2303      	movs	r3, #3
 8008470:	e000      	b.n	8008474 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	3718      	adds	r7, #24
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b086      	sub	sp, #24
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	460b      	mov	r3, r1
 8008486:	607a      	str	r2, [r7, #4]
 8008488:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800848a:	7afb      	ldrb	r3, [r7, #11]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d16a      	bne.n	8008566 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	3314      	adds	r3, #20
 8008494:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800849c:	2b02      	cmp	r3, #2
 800849e:	d155      	bne.n	800854c <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	689a      	ldr	r2, [r3, #8]
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	68db      	ldr	r3, [r3, #12]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d914      	bls.n	80084d6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	689a      	ldr	r2, [r3, #8]
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	68db      	ldr	r3, [r3, #12]
 80084b4:	1ad2      	subs	r2, r2, r3
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	461a      	mov	r2, r3
 80084c0:	6879      	ldr	r1, [r7, #4]
 80084c2:	68f8      	ldr	r0, [r7, #12]
 80084c4:	f000 ff22 	bl	800930c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80084c8:	2300      	movs	r3, #0
 80084ca:	2200      	movs	r2, #0
 80084cc:	2100      	movs	r1, #0
 80084ce:	68f8      	ldr	r0, [r7, #12]
 80084d0:	f001 fc2c 	bl	8009d2c <USBD_LL_PrepareReceive>
 80084d4:	e03a      	b.n	800854c <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	68da      	ldr	r2, [r3, #12]
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d11c      	bne.n	800851c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	685a      	ldr	r2, [r3, #4]
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d316      	bcc.n	800851c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	685a      	ldr	r2, [r3, #4]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d20f      	bcs.n	800851c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80084fc:	2200      	movs	r2, #0
 80084fe:	2100      	movs	r1, #0
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	f000 ff03 	bl	800930c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2200      	movs	r2, #0
 800850a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800850e:	2300      	movs	r3, #0
 8008510:	2200      	movs	r2, #0
 8008512:	2100      	movs	r1, #0
 8008514:	68f8      	ldr	r0, [r7, #12]
 8008516:	f001 fc09 	bl	8009d2c <USBD_LL_PrepareReceive>
 800851a:	e017      	b.n	800854c <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008522:	68db      	ldr	r3, [r3, #12]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d00a      	beq.n	800853e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800852e:	2b03      	cmp	r3, #3
 8008530:	d105      	bne.n	800853e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008538:	68db      	ldr	r3, [r3, #12]
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800853e:	2180      	movs	r1, #128	; 0x80
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f001 fb49 	bl	8009bd8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008546:	68f8      	ldr	r0, [r7, #12]
 8008548:	f000 ff32 	bl	80093b0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008552:	2b01      	cmp	r3, #1
 8008554:	d123      	bne.n	800859e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008556:	68f8      	ldr	r0, [r7, #12]
 8008558:	f7ff fe9b 	bl	8008292 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2200      	movs	r2, #0
 8008560:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008564:	e01b      	b.n	800859e <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800856c:	695b      	ldr	r3, [r3, #20]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d013      	beq.n	800859a <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008578:	2b03      	cmp	r3, #3
 800857a:	d10e      	bne.n	800859a <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008582:	695b      	ldr	r3, [r3, #20]
 8008584:	7afa      	ldrb	r2, [r7, #11]
 8008586:	4611      	mov	r1, r2
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	4798      	blx	r3
 800858c:	4603      	mov	r3, r0
 800858e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8008590:	7dfb      	ldrb	r3, [r7, #23]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d003      	beq.n	800859e <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8008596:	7dfb      	ldrb	r3, [r7, #23]
 8008598:	e002      	b.n	80085a0 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800859a:	2303      	movs	r3, #3
 800859c:	e000      	b.n	80085a0 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3718      	adds	r7, #24
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2200      	movs	r2, #0
 80085bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d009      	beq.n	80085ec <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	6852      	ldr	r2, [r2, #4]
 80085e4:	b2d2      	uxtb	r2, r2
 80085e6:	4611      	mov	r1, r2
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80085ec:	2340      	movs	r3, #64	; 0x40
 80085ee:	2200      	movs	r2, #0
 80085f0:	2100      	movs	r1, #0
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f001 faab 	bl	8009b4e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2240      	movs	r2, #64	; 0x40
 8008604:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008608:	2340      	movs	r3, #64	; 0x40
 800860a:	2200      	movs	r2, #0
 800860c:	2180      	movs	r1, #128	; 0x80
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f001 fa9d 	bl	8009b4e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2240      	movs	r2, #64	; 0x40
 800861e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	4618      	mov	r0, r3
 8008624:	3708      	adds	r7, #8
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800862a:	b480      	push	{r7}
 800862c:	b083      	sub	sp, #12
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
 8008632:	460b      	mov	r3, r1
 8008634:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	78fa      	ldrb	r2, [r7, #3]
 800863a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	370c      	adds	r7, #12
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr

0800864a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800864a:	b480      	push	{r7}
 800864c:	b083      	sub	sp, #12
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2204      	movs	r2, #4
 8008662:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008666:	2300      	movs	r3, #0
}
 8008668:	4618      	mov	r0, r3
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008682:	2b04      	cmp	r3, #4
 8008684:	d105      	bne.n	8008692 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	370c      	adds	r7, #12
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b082      	sub	sp, #8
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086ae:	2b03      	cmp	r3, #3
 80086b0:	d10b      	bne.n	80086ca <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086b8:	69db      	ldr	r3, [r3, #28]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d005      	beq.n	80086ca <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086c4:	69db      	ldr	r3, [r3, #28]
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80086ca:	2300      	movs	r3, #0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3708      	adds	r7, #8
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b083      	sub	sp, #12
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	460b      	mov	r3, r1
 80086de:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80086e0:	2300      	movs	r3, #0
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	370c      	adds	r7, #12
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr

080086ee <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80086ee:	b480      	push	{r7}
 80086f0:	b083      	sub	sp, #12
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
 80086f6:	460b      	mov	r3, r1
 80086f8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	370c      	adds	r7, #12
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008710:	2300      	movs	r3, #0
}
 8008712:	4618      	mov	r0, r3
 8008714:	370c      	adds	r7, #12
 8008716:	46bd      	mov	sp, r7
 8008718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871c:	4770      	bx	lr

0800871e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800871e:	b580      	push	{r7, lr}
 8008720:	b082      	sub	sp, #8
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008734:	2b00      	cmp	r3, #0
 8008736:	d009      	beq.n	800874c <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	6852      	ldr	r2, [r2, #4]
 8008744:	b2d2      	uxtb	r2, r2
 8008746:	4611      	mov	r1, r2
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	4798      	blx	r3
  }

  return USBD_OK;
 800874c:	2300      	movs	r3, #0
}
 800874e:	4618      	mov	r0, r3
 8008750:	3708      	adds	r7, #8
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008756:	b480      	push	{r7}
 8008758:	b087      	sub	sp, #28
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	781b      	ldrb	r3, [r3, #0]
 8008766:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	3301      	adds	r3, #1
 800876c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008774:	8a3b      	ldrh	r3, [r7, #16]
 8008776:	021b      	lsls	r3, r3, #8
 8008778:	b21a      	sxth	r2, r3
 800877a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800877e:	4313      	orrs	r3, r2
 8008780:	b21b      	sxth	r3, r3
 8008782:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008784:	89fb      	ldrh	r3, [r7, #14]
}
 8008786:	4618      	mov	r0, r3
 8008788:	371c      	adds	r7, #28
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
	...

08008794 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800879e:	2300      	movs	r3, #0
 80087a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80087aa:	2b20      	cmp	r3, #32
 80087ac:	d004      	beq.n	80087b8 <USBD_StdDevReq+0x24>
 80087ae:	2b40      	cmp	r3, #64	; 0x40
 80087b0:	d002      	beq.n	80087b8 <USBD_StdDevReq+0x24>
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d00a      	beq.n	80087cc <USBD_StdDevReq+0x38>
 80087b6:	e050      	b.n	800885a <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	6839      	ldr	r1, [r7, #0]
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	4798      	blx	r3
 80087c6:	4603      	mov	r3, r0
 80087c8:	73fb      	strb	r3, [r7, #15]
    break;
 80087ca:	e04b      	b.n	8008864 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	785b      	ldrb	r3, [r3, #1]
 80087d0:	2b09      	cmp	r3, #9
 80087d2:	d83c      	bhi.n	800884e <USBD_StdDevReq+0xba>
 80087d4:	a201      	add	r2, pc, #4	; (adr r2, 80087dc <USBD_StdDevReq+0x48>)
 80087d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087da:	bf00      	nop
 80087dc:	08008831 	.word	0x08008831
 80087e0:	08008845 	.word	0x08008845
 80087e4:	0800884f 	.word	0x0800884f
 80087e8:	0800883b 	.word	0x0800883b
 80087ec:	0800884f 	.word	0x0800884f
 80087f0:	0800880f 	.word	0x0800880f
 80087f4:	08008805 	.word	0x08008805
 80087f8:	0800884f 	.word	0x0800884f
 80087fc:	08008827 	.word	0x08008827
 8008800:	08008819 	.word	0x08008819
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8008804:	6839      	ldr	r1, [r7, #0]
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 f9ce 	bl	8008ba8 <USBD_GetDescriptor>
      break;
 800880c:	e024      	b.n	8008858 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800880e:	6839      	ldr	r1, [r7, #0]
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 fb33 	bl	8008e7c <USBD_SetAddress>
      break;
 8008816:	e01f      	b.n	8008858 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8008818:	6839      	ldr	r1, [r7, #0]
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 fb70 	bl	8008f00 <USBD_SetConfig>
 8008820:	4603      	mov	r3, r0
 8008822:	73fb      	strb	r3, [r7, #15]
      break;
 8008824:	e018      	b.n	8008858 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8008826:	6839      	ldr	r1, [r7, #0]
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f000 fc0d 	bl	8009048 <USBD_GetConfig>
      break;
 800882e:	e013      	b.n	8008858 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8008830:	6839      	ldr	r1, [r7, #0]
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 fc3c 	bl	80090b0 <USBD_GetStatus>
      break;
 8008838:	e00e      	b.n	8008858 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800883a:	6839      	ldr	r1, [r7, #0]
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 fc6a 	bl	8009116 <USBD_SetFeature>
      break;
 8008842:	e009      	b.n	8008858 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8008844:	6839      	ldr	r1, [r7, #0]
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 fc79 	bl	800913e <USBD_ClrFeature>
      break;
 800884c:	e004      	b.n	8008858 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800884e:	6839      	ldr	r1, [r7, #0]
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 fccf 	bl	80091f4 <USBD_CtlError>
      break;
 8008856:	bf00      	nop
    }
    break;
 8008858:	e004      	b.n	8008864 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800885a:	6839      	ldr	r1, [r7, #0]
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fcc9 	bl	80091f4 <USBD_CtlError>
    break;
 8008862:	bf00      	nop
  }

  return ret;
 8008864:	7bfb      	ldrb	r3, [r7, #15]
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop

08008870 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b084      	sub	sp, #16
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800887a:	2300      	movs	r3, #0
 800887c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008886:	2b20      	cmp	r3, #32
 8008888:	d003      	beq.n	8008892 <USBD_StdItfReq+0x22>
 800888a:	2b40      	cmp	r3, #64	; 0x40
 800888c:	d001      	beq.n	8008892 <USBD_StdItfReq+0x22>
 800888e:	2b00      	cmp	r3, #0
 8008890:	d12a      	bne.n	80088e8 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008898:	3b01      	subs	r3, #1
 800889a:	2b02      	cmp	r3, #2
 800889c:	d81d      	bhi.n	80088da <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	889b      	ldrh	r3, [r3, #4]
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d813      	bhi.n	80088d0 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	6839      	ldr	r1, [r7, #0]
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	4798      	blx	r3
 80088b6:	4603      	mov	r3, r0
 80088b8:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	88db      	ldrh	r3, [r3, #6]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d110      	bne.n	80088e4 <USBD_StdItfReq+0x74>
 80088c2:	7bfb      	ldrb	r3, [r7, #15]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d10d      	bne.n	80088e4 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f000 fd5e 	bl	800938a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80088ce:	e009      	b.n	80088e4 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 80088d0:	6839      	ldr	r1, [r7, #0]
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 fc8e 	bl	80091f4 <USBD_CtlError>
      break;
 80088d8:	e004      	b.n	80088e4 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 80088da:	6839      	ldr	r1, [r7, #0]
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 fc89 	bl	80091f4 <USBD_CtlError>
      break;
 80088e2:	e000      	b.n	80088e6 <USBD_StdItfReq+0x76>
      break;
 80088e4:	bf00      	nop
    }
    break;
 80088e6:	e004      	b.n	80088f2 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 80088e8:	6839      	ldr	r1, [r7, #0]
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 fc82 	bl	80091f4 <USBD_CtlError>
    break;
 80088f0:	bf00      	nop
  }

  return ret;
 80088f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	3710      	adds	r7, #16
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}

080088fc <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b084      	sub	sp, #16
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
 8008904:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008906:	2300      	movs	r3, #0
 8008908:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	889b      	ldrh	r3, [r3, #4]
 800890e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008918:	2b20      	cmp	r3, #32
 800891a:	d004      	beq.n	8008926 <USBD_StdEPReq+0x2a>
 800891c:	2b40      	cmp	r3, #64	; 0x40
 800891e:	d002      	beq.n	8008926 <USBD_StdEPReq+0x2a>
 8008920:	2b00      	cmp	r3, #0
 8008922:	d00a      	beq.n	800893a <USBD_StdEPReq+0x3e>
 8008924:	e135      	b.n	8008b92 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	6839      	ldr	r1, [r7, #0]
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	4798      	blx	r3
 8008934:	4603      	mov	r3, r0
 8008936:	73fb      	strb	r3, [r7, #15]
    break;
 8008938:	e130      	b.n	8008b9c <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	785b      	ldrb	r3, [r3, #1]
 800893e:	2b01      	cmp	r3, #1
 8008940:	d03e      	beq.n	80089c0 <USBD_StdEPReq+0xc4>
 8008942:	2b03      	cmp	r3, #3
 8008944:	d002      	beq.n	800894c <USBD_StdEPReq+0x50>
 8008946:	2b00      	cmp	r3, #0
 8008948:	d077      	beq.n	8008a3a <USBD_StdEPReq+0x13e>
 800894a:	e11c      	b.n	8008b86 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008952:	2b02      	cmp	r3, #2
 8008954:	d002      	beq.n	800895c <USBD_StdEPReq+0x60>
 8008956:	2b03      	cmp	r3, #3
 8008958:	d015      	beq.n	8008986 <USBD_StdEPReq+0x8a>
 800895a:	e02b      	b.n	80089b4 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800895c:	7bbb      	ldrb	r3, [r7, #14]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00c      	beq.n	800897c <USBD_StdEPReq+0x80>
 8008962:	7bbb      	ldrb	r3, [r7, #14]
 8008964:	2b80      	cmp	r3, #128	; 0x80
 8008966:	d009      	beq.n	800897c <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008968:	7bbb      	ldrb	r3, [r7, #14]
 800896a:	4619      	mov	r1, r3
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f001 f933 	bl	8009bd8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008972:	2180      	movs	r1, #128	; 0x80
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f001 f92f 	bl	8009bd8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800897a:	e020      	b.n	80089be <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800897c:	6839      	ldr	r1, [r7, #0]
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 fc38 	bl	80091f4 <USBD_CtlError>
        break;
 8008984:	e01b      	b.n	80089be <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	885b      	ldrh	r3, [r3, #2]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d10e      	bne.n	80089ac <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800898e:	7bbb      	ldrb	r3, [r7, #14]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00b      	beq.n	80089ac <USBD_StdEPReq+0xb0>
 8008994:	7bbb      	ldrb	r3, [r7, #14]
 8008996:	2b80      	cmp	r3, #128	; 0x80
 8008998:	d008      	beq.n	80089ac <USBD_StdEPReq+0xb0>
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	88db      	ldrh	r3, [r3, #6]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d104      	bne.n	80089ac <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 80089a2:	7bbb      	ldrb	r3, [r7, #14]
 80089a4:	4619      	mov	r1, r3
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f001 f916 	bl	8009bd8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f000 fcec 	bl	800938a <USBD_CtlSendStatus>

        break;
 80089b2:	e004      	b.n	80089be <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 80089b4:	6839      	ldr	r1, [r7, #0]
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 fc1c 	bl	80091f4 <USBD_CtlError>
        break;
 80089bc:	bf00      	nop
      }
      break;
 80089be:	e0e7      	b.n	8008b90 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089c6:	2b02      	cmp	r3, #2
 80089c8:	d002      	beq.n	80089d0 <USBD_StdEPReq+0xd4>
 80089ca:	2b03      	cmp	r3, #3
 80089cc:	d015      	beq.n	80089fa <USBD_StdEPReq+0xfe>
 80089ce:	e02d      	b.n	8008a2c <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80089d0:	7bbb      	ldrb	r3, [r7, #14]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d00c      	beq.n	80089f0 <USBD_StdEPReq+0xf4>
 80089d6:	7bbb      	ldrb	r3, [r7, #14]
 80089d8:	2b80      	cmp	r3, #128	; 0x80
 80089da:	d009      	beq.n	80089f0 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80089dc:	7bbb      	ldrb	r3, [r7, #14]
 80089de:	4619      	mov	r1, r3
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f001 f8f9 	bl	8009bd8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80089e6:	2180      	movs	r1, #128	; 0x80
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f001 f8f5 	bl	8009bd8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80089ee:	e023      	b.n	8008a38 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 80089f0:	6839      	ldr	r1, [r7, #0]
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 fbfe 	bl	80091f4 <USBD_CtlError>
        break;
 80089f8:	e01e      	b.n	8008a38 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	885b      	ldrh	r3, [r3, #2]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d119      	bne.n	8008a36 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8008a02:	7bbb      	ldrb	r3, [r7, #14]
 8008a04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d004      	beq.n	8008a16 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008a0c:	7bbb      	ldrb	r3, [r7, #14]
 8008a0e:	4619      	mov	r1, r3
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f001 f900 	bl	8009c16 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 fcb7 	bl	800938a <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a22:	689b      	ldr	r3, [r3, #8]
 8008a24:	6839      	ldr	r1, [r7, #0]
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	4798      	blx	r3
        }
        break;
 8008a2a:	e004      	b.n	8008a36 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8008a2c:	6839      	ldr	r1, [r7, #0]
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 fbe0 	bl	80091f4 <USBD_CtlError>
        break;
 8008a34:	e000      	b.n	8008a38 <USBD_StdEPReq+0x13c>
        break;
 8008a36:	bf00      	nop
      }
      break;
 8008a38:	e0aa      	b.n	8008b90 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a40:	2b02      	cmp	r3, #2
 8008a42:	d002      	beq.n	8008a4a <USBD_StdEPReq+0x14e>
 8008a44:	2b03      	cmp	r3, #3
 8008a46:	d032      	beq.n	8008aae <USBD_StdEPReq+0x1b2>
 8008a48:	e097      	b.n	8008b7a <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a4a:	7bbb      	ldrb	r3, [r7, #14]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d007      	beq.n	8008a60 <USBD_StdEPReq+0x164>
 8008a50:	7bbb      	ldrb	r3, [r7, #14]
 8008a52:	2b80      	cmp	r3, #128	; 0x80
 8008a54:	d004      	beq.n	8008a60 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8008a56:	6839      	ldr	r1, [r7, #0]
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f000 fbcb 	bl	80091f4 <USBD_CtlError>
          break;
 8008a5e:	e091      	b.n	8008b84 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	da0b      	bge.n	8008a80 <USBD_StdEPReq+0x184>
 8008a68:	7bbb      	ldrb	r3, [r7, #14]
 8008a6a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008a6e:	4613      	mov	r3, r2
 8008a70:	009b      	lsls	r3, r3, #2
 8008a72:	4413      	add	r3, r2
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	3310      	adds	r3, #16
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	4413      	add	r3, r2
 8008a7c:	3304      	adds	r3, #4
 8008a7e:	e00b      	b.n	8008a98 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008a80:	7bbb      	ldrb	r3, [r7, #14]
 8008a82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a86:	4613      	mov	r3, r2
 8008a88:	009b      	lsls	r3, r3, #2
 8008a8a:	4413      	add	r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	4413      	add	r3, r2
 8008a96:	3304      	adds	r3, #4
 8008a98:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fc15 	bl	80092d6 <USBD_CtlSendData>
        break;
 8008aac:	e06a      	b.n	8008b84 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8008aae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	da11      	bge.n	8008ada <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008ab6:	7bbb      	ldrb	r3, [r7, #14]
 8008ab8:	f003 020f 	and.w	r2, r3, #15
 8008abc:	6879      	ldr	r1, [r7, #4]
 8008abe:	4613      	mov	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	4413      	add	r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	440b      	add	r3, r1
 8008ac8:	3324      	adds	r3, #36	; 0x24
 8008aca:	881b      	ldrh	r3, [r3, #0]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d117      	bne.n	8008b00 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008ad0:	6839      	ldr	r1, [r7, #0]
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 fb8e 	bl	80091f4 <USBD_CtlError>
            break;
 8008ad8:	e054      	b.n	8008b84 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008ada:	7bbb      	ldrb	r3, [r7, #14]
 8008adc:	f003 020f 	and.w	r2, r3, #15
 8008ae0:	6879      	ldr	r1, [r7, #4]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	4413      	add	r3, r2
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	440b      	add	r3, r1
 8008aec:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008af0:	881b      	ldrh	r3, [r3, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d104      	bne.n	8008b00 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008af6:	6839      	ldr	r1, [r7, #0]
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f000 fb7b 	bl	80091f4 <USBD_CtlError>
            break;
 8008afe:	e041      	b.n	8008b84 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	da0b      	bge.n	8008b20 <USBD_StdEPReq+0x224>
 8008b08:	7bbb      	ldrb	r3, [r7, #14]
 8008b0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008b0e:	4613      	mov	r3, r2
 8008b10:	009b      	lsls	r3, r3, #2
 8008b12:	4413      	add	r3, r2
 8008b14:	009b      	lsls	r3, r3, #2
 8008b16:	3310      	adds	r3, #16
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	3304      	adds	r3, #4
 8008b1e:	e00b      	b.n	8008b38 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008b20:	7bbb      	ldrb	r3, [r7, #14]
 8008b22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b26:	4613      	mov	r3, r2
 8008b28:	009b      	lsls	r3, r3, #2
 8008b2a:	4413      	add	r3, r2
 8008b2c:	009b      	lsls	r3, r3, #2
 8008b2e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	4413      	add	r3, r2
 8008b36:	3304      	adds	r3, #4
 8008b38:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008b3a:	7bbb      	ldrb	r3, [r7, #14]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d002      	beq.n	8008b46 <USBD_StdEPReq+0x24a>
 8008b40:	7bbb      	ldrb	r3, [r7, #14]
 8008b42:	2b80      	cmp	r3, #128	; 0x80
 8008b44:	d103      	bne.n	8008b4e <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	601a      	str	r2, [r3, #0]
 8008b4c:	e00e      	b.n	8008b6c <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008b4e:	7bbb      	ldrb	r3, [r7, #14]
 8008b50:	4619      	mov	r1, r3
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f001 f87e 	bl	8009c54 <USBD_LL_IsStallEP>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d003      	beq.n	8008b66 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	2201      	movs	r2, #1
 8008b62:	601a      	str	r2, [r3, #0]
 8008b64:	e002      	b.n	8008b6c <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	2202      	movs	r2, #2
 8008b70:	4619      	mov	r1, r3
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 fbaf 	bl	80092d6 <USBD_CtlSendData>
          break;
 8008b78:	e004      	b.n	8008b84 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8008b7a:	6839      	ldr	r1, [r7, #0]
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 fb39 	bl	80091f4 <USBD_CtlError>
        break;
 8008b82:	bf00      	nop
      }
      break;
 8008b84:	e004      	b.n	8008b90 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8008b86:	6839      	ldr	r1, [r7, #0]
 8008b88:	6878      	ldr	r0, [r7, #4]
 8008b8a:	f000 fb33 	bl	80091f4 <USBD_CtlError>
      break;
 8008b8e:	bf00      	nop
    }
    break;
 8008b90:	e004      	b.n	8008b9c <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8008b92:	6839      	ldr	r1, [r7, #0]
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fb2d 	bl	80091f4 <USBD_CtlError>
    break;
 8008b9a:	bf00      	nop
  }

  return ret;
 8008b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3710      	adds	r7, #16
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
	...

08008ba8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b084      	sub	sp, #16
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	885b      	ldrh	r3, [r3, #2]
 8008bc2:	0a1b      	lsrs	r3, r3, #8
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	3b01      	subs	r3, #1
 8008bc8:	2b06      	cmp	r3, #6
 8008bca:	f200 8128 	bhi.w	8008e1e <USBD_GetDescriptor+0x276>
 8008bce:	a201      	add	r2, pc, #4	; (adr r2, 8008bd4 <USBD_GetDescriptor+0x2c>)
 8008bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bd4:	08008bf1 	.word	0x08008bf1
 8008bd8:	08008c09 	.word	0x08008c09
 8008bdc:	08008c49 	.word	0x08008c49
 8008be0:	08008e1f 	.word	0x08008e1f
 8008be4:	08008e1f 	.word	0x08008e1f
 8008be8:	08008dbf 	.word	0x08008dbf
 8008bec:	08008deb 	.word	0x08008deb
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	687a      	ldr	r2, [r7, #4]
 8008bfa:	7c12      	ldrb	r2, [r2, #16]
 8008bfc:	f107 0108 	add.w	r1, r7, #8
 8008c00:	4610      	mov	r0, r2
 8008c02:	4798      	blx	r3
 8008c04:	60f8      	str	r0, [r7, #12]
    break;
 8008c06:	e112      	b.n	8008e2e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	7c1b      	ldrb	r3, [r3, #16]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d10d      	bne.n	8008c2c <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c18:	f107 0208 	add.w	r2, r7, #8
 8008c1c:	4610      	mov	r0, r2
 8008c1e:	4798      	blx	r3
 8008c20:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	3301      	adds	r3, #1
 8008c26:	2202      	movs	r2, #2
 8008c28:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8008c2a:	e100      	b.n	8008e2e <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c34:	f107 0208 	add.w	r2, r7, #8
 8008c38:	4610      	mov	r0, r2
 8008c3a:	4798      	blx	r3
 8008c3c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	3301      	adds	r3, #1
 8008c42:	2202      	movs	r2, #2
 8008c44:	701a      	strb	r2, [r3, #0]
    break;
 8008c46:	e0f2      	b.n	8008e2e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	885b      	ldrh	r3, [r3, #2]
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	2b05      	cmp	r3, #5
 8008c50:	f200 80ac 	bhi.w	8008dac <USBD_GetDescriptor+0x204>
 8008c54:	a201      	add	r2, pc, #4	; (adr r2, 8008c5c <USBD_GetDescriptor+0xb4>)
 8008c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c5a:	bf00      	nop
 8008c5c:	08008c75 	.word	0x08008c75
 8008c60:	08008ca9 	.word	0x08008ca9
 8008c64:	08008cdd 	.word	0x08008cdd
 8008c68:	08008d11 	.word	0x08008d11
 8008c6c:	08008d45 	.word	0x08008d45
 8008c70:	08008d79 	.word	0x08008d79
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d00b      	beq.n	8008c98 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	7c12      	ldrb	r2, [r2, #16]
 8008c8c:	f107 0108 	add.w	r1, r7, #8
 8008c90:	4610      	mov	r0, r2
 8008c92:	4798      	blx	r3
 8008c94:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c96:	e091      	b.n	8008dbc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008c98:	6839      	ldr	r1, [r7, #0]
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 faaa 	bl	80091f4 <USBD_CtlError>
        err++;
 8008ca0:	7afb      	ldrb	r3, [r7, #11]
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	72fb      	strb	r3, [r7, #11]
      break;
 8008ca6:	e089      	b.n	8008dbc <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d00b      	beq.n	8008ccc <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cba:	689b      	ldr	r3, [r3, #8]
 8008cbc:	687a      	ldr	r2, [r7, #4]
 8008cbe:	7c12      	ldrb	r2, [r2, #16]
 8008cc0:	f107 0108 	add.w	r1, r7, #8
 8008cc4:	4610      	mov	r0, r2
 8008cc6:	4798      	blx	r3
 8008cc8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008cca:	e077      	b.n	8008dbc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008ccc:	6839      	ldr	r1, [r7, #0]
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 fa90 	bl	80091f4 <USBD_CtlError>
        err++;
 8008cd4:	7afb      	ldrb	r3, [r7, #11]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	72fb      	strb	r3, [r7, #11]
      break;
 8008cda:	e06f      	b.n	8008dbc <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ce2:	68db      	ldr	r3, [r3, #12]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d00b      	beq.n	8008d00 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	7c12      	ldrb	r2, [r2, #16]
 8008cf4:	f107 0108 	add.w	r1, r7, #8
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	4798      	blx	r3
 8008cfc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008cfe:	e05d      	b.n	8008dbc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008d00:	6839      	ldr	r1, [r7, #0]
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 fa76 	bl	80091f4 <USBD_CtlError>
        err++;
 8008d08:	7afb      	ldrb	r3, [r7, #11]
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	72fb      	strb	r3, [r7, #11]
      break;
 8008d0e:	e055      	b.n	8008dbc <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d16:	691b      	ldr	r3, [r3, #16]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00b      	beq.n	8008d34 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d22:	691b      	ldr	r3, [r3, #16]
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	7c12      	ldrb	r2, [r2, #16]
 8008d28:	f107 0108 	add.w	r1, r7, #8
 8008d2c:	4610      	mov	r0, r2
 8008d2e:	4798      	blx	r3
 8008d30:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d32:	e043      	b.n	8008dbc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008d34:	6839      	ldr	r1, [r7, #0]
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 fa5c 	bl	80091f4 <USBD_CtlError>
        err++;
 8008d3c:	7afb      	ldrb	r3, [r7, #11]
 8008d3e:	3301      	adds	r3, #1
 8008d40:	72fb      	strb	r3, [r7, #11]
      break;
 8008d42:	e03b      	b.n	8008dbc <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d4a:	695b      	ldr	r3, [r3, #20]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d00b      	beq.n	8008d68 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d56:	695b      	ldr	r3, [r3, #20]
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	7c12      	ldrb	r2, [r2, #16]
 8008d5c:	f107 0108 	add.w	r1, r7, #8
 8008d60:	4610      	mov	r0, r2
 8008d62:	4798      	blx	r3
 8008d64:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d66:	e029      	b.n	8008dbc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008d68:	6839      	ldr	r1, [r7, #0]
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 fa42 	bl	80091f4 <USBD_CtlError>
        err++;
 8008d70:	7afb      	ldrb	r3, [r7, #11]
 8008d72:	3301      	adds	r3, #1
 8008d74:	72fb      	strb	r3, [r7, #11]
      break;
 8008d76:	e021      	b.n	8008dbc <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d7e:	699b      	ldr	r3, [r3, #24]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d00b      	beq.n	8008d9c <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d8a:	699b      	ldr	r3, [r3, #24]
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	7c12      	ldrb	r2, [r2, #16]
 8008d90:	f107 0108 	add.w	r1, r7, #8
 8008d94:	4610      	mov	r0, r2
 8008d96:	4798      	blx	r3
 8008d98:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d9a:	e00f      	b.n	8008dbc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008d9c:	6839      	ldr	r1, [r7, #0]
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 fa28 	bl	80091f4 <USBD_CtlError>
        err++;
 8008da4:	7afb      	ldrb	r3, [r7, #11]
 8008da6:	3301      	adds	r3, #1
 8008da8:	72fb      	strb	r3, [r7, #11]
      break;
 8008daa:	e007      	b.n	8008dbc <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8008dac:	6839      	ldr	r1, [r7, #0]
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 fa20 	bl	80091f4 <USBD_CtlError>
      err++;
 8008db4:	7afb      	ldrb	r3, [r7, #11]
 8008db6:	3301      	adds	r3, #1
 8008db8:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8008dba:	bf00      	nop
    }
    break;
 8008dbc:	e037      	b.n	8008e2e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	7c1b      	ldrb	r3, [r3, #16]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d109      	bne.n	8008dda <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dce:	f107 0208 	add.w	r2, r7, #8
 8008dd2:	4610      	mov	r0, r2
 8008dd4:	4798      	blx	r3
 8008dd6:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008dd8:	e029      	b.n	8008e2e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8008dda:	6839      	ldr	r1, [r7, #0]
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 fa09 	bl	80091f4 <USBD_CtlError>
      err++;
 8008de2:	7afb      	ldrb	r3, [r7, #11]
 8008de4:	3301      	adds	r3, #1
 8008de6:	72fb      	strb	r3, [r7, #11]
    break;
 8008de8:	e021      	b.n	8008e2e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	7c1b      	ldrb	r3, [r3, #16]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d10d      	bne.n	8008e0e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dfa:	f107 0208 	add.w	r2, r7, #8
 8008dfe:	4610      	mov	r0, r2
 8008e00:	4798      	blx	r3
 8008e02:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	3301      	adds	r3, #1
 8008e08:	2207      	movs	r2, #7
 8008e0a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008e0c:	e00f      	b.n	8008e2e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8008e0e:	6839      	ldr	r1, [r7, #0]
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 f9ef 	bl	80091f4 <USBD_CtlError>
      err++;
 8008e16:	7afb      	ldrb	r3, [r7, #11]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	72fb      	strb	r3, [r7, #11]
    break;
 8008e1c:	e007      	b.n	8008e2e <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8008e1e:	6839      	ldr	r1, [r7, #0]
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 f9e7 	bl	80091f4 <USBD_CtlError>
    err++;
 8008e26:	7afb      	ldrb	r3, [r7, #11]
 8008e28:	3301      	adds	r3, #1
 8008e2a:	72fb      	strb	r3, [r7, #11]
    break;
 8008e2c:	bf00      	nop
  }

  if (err != 0U)
 8008e2e:	7afb      	ldrb	r3, [r7, #11]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d11e      	bne.n	8008e72 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	88db      	ldrh	r3, [r3, #6]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d016      	beq.n	8008e6a <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8008e3c:	893b      	ldrh	r3, [r7, #8]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d00e      	beq.n	8008e60 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	88da      	ldrh	r2, [r3, #6]
 8008e46:	893b      	ldrh	r3, [r7, #8]
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	bf28      	it	cs
 8008e4c:	4613      	movcs	r3, r2
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8008e52:	893b      	ldrh	r3, [r7, #8]
 8008e54:	461a      	mov	r2, r3
 8008e56:	68f9      	ldr	r1, [r7, #12]
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 fa3c 	bl	80092d6 <USBD_CtlSendData>
 8008e5e:	e009      	b.n	8008e74 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8008e60:	6839      	ldr	r1, [r7, #0]
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f000 f9c6 	bl	80091f4 <USBD_CtlError>
 8008e68:	e004      	b.n	8008e74 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 fa8d 	bl	800938a <USBD_CtlSendStatus>
 8008e70:	e000      	b.n	8008e74 <USBD_GetDescriptor+0x2cc>
    return;
 8008e72:	bf00      	nop
    }
  }
}
 8008e74:	3710      	adds	r7, #16
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
 8008e7a:	bf00      	nop

08008e7c <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b084      	sub	sp, #16
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
 8008e84:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	889b      	ldrh	r3, [r3, #4]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d130      	bne.n	8008ef0 <USBD_SetAddress+0x74>
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	88db      	ldrh	r3, [r3, #6]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d12c      	bne.n	8008ef0 <USBD_SetAddress+0x74>
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	885b      	ldrh	r3, [r3, #2]
 8008e9a:	2b7f      	cmp	r3, #127	; 0x7f
 8008e9c:	d828      	bhi.n	8008ef0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	885b      	ldrh	r3, [r3, #2]
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ea8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008eb0:	2b03      	cmp	r3, #3
 8008eb2:	d104      	bne.n	8008ebe <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008eb4:	6839      	ldr	r1, [r7, #0]
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 f99c 	bl	80091f4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ebc:	e01c      	b.n	8008ef8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	7bfa      	ldrb	r2, [r7, #15]
 8008ec2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008ec6:	7bfb      	ldrb	r3, [r7, #15]
 8008ec8:	4619      	mov	r1, r3
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 feee 	bl	8009cac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fa5a 	bl	800938a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008ed6:	7bfb      	ldrb	r3, [r7, #15]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d004      	beq.n	8008ee6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2202      	movs	r2, #2
 8008ee0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ee4:	e008      	b.n	8008ef8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2201      	movs	r2, #1
 8008eea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008eee:	e003      	b.n	8008ef8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008ef0:	6839      	ldr	r1, [r7, #0]
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f000 f97e 	bl	80091f4 <USBD_CtlError>
  }
}
 8008ef8:	bf00      	nop
 8008efa:	3710      	adds	r7, #16
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	885b      	ldrh	r3, [r3, #2]
 8008f12:	b2da      	uxtb	r2, r3
 8008f14:	4b4b      	ldr	r3, [pc, #300]	; (8009044 <USBD_SetConfig+0x144>)
 8008f16:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008f18:	4b4a      	ldr	r3, [pc, #296]	; (8009044 <USBD_SetConfig+0x144>)
 8008f1a:	781b      	ldrb	r3, [r3, #0]
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d905      	bls.n	8008f2c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008f20:	6839      	ldr	r1, [r7, #0]
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f000 f966 	bl	80091f4 <USBD_CtlError>
    return USBD_FAIL;
 8008f28:	2303      	movs	r3, #3
 8008f2a:	e087      	b.n	800903c <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f32:	2b02      	cmp	r3, #2
 8008f34:	d002      	beq.n	8008f3c <USBD_SetConfig+0x3c>
 8008f36:	2b03      	cmp	r3, #3
 8008f38:	d025      	beq.n	8008f86 <USBD_SetConfig+0x86>
 8008f3a:	e071      	b.n	8009020 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8008f3c:	4b41      	ldr	r3, [pc, #260]	; (8009044 <USBD_SetConfig+0x144>)
 8008f3e:	781b      	ldrb	r3, [r3, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d01c      	beq.n	8008f7e <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8008f44:	4b3f      	ldr	r3, [pc, #252]	; (8009044 <USBD_SetConfig+0x144>)
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	461a      	mov	r2, r3
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8008f4e:	4b3d      	ldr	r3, [pc, #244]	; (8009044 <USBD_SetConfig+0x144>)
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	4619      	mov	r1, r3
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f7ff f9a7 	bl	80082a8 <USBD_SetClassConfig>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8008f5e:	7bfb      	ldrb	r3, [r7, #15]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d004      	beq.n	8008f6e <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8008f64:	6839      	ldr	r1, [r7, #0]
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f944 	bl	80091f4 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8008f6c:	e065      	b.n	800903a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fa0b 	bl	800938a <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2203      	movs	r2, #3
 8008f78:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8008f7c:	e05d      	b.n	800903a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f000 fa03 	bl	800938a <USBD_CtlSendStatus>
    break;
 8008f84:	e059      	b.n	800903a <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8008f86:	4b2f      	ldr	r3, [pc, #188]	; (8009044 <USBD_SetConfig+0x144>)
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d112      	bne.n	8008fb4 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2202      	movs	r2, #2
 8008f92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8008f96:	4b2b      	ldr	r3, [pc, #172]	; (8009044 <USBD_SetConfig+0x144>)
 8008f98:	781b      	ldrb	r3, [r3, #0]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008fa0:	4b28      	ldr	r3, [pc, #160]	; (8009044 <USBD_SetConfig+0x144>)
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f7ff f99a 	bl	80082e0 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 f9ec 	bl	800938a <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8008fb2:	e042      	b.n	800903a <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8008fb4:	4b23      	ldr	r3, [pc, #140]	; (8009044 <USBD_SetConfig+0x144>)
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	461a      	mov	r2, r3
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d02a      	beq.n	8009018 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	b2db      	uxtb	r3, r3
 8008fc8:	4619      	mov	r1, r3
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f7ff f988 	bl	80082e0 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8008fd0:	4b1c      	ldr	r3, [pc, #112]	; (8009044 <USBD_SetConfig+0x144>)
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8008fda:	4b1a      	ldr	r3, [pc, #104]	; (8009044 <USBD_SetConfig+0x144>)
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	4619      	mov	r1, r3
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f7ff f961 	bl	80082a8 <USBD_SetClassConfig>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8008fea:	7bfb      	ldrb	r3, [r7, #15]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d00f      	beq.n	8009010 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8008ff0:	6839      	ldr	r1, [r7, #0]
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 f8fe 	bl	80091f4 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	4619      	mov	r1, r3
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f7ff f96d 	bl	80082e0 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2202      	movs	r2, #2
 800900a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800900e:	e014      	b.n	800903a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f000 f9ba 	bl	800938a <USBD_CtlSendStatus>
    break;
 8009016:	e010      	b.n	800903a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 f9b6 	bl	800938a <USBD_CtlSendStatus>
    break;
 800901e:	e00c      	b.n	800903a <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8009020:	6839      	ldr	r1, [r7, #0]
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 f8e6 	bl	80091f4 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009028:	4b06      	ldr	r3, [pc, #24]	; (8009044 <USBD_SetConfig+0x144>)
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	4619      	mov	r1, r3
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f7ff f956 	bl	80082e0 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8009034:	2303      	movs	r3, #3
 8009036:	73fb      	strb	r3, [r7, #15]
    break;
 8009038:	bf00      	nop
  }

  return ret;
 800903a:	7bfb      	ldrb	r3, [r7, #15]
}
 800903c:	4618      	mov	r0, r3
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	20000378 	.word	0x20000378

08009048 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	88db      	ldrh	r3, [r3, #6]
 8009056:	2b01      	cmp	r3, #1
 8009058:	d004      	beq.n	8009064 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800905a:	6839      	ldr	r1, [r7, #0]
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 f8c9 	bl	80091f4 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8009062:	e021      	b.n	80090a8 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800906a:	2b01      	cmp	r3, #1
 800906c:	db17      	blt.n	800909e <USBD_GetConfig+0x56>
 800906e:	2b02      	cmp	r3, #2
 8009070:	dd02      	ble.n	8009078 <USBD_GetConfig+0x30>
 8009072:	2b03      	cmp	r3, #3
 8009074:	d00b      	beq.n	800908e <USBD_GetConfig+0x46>
 8009076:	e012      	b.n	800909e <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2200      	movs	r2, #0
 800907c:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	3308      	adds	r3, #8
 8009082:	2201      	movs	r2, #1
 8009084:	4619      	mov	r1, r3
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f000 f925 	bl	80092d6 <USBD_CtlSendData>
      break;
 800908c:	e00c      	b.n	80090a8 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	3304      	adds	r3, #4
 8009092:	2201      	movs	r2, #1
 8009094:	4619      	mov	r1, r3
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f000 f91d 	bl	80092d6 <USBD_CtlSendData>
      break;
 800909c:	e004      	b.n	80090a8 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800909e:	6839      	ldr	r1, [r7, #0]
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 f8a7 	bl	80091f4 <USBD_CtlError>
      break;
 80090a6:	bf00      	nop
}
 80090a8:	bf00      	nop
 80090aa:	3708      	adds	r7, #8
 80090ac:	46bd      	mov	sp, r7
 80090ae:	bd80      	pop	{r7, pc}

080090b0 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b082      	sub	sp, #8
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090c0:	3b01      	subs	r3, #1
 80090c2:	2b02      	cmp	r3, #2
 80090c4:	d81e      	bhi.n	8009104 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	88db      	ldrh	r3, [r3, #6]
 80090ca:	2b02      	cmp	r3, #2
 80090cc:	d004      	beq.n	80090d8 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 f88f 	bl	80091f4 <USBD_CtlError>
      break;
 80090d6:	e01a      	b.n	800910e <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2201      	movs	r2, #1
 80090dc:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d005      	beq.n	80090f4 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	f043 0202 	orr.w	r2, r3, #2
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	330c      	adds	r3, #12
 80090f8:	2202      	movs	r2, #2
 80090fa:	4619      	mov	r1, r3
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f000 f8ea 	bl	80092d6 <USBD_CtlSendData>
    break;
 8009102:	e004      	b.n	800910e <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8009104:	6839      	ldr	r1, [r7, #0]
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f000 f874 	bl	80091f4 <USBD_CtlError>
    break;
 800910c:	bf00      	nop
  }
}
 800910e:	bf00      	nop
 8009110:	3708      	adds	r7, #8
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}

08009116 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009116:	b580      	push	{r7, lr}
 8009118:	b082      	sub	sp, #8
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
 800911e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	885b      	ldrh	r3, [r3, #2]
 8009124:	2b01      	cmp	r3, #1
 8009126:	d106      	bne.n	8009136 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2201      	movs	r2, #1
 800912c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 f92a 	bl	800938a <USBD_CtlSendStatus>
  }
}
 8009136:	bf00      	nop
 8009138:	3708      	adds	r7, #8
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b082      	sub	sp, #8
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
 8009146:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800914e:	3b01      	subs	r3, #1
 8009150:	2b02      	cmp	r3, #2
 8009152:	d80b      	bhi.n	800916c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	885b      	ldrh	r3, [r3, #2]
 8009158:	2b01      	cmp	r3, #1
 800915a:	d10c      	bne.n	8009176 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2200      	movs	r2, #0
 8009160:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 f910 	bl	800938a <USBD_CtlSendStatus>
      }
      break;
 800916a:	e004      	b.n	8009176 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800916c:	6839      	ldr	r1, [r7, #0]
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 f840 	bl	80091f4 <USBD_CtlError>
      break;
 8009174:	e000      	b.n	8009178 <USBD_ClrFeature+0x3a>
      break;
 8009176:	bf00      	nop
  }
}
 8009178:	bf00      	nop
 800917a:	3708      	adds	r7, #8
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}

08009180 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	781a      	ldrb	r2, [r3, #0]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	3301      	adds	r3, #1
 800919a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	781a      	ldrb	r2, [r3, #0]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	3301      	adds	r3, #1
 80091a8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80091aa:	68f8      	ldr	r0, [r7, #12]
 80091ac:	f7ff fad3 	bl	8008756 <SWAPBYTE>
 80091b0:	4603      	mov	r3, r0
 80091b2:	461a      	mov	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	3301      	adds	r3, #1
 80091bc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	3301      	adds	r3, #1
 80091c2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80091c4:	68f8      	ldr	r0, [r7, #12]
 80091c6:	f7ff fac6 	bl	8008756 <SWAPBYTE>
 80091ca:	4603      	mov	r3, r0
 80091cc:	461a      	mov	r2, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	3301      	adds	r3, #1
 80091d6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	3301      	adds	r3, #1
 80091dc:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80091de:	68f8      	ldr	r0, [r7, #12]
 80091e0:	f7ff fab9 	bl	8008756 <SWAPBYTE>
 80091e4:	4603      	mov	r3, r0
 80091e6:	461a      	mov	r2, r3
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	80da      	strh	r2, [r3, #6]
}
 80091ec:	bf00      	nop
 80091ee:	3710      	adds	r7, #16
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b082      	sub	sp, #8
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
 80091fc:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80091fe:	2180      	movs	r1, #128	; 0x80
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f000 fce9 	bl	8009bd8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009206:	2100      	movs	r1, #0
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f000 fce5 	bl	8009bd8 <USBD_LL_StallEP>
}
 800920e:	bf00      	nop
 8009210:	3708      	adds	r7, #8
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}

08009216 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009216:	b580      	push	{r7, lr}
 8009218:	b086      	sub	sp, #24
 800921a:	af00      	add	r7, sp, #0
 800921c:	60f8      	str	r0, [r7, #12]
 800921e:	60b9      	str	r1, [r7, #8]
 8009220:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009222:	2300      	movs	r3, #0
 8009224:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d036      	beq.n	800929a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009230:	6938      	ldr	r0, [r7, #16]
 8009232:	f000 f836 	bl	80092a2 <USBD_GetLen>
 8009236:	4603      	mov	r3, r0
 8009238:	3301      	adds	r3, #1
 800923a:	b29b      	uxth	r3, r3
 800923c:	005b      	lsls	r3, r3, #1
 800923e:	b29a      	uxth	r2, r3
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009244:	7dfb      	ldrb	r3, [r7, #23]
 8009246:	68ba      	ldr	r2, [r7, #8]
 8009248:	4413      	add	r3, r2
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	7812      	ldrb	r2, [r2, #0]
 800924e:	701a      	strb	r2, [r3, #0]
  idx++;
 8009250:	7dfb      	ldrb	r3, [r7, #23]
 8009252:	3301      	adds	r3, #1
 8009254:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009256:	7dfb      	ldrb	r3, [r7, #23]
 8009258:	68ba      	ldr	r2, [r7, #8]
 800925a:	4413      	add	r3, r2
 800925c:	2203      	movs	r2, #3
 800925e:	701a      	strb	r2, [r3, #0]
  idx++;
 8009260:	7dfb      	ldrb	r3, [r7, #23]
 8009262:	3301      	adds	r3, #1
 8009264:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009266:	e013      	b.n	8009290 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009268:	7dfb      	ldrb	r3, [r7, #23]
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	4413      	add	r3, r2
 800926e:	693a      	ldr	r2, [r7, #16]
 8009270:	7812      	ldrb	r2, [r2, #0]
 8009272:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	3301      	adds	r3, #1
 8009278:	613b      	str	r3, [r7, #16]
    idx++;
 800927a:	7dfb      	ldrb	r3, [r7, #23]
 800927c:	3301      	adds	r3, #1
 800927e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009280:	7dfb      	ldrb	r3, [r7, #23]
 8009282:	68ba      	ldr	r2, [r7, #8]
 8009284:	4413      	add	r3, r2
 8009286:	2200      	movs	r2, #0
 8009288:	701a      	strb	r2, [r3, #0]
    idx++;
 800928a:	7dfb      	ldrb	r3, [r7, #23]
 800928c:	3301      	adds	r3, #1
 800928e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009290:	693b      	ldr	r3, [r7, #16]
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d1e7      	bne.n	8009268 <USBD_GetString+0x52>
 8009298:	e000      	b.n	800929c <USBD_GetString+0x86>
    return;
 800929a:	bf00      	nop
  }
}
 800929c:	3718      	adds	r7, #24
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}

080092a2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80092a2:	b480      	push	{r7}
 80092a4:	b085      	sub	sp, #20
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80092aa:	2300      	movs	r3, #0
 80092ac:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80092b2:	e005      	b.n	80092c0 <USBD_GetLen+0x1e>
  {
    len++;
 80092b4:	7bfb      	ldrb	r3, [r7, #15]
 80092b6:	3301      	adds	r3, #1
 80092b8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	3301      	adds	r3, #1
 80092be:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d1f5      	bne.n	80092b4 <USBD_GetLen+0x12>
  }

  return len;
 80092c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3714      	adds	r7, #20
 80092ce:	46bd      	mov	sp, r7
 80092d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d4:	4770      	bx	lr

080092d6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b084      	sub	sp, #16
 80092da:	af00      	add	r7, sp, #0
 80092dc:	60f8      	str	r0, [r7, #12]
 80092de:	60b9      	str	r1, [r7, #8]
 80092e0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2202      	movs	r2, #2
 80092e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	687a      	ldr	r2, [r7, #4]
 80092ee:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	68ba      	ldr	r2, [r7, #8]
 80092fa:	2100      	movs	r1, #0
 80092fc:	68f8      	ldr	r0, [r7, #12]
 80092fe:	f000 fcf4 	bl	8009cea <USBD_LL_Transmit>

  return USBD_OK;
 8009302:	2300      	movs	r3, #0
}
 8009304:	4618      	mov	r0, r3
 8009306:	3710      	adds	r7, #16
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}

0800930c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	60b9      	str	r1, [r7, #8]
 8009316:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	68ba      	ldr	r2, [r7, #8]
 800931c:	2100      	movs	r1, #0
 800931e:	68f8      	ldr	r0, [r7, #12]
 8009320:	f000 fce3 	bl	8009cea <USBD_LL_Transmit>

  return USBD_OK;
 8009324:	2300      	movs	r3, #0
}
 8009326:	4618      	mov	r0, r3
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}

0800932e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800932e:	b580      	push	{r7, lr}
 8009330:	b084      	sub	sp, #16
 8009332:	af00      	add	r7, sp, #0
 8009334:	60f8      	str	r0, [r7, #12]
 8009336:	60b9      	str	r1, [r7, #8]
 8009338:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	2203      	movs	r2, #3
 800933e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	687a      	ldr	r2, [r7, #4]
 8009346:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	687a      	ldr	r2, [r7, #4]
 800934e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	68ba      	ldr	r2, [r7, #8]
 8009356:	2100      	movs	r1, #0
 8009358:	68f8      	ldr	r0, [r7, #12]
 800935a:	f000 fce7 	bl	8009d2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800935e:	2300      	movs	r3, #0
}
 8009360:	4618      	mov	r0, r3
 8009362:	3710      	adds	r7, #16
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b084      	sub	sp, #16
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	68ba      	ldr	r2, [r7, #8]
 8009378:	2100      	movs	r1, #0
 800937a:	68f8      	ldr	r0, [r7, #12]
 800937c:	f000 fcd6 	bl	8009d2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009380:	2300      	movs	r3, #0
}
 8009382:	4618      	mov	r0, r3
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}

0800938a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b082      	sub	sp, #8
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2204      	movs	r2, #4
 8009396:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800939a:	2300      	movs	r3, #0
 800939c:	2200      	movs	r2, #0
 800939e:	2100      	movs	r1, #0
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f000 fca2 	bl	8009cea <USBD_LL_Transmit>

  return USBD_OK;
 80093a6:	2300      	movs	r3, #0
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3708      	adds	r7, #8
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2205      	movs	r2, #5
 80093bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80093c0:	2300      	movs	r3, #0
 80093c2:	2200      	movs	r2, #0
 80093c4:	2100      	movs	r1, #0
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 fcb0 	bl	8009d2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80093cc:	2300      	movs	r3, #0
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	3708      	adds	r7, #8
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
	...

080093d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80093dc:	2200      	movs	r2, #0
 80093de:	4912      	ldr	r1, [pc, #72]	; (8009428 <MX_USB_DEVICE_Init+0x50>)
 80093e0:	4812      	ldr	r0, [pc, #72]	; (800942c <MX_USB_DEVICE_Init+0x54>)
 80093e2:	f7fe fef3 	bl	80081cc <USBD_Init>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d001      	beq.n	80093f0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80093ec:	f7f8 f93a 	bl	8001664 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80093f0:	490f      	ldr	r1, [pc, #60]	; (8009430 <MX_USB_DEVICE_Init+0x58>)
 80093f2:	480e      	ldr	r0, [pc, #56]	; (800942c <MX_USB_DEVICE_Init+0x54>)
 80093f4:	f7fe ff20 	bl	8008238 <USBD_RegisterClass>
 80093f8:	4603      	mov	r3, r0
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d001      	beq.n	8009402 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80093fe:	f7f8 f931 	bl	8001664 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009402:	490c      	ldr	r1, [pc, #48]	; (8009434 <MX_USB_DEVICE_Init+0x5c>)
 8009404:	4809      	ldr	r0, [pc, #36]	; (800942c <MX_USB_DEVICE_Init+0x54>)
 8009406:	f7fe fe45 	bl	8008094 <USBD_CDC_RegisterInterface>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	d001      	beq.n	8009414 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009410:	f7f8 f928 	bl	8001664 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009414:	4805      	ldr	r0, [pc, #20]	; (800942c <MX_USB_DEVICE_Init+0x54>)
 8009416:	f7fe ff30 	bl	800827a <USBD_Start>
 800941a:	4603      	mov	r3, r0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d001      	beq.n	8009424 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009420:	f7f8 f920 	bl	8001664 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009424:	bf00      	nop
 8009426:	bd80      	pop	{r7, pc}
 8009428:	20000138 	.word	0x20000138
 800942c:	200004fc 	.word	0x200004fc
 8009430:	20000018 	.word	0x20000018
 8009434:	20000124 	.word	0x20000124

08009438 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800943c:	2200      	movs	r2, #0
 800943e:	4905      	ldr	r1, [pc, #20]	; (8009454 <CDC_Init_FS+0x1c>)
 8009440:	4805      	ldr	r0, [pc, #20]	; (8009458 <CDC_Init_FS+0x20>)
 8009442:	f7fe fe3c 	bl	80080be <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009446:	4905      	ldr	r1, [pc, #20]	; (800945c <CDC_Init_FS+0x24>)
 8009448:	4803      	ldr	r0, [pc, #12]	; (8009458 <CDC_Init_FS+0x20>)
 800944a:	f7fe fe51 	bl	80080f0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800944e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009450:	4618      	mov	r0, r3
 8009452:	bd80      	pop	{r7, pc}
 8009454:	20000fcc 	.word	0x20000fcc
 8009458:	200004fc 	.word	0x200004fc
 800945c:	200007cc 	.word	0x200007cc

08009460 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009460:	b480      	push	{r7}
 8009462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009464:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009466:	4618      	mov	r0, r3
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr

08009470 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	4603      	mov	r3, r0
 8009478:	6039      	str	r1, [r7, #0]
 800947a:	71fb      	strb	r3, [r7, #7]
 800947c:	4613      	mov	r3, r2
 800947e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009480:	79fb      	ldrb	r3, [r7, #7]
 8009482:	2b23      	cmp	r3, #35	; 0x23
 8009484:	d85c      	bhi.n	8009540 <CDC_Control_FS+0xd0>
 8009486:	a201      	add	r2, pc, #4	; (adr r2, 800948c <CDC_Control_FS+0x1c>)
 8009488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800948c:	08009541 	.word	0x08009541
 8009490:	08009541 	.word	0x08009541
 8009494:	08009541 	.word	0x08009541
 8009498:	08009541 	.word	0x08009541
 800949c:	08009541 	.word	0x08009541
 80094a0:	08009541 	.word	0x08009541
 80094a4:	08009541 	.word	0x08009541
 80094a8:	08009541 	.word	0x08009541
 80094ac:	08009541 	.word	0x08009541
 80094b0:	08009541 	.word	0x08009541
 80094b4:	08009541 	.word	0x08009541
 80094b8:	08009541 	.word	0x08009541
 80094bc:	08009541 	.word	0x08009541
 80094c0:	08009541 	.word	0x08009541
 80094c4:	08009541 	.word	0x08009541
 80094c8:	08009541 	.word	0x08009541
 80094cc:	08009541 	.word	0x08009541
 80094d0:	08009541 	.word	0x08009541
 80094d4:	08009541 	.word	0x08009541
 80094d8:	08009541 	.word	0x08009541
 80094dc:	08009541 	.word	0x08009541
 80094e0:	08009541 	.word	0x08009541
 80094e4:	08009541 	.word	0x08009541
 80094e8:	08009541 	.word	0x08009541
 80094ec:	08009541 	.word	0x08009541
 80094f0:	08009541 	.word	0x08009541
 80094f4:	08009541 	.word	0x08009541
 80094f8:	08009541 	.word	0x08009541
 80094fc:	08009541 	.word	0x08009541
 8009500:	08009541 	.word	0x08009541
 8009504:	08009541 	.word	0x08009541
 8009508:	08009541 	.word	0x08009541
 800950c:	0800951d 	.word	0x0800951d
 8009510:	0800952f 	.word	0x0800952f
 8009514:	08009541 	.word	0x08009541
 8009518:	08009541 	.word	0x08009541
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
        memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800951c:	4b0c      	ldr	r3, [pc, #48]	; (8009550 <CDC_Control_FS+0xe0>)
 800951e:	683a      	ldr	r2, [r7, #0]
 8009520:	6810      	ldr	r0, [r2, #0]
 8009522:	6018      	str	r0, [r3, #0]
 8009524:	8891      	ldrh	r1, [r2, #4]
 8009526:	7992      	ldrb	r2, [r2, #6]
 8009528:	8099      	strh	r1, [r3, #4]
 800952a:	719a      	strb	r2, [r3, #6]
    break;
 800952c:	e009      	b.n	8009542 <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
        memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	4a07      	ldr	r2, [pc, #28]	; (8009550 <CDC_Control_FS+0xe0>)
 8009532:	6810      	ldr	r0, [r2, #0]
 8009534:	6018      	str	r0, [r3, #0]
 8009536:	8891      	ldrh	r1, [r2, #4]
 8009538:	7992      	ldrb	r2, [r2, #6]
 800953a:	8099      	strh	r1, [r3, #4]
 800953c:	719a      	strb	r2, [r3, #6]
    break;
 800953e:	e000      	b.n	8009542 <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009540:	bf00      	nop
  }

  return (USBD_OK);
 8009542:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009544:	4618      	mov	r0, r3
 8009546:	370c      	adds	r7, #12
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr
 8009550:	2000011c 	.word	0x2000011c

08009554 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b082      	sub	sp, #8
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800955e:	6879      	ldr	r1, [r7, #4]
 8009560:	4805      	ldr	r0, [pc, #20]	; (8009578 <CDC_Receive_FS+0x24>)
 8009562:	f7fe fdc5 	bl	80080f0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009566:	4804      	ldr	r0, [pc, #16]	; (8009578 <CDC_Receive_FS+0x24>)
 8009568:	f7fe fe06 	bl	8008178 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800956c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800956e:	4618      	mov	r0, r3
 8009570:	3708      	adds	r7, #8
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}
 8009576:	bf00      	nop
 8009578:	200004fc 	.word	0x200004fc

0800957c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b084      	sub	sp, #16
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	460b      	mov	r3, r1
 8009586:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009588:	2300      	movs	r3, #0
 800958a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800958c:	4b0d      	ldr	r3, [pc, #52]	; (80095c4 <CDC_Transmit_FS+0x48>)
 800958e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009592:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800959a:	2b00      	cmp	r3, #0
 800959c:	d001      	beq.n	80095a2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800959e:	2301      	movs	r3, #1
 80095a0:	e00b      	b.n	80095ba <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80095a2:	887b      	ldrh	r3, [r7, #2]
 80095a4:	461a      	mov	r2, r3
 80095a6:	6879      	ldr	r1, [r7, #4]
 80095a8:	4806      	ldr	r0, [pc, #24]	; (80095c4 <CDC_Transmit_FS+0x48>)
 80095aa:	f7fe fd88 	bl	80080be <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80095ae:	4805      	ldr	r0, [pc, #20]	; (80095c4 <CDC_Transmit_FS+0x48>)
 80095b0:	f7fe fdb2 	bl	8008118 <USBD_CDC_TransmitPacket>
 80095b4:	4603      	mov	r3, r0
 80095b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80095b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3710      	adds	r7, #16
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	200004fc 	.word	0x200004fc

080095c8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b087      	sub	sp, #28
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	60b9      	str	r1, [r7, #8]
 80095d2:	4613      	mov	r3, r2
 80095d4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80095d6:	2300      	movs	r3, #0
 80095d8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80095da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80095de:	4618      	mov	r0, r3
 80095e0:	371c      	adds	r7, #28
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr
	...

080095ec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	4603      	mov	r3, r0
 80095f4:	6039      	str	r1, [r7, #0]
 80095f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	2212      	movs	r2, #18
 80095fc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80095fe:	4b03      	ldr	r3, [pc, #12]	; (800960c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009600:	4618      	mov	r0, r3
 8009602:	370c      	adds	r7, #12
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr
 800960c:	20000154 	.word	0x20000154

08009610 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009610:	b480      	push	{r7}
 8009612:	b083      	sub	sp, #12
 8009614:	af00      	add	r7, sp, #0
 8009616:	4603      	mov	r3, r0
 8009618:	6039      	str	r1, [r7, #0]
 800961a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	2204      	movs	r2, #4
 8009620:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009622:	4b03      	ldr	r3, [pc, #12]	; (8009630 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009624:	4618      	mov	r0, r3
 8009626:	370c      	adds	r7, #12
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr
 8009630:	20000168 	.word	0x20000168

08009634 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
 800963a:	4603      	mov	r3, r0
 800963c:	6039      	str	r1, [r7, #0]
 800963e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009640:	79fb      	ldrb	r3, [r7, #7]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d105      	bne.n	8009652 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009646:	683a      	ldr	r2, [r7, #0]
 8009648:	4907      	ldr	r1, [pc, #28]	; (8009668 <USBD_FS_ProductStrDescriptor+0x34>)
 800964a:	4808      	ldr	r0, [pc, #32]	; (800966c <USBD_FS_ProductStrDescriptor+0x38>)
 800964c:	f7ff fde3 	bl	8009216 <USBD_GetString>
 8009650:	e004      	b.n	800965c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009652:	683a      	ldr	r2, [r7, #0]
 8009654:	4904      	ldr	r1, [pc, #16]	; (8009668 <USBD_FS_ProductStrDescriptor+0x34>)
 8009656:	4805      	ldr	r0, [pc, #20]	; (800966c <USBD_FS_ProductStrDescriptor+0x38>)
 8009658:	f7ff fddd 	bl	8009216 <USBD_GetString>
  }
  return USBD_StrDesc;
 800965c:	4b02      	ldr	r3, [pc, #8]	; (8009668 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800965e:	4618      	mov	r0, r3
 8009660:	3708      	adds	r7, #8
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	200017cc 	.word	0x200017cc
 800966c:	0800bfe0 	.word	0x0800bfe0

08009670 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
 8009676:	4603      	mov	r3, r0
 8009678:	6039      	str	r1, [r7, #0]
 800967a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800967c:	683a      	ldr	r2, [r7, #0]
 800967e:	4904      	ldr	r1, [pc, #16]	; (8009690 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009680:	4804      	ldr	r0, [pc, #16]	; (8009694 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009682:	f7ff fdc8 	bl	8009216 <USBD_GetString>
  return USBD_StrDesc;
 8009686:	4b02      	ldr	r3, [pc, #8]	; (8009690 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009688:	4618      	mov	r0, r3
 800968a:	3708      	adds	r7, #8
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}
 8009690:	200017cc 	.word	0x200017cc
 8009694:	0800bff8 	.word	0x0800bff8

08009698 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b082      	sub	sp, #8
 800969c:	af00      	add	r7, sp, #0
 800969e:	4603      	mov	r3, r0
 80096a0:	6039      	str	r1, [r7, #0]
 80096a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	221a      	movs	r2, #26
 80096a8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80096aa:	f000 f843 	bl	8009734 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80096ae:	4b02      	ldr	r3, [pc, #8]	; (80096b8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3708      	adds	r7, #8
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}
 80096b8:	2000016c 	.word	0x2000016c

080096bc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	4603      	mov	r3, r0
 80096c4:	6039      	str	r1, [r7, #0]
 80096c6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80096c8:	79fb      	ldrb	r3, [r7, #7]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d105      	bne.n	80096da <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80096ce:	683a      	ldr	r2, [r7, #0]
 80096d0:	4907      	ldr	r1, [pc, #28]	; (80096f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80096d2:	4808      	ldr	r0, [pc, #32]	; (80096f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80096d4:	f7ff fd9f 	bl	8009216 <USBD_GetString>
 80096d8:	e004      	b.n	80096e4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80096da:	683a      	ldr	r2, [r7, #0]
 80096dc:	4904      	ldr	r1, [pc, #16]	; (80096f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80096de:	4805      	ldr	r0, [pc, #20]	; (80096f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80096e0:	f7ff fd99 	bl	8009216 <USBD_GetString>
  }
  return USBD_StrDesc;
 80096e4:	4b02      	ldr	r3, [pc, #8]	; (80096f0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3708      	adds	r7, #8
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
 80096ee:	bf00      	nop
 80096f0:	200017cc 	.word	0x200017cc
 80096f4:	0800c00c 	.word	0x0800c00c

080096f8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b082      	sub	sp, #8
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	4603      	mov	r3, r0
 8009700:	6039      	str	r1, [r7, #0]
 8009702:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009704:	79fb      	ldrb	r3, [r7, #7]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d105      	bne.n	8009716 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800970a:	683a      	ldr	r2, [r7, #0]
 800970c:	4907      	ldr	r1, [pc, #28]	; (800972c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800970e:	4808      	ldr	r0, [pc, #32]	; (8009730 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009710:	f7ff fd81 	bl	8009216 <USBD_GetString>
 8009714:	e004      	b.n	8009720 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009716:	683a      	ldr	r2, [r7, #0]
 8009718:	4904      	ldr	r1, [pc, #16]	; (800972c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800971a:	4805      	ldr	r0, [pc, #20]	; (8009730 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800971c:	f7ff fd7b 	bl	8009216 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009720:	4b02      	ldr	r3, [pc, #8]	; (800972c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009722:	4618      	mov	r0, r3
 8009724:	3708      	adds	r7, #8
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop
 800972c:	200017cc 	.word	0x200017cc
 8009730:	0800c018 	.word	0x0800c018

08009734 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b084      	sub	sp, #16
 8009738:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800973a:	4b0f      	ldr	r3, [pc, #60]	; (8009778 <Get_SerialNum+0x44>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009740:	4b0e      	ldr	r3, [pc, #56]	; (800977c <Get_SerialNum+0x48>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009746:	4b0e      	ldr	r3, [pc, #56]	; (8009780 <Get_SerialNum+0x4c>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800974c:	68fa      	ldr	r2, [r7, #12]
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	4413      	add	r3, r2
 8009752:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d009      	beq.n	800976e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800975a:	2208      	movs	r2, #8
 800975c:	4909      	ldr	r1, [pc, #36]	; (8009784 <Get_SerialNum+0x50>)
 800975e:	68f8      	ldr	r0, [r7, #12]
 8009760:	f000 f814 	bl	800978c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009764:	2204      	movs	r2, #4
 8009766:	4908      	ldr	r1, [pc, #32]	; (8009788 <Get_SerialNum+0x54>)
 8009768:	68b8      	ldr	r0, [r7, #8]
 800976a:	f000 f80f 	bl	800978c <IntToUnicode>
  }
}
 800976e:	bf00      	nop
 8009770:	3710      	adds	r7, #16
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	1fff7a10 	.word	0x1fff7a10
 800977c:	1fff7a14 	.word	0x1fff7a14
 8009780:	1fff7a18 	.word	0x1fff7a18
 8009784:	2000016e 	.word	0x2000016e
 8009788:	2000017e 	.word	0x2000017e

0800978c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800978c:	b480      	push	{r7}
 800978e:	b087      	sub	sp, #28
 8009790:	af00      	add	r7, sp, #0
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	60b9      	str	r1, [r7, #8]
 8009796:	4613      	mov	r3, r2
 8009798:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800979a:	2300      	movs	r3, #0
 800979c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800979e:	2300      	movs	r3, #0
 80097a0:	75fb      	strb	r3, [r7, #23]
 80097a2:	e027      	b.n	80097f4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	0f1b      	lsrs	r3, r3, #28
 80097a8:	2b09      	cmp	r3, #9
 80097aa:	d80b      	bhi.n	80097c4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	0f1b      	lsrs	r3, r3, #28
 80097b0:	b2da      	uxtb	r2, r3
 80097b2:	7dfb      	ldrb	r3, [r7, #23]
 80097b4:	005b      	lsls	r3, r3, #1
 80097b6:	4619      	mov	r1, r3
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	440b      	add	r3, r1
 80097bc:	3230      	adds	r2, #48	; 0x30
 80097be:	b2d2      	uxtb	r2, r2
 80097c0:	701a      	strb	r2, [r3, #0]
 80097c2:	e00a      	b.n	80097da <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	0f1b      	lsrs	r3, r3, #28
 80097c8:	b2da      	uxtb	r2, r3
 80097ca:	7dfb      	ldrb	r3, [r7, #23]
 80097cc:	005b      	lsls	r3, r3, #1
 80097ce:	4619      	mov	r1, r3
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	440b      	add	r3, r1
 80097d4:	3237      	adds	r2, #55	; 0x37
 80097d6:	b2d2      	uxtb	r2, r2
 80097d8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	011b      	lsls	r3, r3, #4
 80097de:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80097e0:	7dfb      	ldrb	r3, [r7, #23]
 80097e2:	005b      	lsls	r3, r3, #1
 80097e4:	3301      	adds	r3, #1
 80097e6:	68ba      	ldr	r2, [r7, #8]
 80097e8:	4413      	add	r3, r2
 80097ea:	2200      	movs	r2, #0
 80097ec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80097ee:	7dfb      	ldrb	r3, [r7, #23]
 80097f0:	3301      	adds	r3, #1
 80097f2:	75fb      	strb	r3, [r7, #23]
 80097f4:	7dfa      	ldrb	r2, [r7, #23]
 80097f6:	79fb      	ldrb	r3, [r7, #7]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d3d3      	bcc.n	80097a4 <IntToUnicode+0x18>
  }
}
 80097fc:	bf00      	nop
 80097fe:	371c      	adds	r7, #28
 8009800:	46bd      	mov	sp, r7
 8009802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009806:	4770      	bx	lr

08009808 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b08a      	sub	sp, #40	; 0x28
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009810:	f107 0314 	add.w	r3, r7, #20
 8009814:	2200      	movs	r2, #0
 8009816:	601a      	str	r2, [r3, #0]
 8009818:	605a      	str	r2, [r3, #4]
 800981a:	609a      	str	r2, [r3, #8]
 800981c:	60da      	str	r2, [r3, #12]
 800981e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009828:	d13a      	bne.n	80098a0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800982a:	2300      	movs	r3, #0
 800982c:	613b      	str	r3, [r7, #16]
 800982e:	4b1e      	ldr	r3, [pc, #120]	; (80098a8 <HAL_PCD_MspInit+0xa0>)
 8009830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009832:	4a1d      	ldr	r2, [pc, #116]	; (80098a8 <HAL_PCD_MspInit+0xa0>)
 8009834:	f043 0301 	orr.w	r3, r3, #1
 8009838:	6313      	str	r3, [r2, #48]	; 0x30
 800983a:	4b1b      	ldr	r3, [pc, #108]	; (80098a8 <HAL_PCD_MspInit+0xa0>)
 800983c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800983e:	f003 0301 	and.w	r3, r3, #1
 8009842:	613b      	str	r3, [r7, #16]
 8009844:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009846:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800984a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800984c:	2302      	movs	r3, #2
 800984e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009850:	2300      	movs	r3, #0
 8009852:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009854:	2303      	movs	r3, #3
 8009856:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009858:	230a      	movs	r3, #10
 800985a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800985c:	f107 0314 	add.w	r3, r7, #20
 8009860:	4619      	mov	r1, r3
 8009862:	4812      	ldr	r0, [pc, #72]	; (80098ac <HAL_PCD_MspInit+0xa4>)
 8009864:	f7f9 f910 	bl	8002a88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009868:	4b0f      	ldr	r3, [pc, #60]	; (80098a8 <HAL_PCD_MspInit+0xa0>)
 800986a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800986c:	4a0e      	ldr	r2, [pc, #56]	; (80098a8 <HAL_PCD_MspInit+0xa0>)
 800986e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009872:	6353      	str	r3, [r2, #52]	; 0x34
 8009874:	2300      	movs	r3, #0
 8009876:	60fb      	str	r3, [r7, #12]
 8009878:	4b0b      	ldr	r3, [pc, #44]	; (80098a8 <HAL_PCD_MspInit+0xa0>)
 800987a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800987c:	4a0a      	ldr	r2, [pc, #40]	; (80098a8 <HAL_PCD_MspInit+0xa0>)
 800987e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009882:	6453      	str	r3, [r2, #68]	; 0x44
 8009884:	4b08      	ldr	r3, [pc, #32]	; (80098a8 <HAL_PCD_MspInit+0xa0>)
 8009886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009888:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800988c:	60fb      	str	r3, [r7, #12]
 800988e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009890:	2200      	movs	r2, #0
 8009892:	2100      	movs	r1, #0
 8009894:	2043      	movs	r0, #67	; 0x43
 8009896:	f7f9 f8c0 	bl	8002a1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800989a:	2043      	movs	r0, #67	; 0x43
 800989c:	f7f9 f8d9 	bl	8002a52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80098a0:	bf00      	nop
 80098a2:	3728      	adds	r7, #40	; 0x28
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}
 80098a8:	40023800 	.word	0x40023800
 80098ac:	40020000 	.word	0x40020000

080098b0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b082      	sub	sp, #8
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80098c4:	4619      	mov	r1, r3
 80098c6:	4610      	mov	r0, r2
 80098c8:	f7fe fd22 	bl	8008310 <USBD_LL_SetupStage>
}
 80098cc:	bf00      	nop
 80098ce:	3708      	adds	r7, #8
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}

080098d4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b082      	sub	sp, #8
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	460b      	mov	r3, r1
 80098de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80098e6:	78fa      	ldrb	r2, [r7, #3]
 80098e8:	6879      	ldr	r1, [r7, #4]
 80098ea:	4613      	mov	r3, r2
 80098ec:	00db      	lsls	r3, r3, #3
 80098ee:	1a9b      	subs	r3, r3, r2
 80098f0:	009b      	lsls	r3, r3, #2
 80098f2:	440b      	add	r3, r1
 80098f4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	78fb      	ldrb	r3, [r7, #3]
 80098fc:	4619      	mov	r1, r3
 80098fe:	f7fe fd5a 	bl	80083b6 <USBD_LL_DataOutStage>
}
 8009902:	bf00      	nop
 8009904:	3708      	adds	r7, #8
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800990a:	b580      	push	{r7, lr}
 800990c:	b082      	sub	sp, #8
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
 8009912:	460b      	mov	r3, r1
 8009914:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800991c:	78fa      	ldrb	r2, [r7, #3]
 800991e:	6879      	ldr	r1, [r7, #4]
 8009920:	4613      	mov	r3, r2
 8009922:	00db      	lsls	r3, r3, #3
 8009924:	1a9b      	subs	r3, r3, r2
 8009926:	009b      	lsls	r3, r3, #2
 8009928:	440b      	add	r3, r1
 800992a:	3348      	adds	r3, #72	; 0x48
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	78fb      	ldrb	r3, [r7, #3]
 8009930:	4619      	mov	r1, r3
 8009932:	f7fe fda3 	bl	800847c <USBD_LL_DataInStage>
}
 8009936:	bf00      	nop
 8009938:	3708      	adds	r7, #8
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}

0800993e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800993e:	b580      	push	{r7, lr}
 8009940:	b082      	sub	sp, #8
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800994c:	4618      	mov	r0, r3
 800994e:	f7fe fea7 	bl	80086a0 <USBD_LL_SOF>
}
 8009952:	bf00      	nop
 8009954:	3708      	adds	r7, #8
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b084      	sub	sp, #16
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009962:	2301      	movs	r3, #1
 8009964:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	68db      	ldr	r3, [r3, #12]
 800996a:	2b02      	cmp	r3, #2
 800996c:	d001      	beq.n	8009972 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800996e:	f7f7 fe79 	bl	8001664 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009978:	7bfa      	ldrb	r2, [r7, #15]
 800997a:	4611      	mov	r1, r2
 800997c:	4618      	mov	r0, r3
 800997e:	f7fe fe54 	bl	800862a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009988:	4618      	mov	r0, r3
 800998a:	f7fe fe0d 	bl	80085a8 <USBD_LL_Reset>
}
 800998e:	bf00      	nop
 8009990:	3710      	adds	r7, #16
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
	...

08009998 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b082      	sub	sp, #8
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7fe fe4f 	bl	800864a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	6812      	ldr	r2, [r2, #0]
 80099ba:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80099be:	f043 0301 	orr.w	r3, r3, #1
 80099c2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6a1b      	ldr	r3, [r3, #32]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d005      	beq.n	80099d8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80099cc:	4b04      	ldr	r3, [pc, #16]	; (80099e0 <HAL_PCD_SuspendCallback+0x48>)
 80099ce:	691b      	ldr	r3, [r3, #16]
 80099d0:	4a03      	ldr	r2, [pc, #12]	; (80099e0 <HAL_PCD_SuspendCallback+0x48>)
 80099d2:	f043 0306 	orr.w	r3, r3, #6
 80099d6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80099d8:	bf00      	nop
 80099da:	3708      	adds	r7, #8
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}
 80099e0:	e000ed00 	.word	0xe000ed00

080099e4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b082      	sub	sp, #8
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80099f2:	4618      	mov	r0, r3
 80099f4:	f7fe fe3e 	bl	8008674 <USBD_LL_Resume>
}
 80099f8:	bf00      	nop
 80099fa:	3708      	adds	r7, #8
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}

08009a00 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b082      	sub	sp, #8
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	460b      	mov	r3, r1
 8009a0a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009a12:	78fa      	ldrb	r2, [r7, #3]
 8009a14:	4611      	mov	r1, r2
 8009a16:	4618      	mov	r0, r3
 8009a18:	f7fe fe69 	bl	80086ee <USBD_LL_IsoOUTIncomplete>
}
 8009a1c:	bf00      	nop
 8009a1e:	3708      	adds	r7, #8
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009a36:	78fa      	ldrb	r2, [r7, #3]
 8009a38:	4611      	mov	r1, r2
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f7fe fe4a 	bl	80086d4 <USBD_LL_IsoINIncomplete>
}
 8009a40:	bf00      	nop
 8009a42:	3708      	adds	r7, #8
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009a56:	4618      	mov	r0, r3
 8009a58:	f7fe fe56 	bl	8008708 <USBD_LL_DevConnected>
}
 8009a5c:	bf00      	nop
 8009a5e:	3708      	adds	r7, #8
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}

08009a64 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b082      	sub	sp, #8
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009a72:	4618      	mov	r0, r3
 8009a74:	f7fe fe53 	bl	800871e <USBD_LL_DevDisconnected>
}
 8009a78:	bf00      	nop
 8009a7a:	3708      	adds	r7, #8
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b082      	sub	sp, #8
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d13c      	bne.n	8009b0a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009a90:	4a20      	ldr	r2, [pc, #128]	; (8009b14 <USBD_LL_Init+0x94>)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	4a1e      	ldr	r2, [pc, #120]	; (8009b14 <USBD_LL_Init+0x94>)
 8009a9c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009aa0:	4b1c      	ldr	r3, [pc, #112]	; (8009b14 <USBD_LL_Init+0x94>)
 8009aa2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009aa6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009aa8:	4b1a      	ldr	r3, [pc, #104]	; (8009b14 <USBD_LL_Init+0x94>)
 8009aaa:	2204      	movs	r2, #4
 8009aac:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009aae:	4b19      	ldr	r3, [pc, #100]	; (8009b14 <USBD_LL_Init+0x94>)
 8009ab0:	2202      	movs	r2, #2
 8009ab2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009ab4:	4b17      	ldr	r3, [pc, #92]	; (8009b14 <USBD_LL_Init+0x94>)
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009aba:	4b16      	ldr	r3, [pc, #88]	; (8009b14 <USBD_LL_Init+0x94>)
 8009abc:	2202      	movs	r2, #2
 8009abe:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009ac0:	4b14      	ldr	r3, [pc, #80]	; (8009b14 <USBD_LL_Init+0x94>)
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009ac6:	4b13      	ldr	r3, [pc, #76]	; (8009b14 <USBD_LL_Init+0x94>)
 8009ac8:	2200      	movs	r2, #0
 8009aca:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009acc:	4b11      	ldr	r3, [pc, #68]	; (8009b14 <USBD_LL_Init+0x94>)
 8009ace:	2200      	movs	r2, #0
 8009ad0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009ad2:	4b10      	ldr	r3, [pc, #64]	; (8009b14 <USBD_LL_Init+0x94>)
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009ad8:	4b0e      	ldr	r3, [pc, #56]	; (8009b14 <USBD_LL_Init+0x94>)
 8009ada:	2200      	movs	r2, #0
 8009adc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009ade:	480d      	ldr	r0, [pc, #52]	; (8009b14 <USBD_LL_Init+0x94>)
 8009ae0:	f7f9 fad8 	bl	8003094 <HAL_PCD_Init>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d001      	beq.n	8009aee <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009aea:	f7f7 fdbb 	bl	8001664 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009aee:	2180      	movs	r1, #128	; 0x80
 8009af0:	4808      	ldr	r0, [pc, #32]	; (8009b14 <USBD_LL_Init+0x94>)
 8009af2:	f7fa fc36 	bl	8004362 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009af6:	2240      	movs	r2, #64	; 0x40
 8009af8:	2100      	movs	r1, #0
 8009afa:	4806      	ldr	r0, [pc, #24]	; (8009b14 <USBD_LL_Init+0x94>)
 8009afc:	f7fa fbea 	bl	80042d4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009b00:	2280      	movs	r2, #128	; 0x80
 8009b02:	2101      	movs	r1, #1
 8009b04:	4803      	ldr	r0, [pc, #12]	; (8009b14 <USBD_LL_Init+0x94>)
 8009b06:	f7fa fbe5 	bl	80042d4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009b0a:	2300      	movs	r3, #0
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3708      	adds	r7, #8
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}
 8009b14:	200019cc 	.word	0x200019cc

08009b18 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b084      	sub	sp, #16
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b20:	2300      	movs	r3, #0
 8009b22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b24:	2300      	movs	r3, #0
 8009b26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f7f9 fbcd 	bl	80032ce <HAL_PCD_Start>
 8009b34:	4603      	mov	r3, r0
 8009b36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b38:	7bfb      	ldrb	r3, [r7, #15]
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f000 f92a 	bl	8009d94 <USBD_Get_USB_Status>
 8009b40:	4603      	mov	r3, r0
 8009b42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b44:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3710      	adds	r7, #16
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}

08009b4e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009b4e:	b580      	push	{r7, lr}
 8009b50:	b084      	sub	sp, #16
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	6078      	str	r0, [r7, #4]
 8009b56:	4608      	mov	r0, r1
 8009b58:	4611      	mov	r1, r2
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	70fb      	strb	r3, [r7, #3]
 8009b60:	460b      	mov	r3, r1
 8009b62:	70bb      	strb	r3, [r7, #2]
 8009b64:	4613      	mov	r3, r2
 8009b66:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009b76:	78bb      	ldrb	r3, [r7, #2]
 8009b78:	883a      	ldrh	r2, [r7, #0]
 8009b7a:	78f9      	ldrb	r1, [r7, #3]
 8009b7c:	f7f9 ffb1 	bl	8003ae2 <HAL_PCD_EP_Open>
 8009b80:	4603      	mov	r3, r0
 8009b82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b84:	7bfb      	ldrb	r3, [r7, #15]
 8009b86:	4618      	mov	r0, r3
 8009b88:	f000 f904 	bl	8009d94 <USBD_Get_USB_Status>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b90:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3710      	adds	r7, #16
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}

08009b9a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b084      	sub	sp, #16
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009baa:	2300      	movs	r3, #0
 8009bac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009bb4:	78fa      	ldrb	r2, [r7, #3]
 8009bb6:	4611      	mov	r1, r2
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f7f9 fffa 	bl	8003bb2 <HAL_PCD_EP_Close>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009bc2:	7bfb      	ldrb	r3, [r7, #15]
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f000 f8e5 	bl	8009d94 <USBD_Get_USB_Status>
 8009bca:	4603      	mov	r3, r0
 8009bcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009bce:	7bbb      	ldrb	r3, [r7, #14]
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3710      	adds	r7, #16
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b084      	sub	sp, #16
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	460b      	mov	r3, r1
 8009be2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009be4:	2300      	movs	r3, #0
 8009be6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009be8:	2300      	movs	r3, #0
 8009bea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009bf2:	78fa      	ldrb	r2, [r7, #3]
 8009bf4:	4611      	mov	r1, r2
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f7fa f8d2 	bl	8003da0 <HAL_PCD_EP_SetStall>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c00:	7bfb      	ldrb	r3, [r7, #15]
 8009c02:	4618      	mov	r0, r3
 8009c04:	f000 f8c6 	bl	8009d94 <USBD_Get_USB_Status>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}

08009c16 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b084      	sub	sp, #16
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	6078      	str	r0, [r7, #4]
 8009c1e:	460b      	mov	r3, r1
 8009c20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c22:	2300      	movs	r3, #0
 8009c24:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c26:	2300      	movs	r3, #0
 8009c28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009c30:	78fa      	ldrb	r2, [r7, #3]
 8009c32:	4611      	mov	r1, r2
 8009c34:	4618      	mov	r0, r3
 8009c36:	f7fa f917 	bl	8003e68 <HAL_PCD_EP_ClrStall>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c3e:	7bfb      	ldrb	r3, [r7, #15]
 8009c40:	4618      	mov	r0, r3
 8009c42:	f000 f8a7 	bl	8009d94 <USBD_Get_USB_Status>
 8009c46:	4603      	mov	r3, r0
 8009c48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c4a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3710      	adds	r7, #16
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}

08009c54 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c54:	b480      	push	{r7}
 8009c56:	b085      	sub	sp, #20
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009c66:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009c68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	da0b      	bge.n	8009c88 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009c70:	78fb      	ldrb	r3, [r7, #3]
 8009c72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009c76:	68f9      	ldr	r1, [r7, #12]
 8009c78:	4613      	mov	r3, r2
 8009c7a:	00db      	lsls	r3, r3, #3
 8009c7c:	1a9b      	subs	r3, r3, r2
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	440b      	add	r3, r1
 8009c82:	333e      	adds	r3, #62	; 0x3e
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	e00b      	b.n	8009ca0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009c88:	78fb      	ldrb	r3, [r7, #3]
 8009c8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009c8e:	68f9      	ldr	r1, [r7, #12]
 8009c90:	4613      	mov	r3, r2
 8009c92:	00db      	lsls	r3, r3, #3
 8009c94:	1a9b      	subs	r3, r3, r2
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	440b      	add	r3, r1
 8009c9a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009c9e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3714      	adds	r7, #20
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	460b      	mov	r3, r1
 8009cb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009cc6:	78fa      	ldrb	r2, [r7, #3]
 8009cc8:	4611      	mov	r1, r2
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f7f9 fee4 	bl	8003a98 <HAL_PCD_SetAddress>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009cd4:	7bfb      	ldrb	r3, [r7, #15]
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f000 f85c 	bl	8009d94 <USBD_Get_USB_Status>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ce0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3710      	adds	r7, #16
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}

08009cea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009cea:	b580      	push	{r7, lr}
 8009cec:	b086      	sub	sp, #24
 8009cee:	af00      	add	r7, sp, #0
 8009cf0:	60f8      	str	r0, [r7, #12]
 8009cf2:	607a      	str	r2, [r7, #4]
 8009cf4:	603b      	str	r3, [r7, #0]
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009d08:	7af9      	ldrb	r1, [r7, #11]
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	f7f9 fffd 	bl	8003d0c <HAL_PCD_EP_Transmit>
 8009d12:	4603      	mov	r3, r0
 8009d14:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d16:	7dfb      	ldrb	r3, [r7, #23]
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f000 f83b 	bl	8009d94 <USBD_Get_USB_Status>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009d22:	7dbb      	ldrb	r3, [r7, #22]
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3718      	adds	r7, #24
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b086      	sub	sp, #24
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	60f8      	str	r0, [r7, #12]
 8009d34:	607a      	str	r2, [r7, #4]
 8009d36:	603b      	str	r3, [r7, #0]
 8009d38:	460b      	mov	r3, r1
 8009d3a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d40:	2300      	movs	r3, #0
 8009d42:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009d4a:	7af9      	ldrb	r1, [r7, #11]
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	687a      	ldr	r2, [r7, #4]
 8009d50:	f7f9 ff79 	bl	8003c46 <HAL_PCD_EP_Receive>
 8009d54:	4603      	mov	r3, r0
 8009d56:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d58:	7dfb      	ldrb	r3, [r7, #23]
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f000 f81a 	bl	8009d94 <USBD_Get_USB_Status>
 8009d60:	4603      	mov	r3, r0
 8009d62:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009d64:	7dbb      	ldrb	r3, [r7, #22]
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3718      	adds	r7, #24
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}

08009d6e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d6e:	b580      	push	{r7, lr}
 8009d70:	b082      	sub	sp, #8
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
 8009d76:	460b      	mov	r3, r1
 8009d78:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009d80:	78fa      	ldrb	r2, [r7, #3]
 8009d82:	4611      	mov	r1, r2
 8009d84:	4618      	mov	r0, r3
 8009d86:	f7f9 ffa9 	bl	8003cdc <HAL_PCD_EP_GetRxCount>
 8009d8a:	4603      	mov	r3, r0
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3708      	adds	r7, #8
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bd80      	pop	{r7, pc}

08009d94 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b085      	sub	sp, #20
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009da2:	79fb      	ldrb	r3, [r7, #7]
 8009da4:	2b03      	cmp	r3, #3
 8009da6:	d817      	bhi.n	8009dd8 <USBD_Get_USB_Status+0x44>
 8009da8:	a201      	add	r2, pc, #4	; (adr r2, 8009db0 <USBD_Get_USB_Status+0x1c>)
 8009daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dae:	bf00      	nop
 8009db0:	08009dc1 	.word	0x08009dc1
 8009db4:	08009dc7 	.word	0x08009dc7
 8009db8:	08009dcd 	.word	0x08009dcd
 8009dbc:	08009dd3 	.word	0x08009dd3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	73fb      	strb	r3, [r7, #15]
    break;
 8009dc4:	e00b      	b.n	8009dde <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009dc6:	2303      	movs	r3, #3
 8009dc8:	73fb      	strb	r3, [r7, #15]
    break;
 8009dca:	e008      	b.n	8009dde <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009dcc:	2301      	movs	r3, #1
 8009dce:	73fb      	strb	r3, [r7, #15]
    break;
 8009dd0:	e005      	b.n	8009dde <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009dd2:	2303      	movs	r3, #3
 8009dd4:	73fb      	strb	r3, [r7, #15]
    break;
 8009dd6:	e002      	b.n	8009dde <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009dd8:	2303      	movs	r3, #3
 8009dda:	73fb      	strb	r3, [r7, #15]
    break;
 8009ddc:	bf00      	nop
  }
  return usb_status;
 8009dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <__errno>:
 8009dec:	4b01      	ldr	r3, [pc, #4]	; (8009df4 <__errno+0x8>)
 8009dee:	6818      	ldr	r0, [r3, #0]
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop
 8009df4:	20000188 	.word	0x20000188

08009df8 <__libc_init_array>:
 8009df8:	b570      	push	{r4, r5, r6, lr}
 8009dfa:	4e0d      	ldr	r6, [pc, #52]	; (8009e30 <__libc_init_array+0x38>)
 8009dfc:	4c0d      	ldr	r4, [pc, #52]	; (8009e34 <__libc_init_array+0x3c>)
 8009dfe:	1ba4      	subs	r4, r4, r6
 8009e00:	10a4      	asrs	r4, r4, #2
 8009e02:	2500      	movs	r5, #0
 8009e04:	42a5      	cmp	r5, r4
 8009e06:	d109      	bne.n	8009e1c <__libc_init_array+0x24>
 8009e08:	4e0b      	ldr	r6, [pc, #44]	; (8009e38 <__libc_init_array+0x40>)
 8009e0a:	4c0c      	ldr	r4, [pc, #48]	; (8009e3c <__libc_init_array+0x44>)
 8009e0c:	f002 f87a 	bl	800bf04 <_init>
 8009e10:	1ba4      	subs	r4, r4, r6
 8009e12:	10a4      	asrs	r4, r4, #2
 8009e14:	2500      	movs	r5, #0
 8009e16:	42a5      	cmp	r5, r4
 8009e18:	d105      	bne.n	8009e26 <__libc_init_array+0x2e>
 8009e1a:	bd70      	pop	{r4, r5, r6, pc}
 8009e1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009e20:	4798      	blx	r3
 8009e22:	3501      	adds	r5, #1
 8009e24:	e7ee      	b.n	8009e04 <__libc_init_array+0xc>
 8009e26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009e2a:	4798      	blx	r3
 8009e2c:	3501      	adds	r5, #1
 8009e2e:	e7f2      	b.n	8009e16 <__libc_init_array+0x1e>
 8009e30:	0800c308 	.word	0x0800c308
 8009e34:	0800c308 	.word	0x0800c308
 8009e38:	0800c308 	.word	0x0800c308
 8009e3c:	0800c30c 	.word	0x0800c30c

08009e40 <malloc>:
 8009e40:	4b02      	ldr	r3, [pc, #8]	; (8009e4c <malloc+0xc>)
 8009e42:	4601      	mov	r1, r0
 8009e44:	6818      	ldr	r0, [r3, #0]
 8009e46:	f000 b86d 	b.w	8009f24 <_malloc_r>
 8009e4a:	bf00      	nop
 8009e4c:	20000188 	.word	0x20000188

08009e50 <free>:
 8009e50:	4b02      	ldr	r3, [pc, #8]	; (8009e5c <free+0xc>)
 8009e52:	4601      	mov	r1, r0
 8009e54:	6818      	ldr	r0, [r3, #0]
 8009e56:	f000 b817 	b.w	8009e88 <_free_r>
 8009e5a:	bf00      	nop
 8009e5c:	20000188 	.word	0x20000188

08009e60 <memcpy>:
 8009e60:	b510      	push	{r4, lr}
 8009e62:	1e43      	subs	r3, r0, #1
 8009e64:	440a      	add	r2, r1
 8009e66:	4291      	cmp	r1, r2
 8009e68:	d100      	bne.n	8009e6c <memcpy+0xc>
 8009e6a:	bd10      	pop	{r4, pc}
 8009e6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e74:	e7f7      	b.n	8009e66 <memcpy+0x6>

08009e76 <memset>:
 8009e76:	4402      	add	r2, r0
 8009e78:	4603      	mov	r3, r0
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d100      	bne.n	8009e80 <memset+0xa>
 8009e7e:	4770      	bx	lr
 8009e80:	f803 1b01 	strb.w	r1, [r3], #1
 8009e84:	e7f9      	b.n	8009e7a <memset+0x4>
	...

08009e88 <_free_r>:
 8009e88:	b538      	push	{r3, r4, r5, lr}
 8009e8a:	4605      	mov	r5, r0
 8009e8c:	2900      	cmp	r1, #0
 8009e8e:	d045      	beq.n	8009f1c <_free_r+0x94>
 8009e90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e94:	1f0c      	subs	r4, r1, #4
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	bfb8      	it	lt
 8009e9a:	18e4      	addlt	r4, r4, r3
 8009e9c:	f001 fb8e 	bl	800b5bc <__malloc_lock>
 8009ea0:	4a1f      	ldr	r2, [pc, #124]	; (8009f20 <_free_r+0x98>)
 8009ea2:	6813      	ldr	r3, [r2, #0]
 8009ea4:	4610      	mov	r0, r2
 8009ea6:	b933      	cbnz	r3, 8009eb6 <_free_r+0x2e>
 8009ea8:	6063      	str	r3, [r4, #4]
 8009eaa:	6014      	str	r4, [r2, #0]
 8009eac:	4628      	mov	r0, r5
 8009eae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009eb2:	f001 bb84 	b.w	800b5be <__malloc_unlock>
 8009eb6:	42a3      	cmp	r3, r4
 8009eb8:	d90c      	bls.n	8009ed4 <_free_r+0x4c>
 8009eba:	6821      	ldr	r1, [r4, #0]
 8009ebc:	1862      	adds	r2, r4, r1
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	bf04      	itt	eq
 8009ec2:	681a      	ldreq	r2, [r3, #0]
 8009ec4:	685b      	ldreq	r3, [r3, #4]
 8009ec6:	6063      	str	r3, [r4, #4]
 8009ec8:	bf04      	itt	eq
 8009eca:	1852      	addeq	r2, r2, r1
 8009ecc:	6022      	streq	r2, [r4, #0]
 8009ece:	6004      	str	r4, [r0, #0]
 8009ed0:	e7ec      	b.n	8009eac <_free_r+0x24>
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	685a      	ldr	r2, [r3, #4]
 8009ed6:	b10a      	cbz	r2, 8009edc <_free_r+0x54>
 8009ed8:	42a2      	cmp	r2, r4
 8009eda:	d9fa      	bls.n	8009ed2 <_free_r+0x4a>
 8009edc:	6819      	ldr	r1, [r3, #0]
 8009ede:	1858      	adds	r0, r3, r1
 8009ee0:	42a0      	cmp	r0, r4
 8009ee2:	d10b      	bne.n	8009efc <_free_r+0x74>
 8009ee4:	6820      	ldr	r0, [r4, #0]
 8009ee6:	4401      	add	r1, r0
 8009ee8:	1858      	adds	r0, r3, r1
 8009eea:	4282      	cmp	r2, r0
 8009eec:	6019      	str	r1, [r3, #0]
 8009eee:	d1dd      	bne.n	8009eac <_free_r+0x24>
 8009ef0:	6810      	ldr	r0, [r2, #0]
 8009ef2:	6852      	ldr	r2, [r2, #4]
 8009ef4:	605a      	str	r2, [r3, #4]
 8009ef6:	4401      	add	r1, r0
 8009ef8:	6019      	str	r1, [r3, #0]
 8009efa:	e7d7      	b.n	8009eac <_free_r+0x24>
 8009efc:	d902      	bls.n	8009f04 <_free_r+0x7c>
 8009efe:	230c      	movs	r3, #12
 8009f00:	602b      	str	r3, [r5, #0]
 8009f02:	e7d3      	b.n	8009eac <_free_r+0x24>
 8009f04:	6820      	ldr	r0, [r4, #0]
 8009f06:	1821      	adds	r1, r4, r0
 8009f08:	428a      	cmp	r2, r1
 8009f0a:	bf04      	itt	eq
 8009f0c:	6811      	ldreq	r1, [r2, #0]
 8009f0e:	6852      	ldreq	r2, [r2, #4]
 8009f10:	6062      	str	r2, [r4, #4]
 8009f12:	bf04      	itt	eq
 8009f14:	1809      	addeq	r1, r1, r0
 8009f16:	6021      	streq	r1, [r4, #0]
 8009f18:	605c      	str	r4, [r3, #4]
 8009f1a:	e7c7      	b.n	8009eac <_free_r+0x24>
 8009f1c:	bd38      	pop	{r3, r4, r5, pc}
 8009f1e:	bf00      	nop
 8009f20:	2000037c 	.word	0x2000037c

08009f24 <_malloc_r>:
 8009f24:	b570      	push	{r4, r5, r6, lr}
 8009f26:	1ccd      	adds	r5, r1, #3
 8009f28:	f025 0503 	bic.w	r5, r5, #3
 8009f2c:	3508      	adds	r5, #8
 8009f2e:	2d0c      	cmp	r5, #12
 8009f30:	bf38      	it	cc
 8009f32:	250c      	movcc	r5, #12
 8009f34:	2d00      	cmp	r5, #0
 8009f36:	4606      	mov	r6, r0
 8009f38:	db01      	blt.n	8009f3e <_malloc_r+0x1a>
 8009f3a:	42a9      	cmp	r1, r5
 8009f3c:	d903      	bls.n	8009f46 <_malloc_r+0x22>
 8009f3e:	230c      	movs	r3, #12
 8009f40:	6033      	str	r3, [r6, #0]
 8009f42:	2000      	movs	r0, #0
 8009f44:	bd70      	pop	{r4, r5, r6, pc}
 8009f46:	f001 fb39 	bl	800b5bc <__malloc_lock>
 8009f4a:	4a21      	ldr	r2, [pc, #132]	; (8009fd0 <_malloc_r+0xac>)
 8009f4c:	6814      	ldr	r4, [r2, #0]
 8009f4e:	4621      	mov	r1, r4
 8009f50:	b991      	cbnz	r1, 8009f78 <_malloc_r+0x54>
 8009f52:	4c20      	ldr	r4, [pc, #128]	; (8009fd4 <_malloc_r+0xb0>)
 8009f54:	6823      	ldr	r3, [r4, #0]
 8009f56:	b91b      	cbnz	r3, 8009f60 <_malloc_r+0x3c>
 8009f58:	4630      	mov	r0, r6
 8009f5a:	f000 fc99 	bl	800a890 <_sbrk_r>
 8009f5e:	6020      	str	r0, [r4, #0]
 8009f60:	4629      	mov	r1, r5
 8009f62:	4630      	mov	r0, r6
 8009f64:	f000 fc94 	bl	800a890 <_sbrk_r>
 8009f68:	1c43      	adds	r3, r0, #1
 8009f6a:	d124      	bne.n	8009fb6 <_malloc_r+0x92>
 8009f6c:	230c      	movs	r3, #12
 8009f6e:	6033      	str	r3, [r6, #0]
 8009f70:	4630      	mov	r0, r6
 8009f72:	f001 fb24 	bl	800b5be <__malloc_unlock>
 8009f76:	e7e4      	b.n	8009f42 <_malloc_r+0x1e>
 8009f78:	680b      	ldr	r3, [r1, #0]
 8009f7a:	1b5b      	subs	r3, r3, r5
 8009f7c:	d418      	bmi.n	8009fb0 <_malloc_r+0x8c>
 8009f7e:	2b0b      	cmp	r3, #11
 8009f80:	d90f      	bls.n	8009fa2 <_malloc_r+0x7e>
 8009f82:	600b      	str	r3, [r1, #0]
 8009f84:	50cd      	str	r5, [r1, r3]
 8009f86:	18cc      	adds	r4, r1, r3
 8009f88:	4630      	mov	r0, r6
 8009f8a:	f001 fb18 	bl	800b5be <__malloc_unlock>
 8009f8e:	f104 000b 	add.w	r0, r4, #11
 8009f92:	1d23      	adds	r3, r4, #4
 8009f94:	f020 0007 	bic.w	r0, r0, #7
 8009f98:	1ac3      	subs	r3, r0, r3
 8009f9a:	d0d3      	beq.n	8009f44 <_malloc_r+0x20>
 8009f9c:	425a      	negs	r2, r3
 8009f9e:	50e2      	str	r2, [r4, r3]
 8009fa0:	e7d0      	b.n	8009f44 <_malloc_r+0x20>
 8009fa2:	428c      	cmp	r4, r1
 8009fa4:	684b      	ldr	r3, [r1, #4]
 8009fa6:	bf16      	itet	ne
 8009fa8:	6063      	strne	r3, [r4, #4]
 8009faa:	6013      	streq	r3, [r2, #0]
 8009fac:	460c      	movne	r4, r1
 8009fae:	e7eb      	b.n	8009f88 <_malloc_r+0x64>
 8009fb0:	460c      	mov	r4, r1
 8009fb2:	6849      	ldr	r1, [r1, #4]
 8009fb4:	e7cc      	b.n	8009f50 <_malloc_r+0x2c>
 8009fb6:	1cc4      	adds	r4, r0, #3
 8009fb8:	f024 0403 	bic.w	r4, r4, #3
 8009fbc:	42a0      	cmp	r0, r4
 8009fbe:	d005      	beq.n	8009fcc <_malloc_r+0xa8>
 8009fc0:	1a21      	subs	r1, r4, r0
 8009fc2:	4630      	mov	r0, r6
 8009fc4:	f000 fc64 	bl	800a890 <_sbrk_r>
 8009fc8:	3001      	adds	r0, #1
 8009fca:	d0cf      	beq.n	8009f6c <_malloc_r+0x48>
 8009fcc:	6025      	str	r5, [r4, #0]
 8009fce:	e7db      	b.n	8009f88 <_malloc_r+0x64>
 8009fd0:	2000037c 	.word	0x2000037c
 8009fd4:	20000380 	.word	0x20000380

08009fd8 <__cvt>:
 8009fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fdc:	ec55 4b10 	vmov	r4, r5, d0
 8009fe0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009fe2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009fe6:	2d00      	cmp	r5, #0
 8009fe8:	460e      	mov	r6, r1
 8009fea:	4691      	mov	r9, r2
 8009fec:	4619      	mov	r1, r3
 8009fee:	bfb8      	it	lt
 8009ff0:	4622      	movlt	r2, r4
 8009ff2:	462b      	mov	r3, r5
 8009ff4:	f027 0720 	bic.w	r7, r7, #32
 8009ff8:	bfbb      	ittet	lt
 8009ffa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009ffe:	461d      	movlt	r5, r3
 800a000:	2300      	movge	r3, #0
 800a002:	232d      	movlt	r3, #45	; 0x2d
 800a004:	bfb8      	it	lt
 800a006:	4614      	movlt	r4, r2
 800a008:	2f46      	cmp	r7, #70	; 0x46
 800a00a:	700b      	strb	r3, [r1, #0]
 800a00c:	d004      	beq.n	800a018 <__cvt+0x40>
 800a00e:	2f45      	cmp	r7, #69	; 0x45
 800a010:	d100      	bne.n	800a014 <__cvt+0x3c>
 800a012:	3601      	adds	r6, #1
 800a014:	2102      	movs	r1, #2
 800a016:	e000      	b.n	800a01a <__cvt+0x42>
 800a018:	2103      	movs	r1, #3
 800a01a:	ab03      	add	r3, sp, #12
 800a01c:	9301      	str	r3, [sp, #4]
 800a01e:	ab02      	add	r3, sp, #8
 800a020:	9300      	str	r3, [sp, #0]
 800a022:	4632      	mov	r2, r6
 800a024:	4653      	mov	r3, sl
 800a026:	ec45 4b10 	vmov	d0, r4, r5
 800a02a:	f000 fd01 	bl	800aa30 <_dtoa_r>
 800a02e:	2f47      	cmp	r7, #71	; 0x47
 800a030:	4680      	mov	r8, r0
 800a032:	d102      	bne.n	800a03a <__cvt+0x62>
 800a034:	f019 0f01 	tst.w	r9, #1
 800a038:	d026      	beq.n	800a088 <__cvt+0xb0>
 800a03a:	2f46      	cmp	r7, #70	; 0x46
 800a03c:	eb08 0906 	add.w	r9, r8, r6
 800a040:	d111      	bne.n	800a066 <__cvt+0x8e>
 800a042:	f898 3000 	ldrb.w	r3, [r8]
 800a046:	2b30      	cmp	r3, #48	; 0x30
 800a048:	d10a      	bne.n	800a060 <__cvt+0x88>
 800a04a:	2200      	movs	r2, #0
 800a04c:	2300      	movs	r3, #0
 800a04e:	4620      	mov	r0, r4
 800a050:	4629      	mov	r1, r5
 800a052:	f7f6 fd41 	bl	8000ad8 <__aeabi_dcmpeq>
 800a056:	b918      	cbnz	r0, 800a060 <__cvt+0x88>
 800a058:	f1c6 0601 	rsb	r6, r6, #1
 800a05c:	f8ca 6000 	str.w	r6, [sl]
 800a060:	f8da 3000 	ldr.w	r3, [sl]
 800a064:	4499      	add	r9, r3
 800a066:	2200      	movs	r2, #0
 800a068:	2300      	movs	r3, #0
 800a06a:	4620      	mov	r0, r4
 800a06c:	4629      	mov	r1, r5
 800a06e:	f7f6 fd33 	bl	8000ad8 <__aeabi_dcmpeq>
 800a072:	b938      	cbnz	r0, 800a084 <__cvt+0xac>
 800a074:	2230      	movs	r2, #48	; 0x30
 800a076:	9b03      	ldr	r3, [sp, #12]
 800a078:	454b      	cmp	r3, r9
 800a07a:	d205      	bcs.n	800a088 <__cvt+0xb0>
 800a07c:	1c59      	adds	r1, r3, #1
 800a07e:	9103      	str	r1, [sp, #12]
 800a080:	701a      	strb	r2, [r3, #0]
 800a082:	e7f8      	b.n	800a076 <__cvt+0x9e>
 800a084:	f8cd 900c 	str.w	r9, [sp, #12]
 800a088:	9b03      	ldr	r3, [sp, #12]
 800a08a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a08c:	eba3 0308 	sub.w	r3, r3, r8
 800a090:	4640      	mov	r0, r8
 800a092:	6013      	str	r3, [r2, #0]
 800a094:	b004      	add	sp, #16
 800a096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a09a <__exponent>:
 800a09a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a09c:	2900      	cmp	r1, #0
 800a09e:	4604      	mov	r4, r0
 800a0a0:	bfba      	itte	lt
 800a0a2:	4249      	neglt	r1, r1
 800a0a4:	232d      	movlt	r3, #45	; 0x2d
 800a0a6:	232b      	movge	r3, #43	; 0x2b
 800a0a8:	2909      	cmp	r1, #9
 800a0aa:	f804 2b02 	strb.w	r2, [r4], #2
 800a0ae:	7043      	strb	r3, [r0, #1]
 800a0b0:	dd20      	ble.n	800a0f4 <__exponent+0x5a>
 800a0b2:	f10d 0307 	add.w	r3, sp, #7
 800a0b6:	461f      	mov	r7, r3
 800a0b8:	260a      	movs	r6, #10
 800a0ba:	fb91 f5f6 	sdiv	r5, r1, r6
 800a0be:	fb06 1115 	mls	r1, r6, r5, r1
 800a0c2:	3130      	adds	r1, #48	; 0x30
 800a0c4:	2d09      	cmp	r5, #9
 800a0c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a0ca:	f103 32ff 	add.w	r2, r3, #4294967295
 800a0ce:	4629      	mov	r1, r5
 800a0d0:	dc09      	bgt.n	800a0e6 <__exponent+0x4c>
 800a0d2:	3130      	adds	r1, #48	; 0x30
 800a0d4:	3b02      	subs	r3, #2
 800a0d6:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a0da:	42bb      	cmp	r3, r7
 800a0dc:	4622      	mov	r2, r4
 800a0de:	d304      	bcc.n	800a0ea <__exponent+0x50>
 800a0e0:	1a10      	subs	r0, r2, r0
 800a0e2:	b003      	add	sp, #12
 800a0e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0e6:	4613      	mov	r3, r2
 800a0e8:	e7e7      	b.n	800a0ba <__exponent+0x20>
 800a0ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0ee:	f804 2b01 	strb.w	r2, [r4], #1
 800a0f2:	e7f2      	b.n	800a0da <__exponent+0x40>
 800a0f4:	2330      	movs	r3, #48	; 0x30
 800a0f6:	4419      	add	r1, r3
 800a0f8:	7083      	strb	r3, [r0, #2]
 800a0fa:	1d02      	adds	r2, r0, #4
 800a0fc:	70c1      	strb	r1, [r0, #3]
 800a0fe:	e7ef      	b.n	800a0e0 <__exponent+0x46>

0800a100 <_printf_float>:
 800a100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a104:	b08d      	sub	sp, #52	; 0x34
 800a106:	460c      	mov	r4, r1
 800a108:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a10c:	4616      	mov	r6, r2
 800a10e:	461f      	mov	r7, r3
 800a110:	4605      	mov	r5, r0
 800a112:	f001 fa45 	bl	800b5a0 <_localeconv_r>
 800a116:	6803      	ldr	r3, [r0, #0]
 800a118:	9304      	str	r3, [sp, #16]
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7f6 f860 	bl	80001e0 <strlen>
 800a120:	2300      	movs	r3, #0
 800a122:	930a      	str	r3, [sp, #40]	; 0x28
 800a124:	f8d8 3000 	ldr.w	r3, [r8]
 800a128:	9005      	str	r0, [sp, #20]
 800a12a:	3307      	adds	r3, #7
 800a12c:	f023 0307 	bic.w	r3, r3, #7
 800a130:	f103 0208 	add.w	r2, r3, #8
 800a134:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a138:	f8d4 b000 	ldr.w	fp, [r4]
 800a13c:	f8c8 2000 	str.w	r2, [r8]
 800a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a144:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a148:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a14c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a150:	9307      	str	r3, [sp, #28]
 800a152:	f8cd 8018 	str.w	r8, [sp, #24]
 800a156:	f04f 32ff 	mov.w	r2, #4294967295
 800a15a:	4ba7      	ldr	r3, [pc, #668]	; (800a3f8 <_printf_float+0x2f8>)
 800a15c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a160:	f7f6 fcec 	bl	8000b3c <__aeabi_dcmpun>
 800a164:	bb70      	cbnz	r0, 800a1c4 <_printf_float+0xc4>
 800a166:	f04f 32ff 	mov.w	r2, #4294967295
 800a16a:	4ba3      	ldr	r3, [pc, #652]	; (800a3f8 <_printf_float+0x2f8>)
 800a16c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a170:	f7f6 fcc6 	bl	8000b00 <__aeabi_dcmple>
 800a174:	bb30      	cbnz	r0, 800a1c4 <_printf_float+0xc4>
 800a176:	2200      	movs	r2, #0
 800a178:	2300      	movs	r3, #0
 800a17a:	4640      	mov	r0, r8
 800a17c:	4649      	mov	r1, r9
 800a17e:	f7f6 fcb5 	bl	8000aec <__aeabi_dcmplt>
 800a182:	b110      	cbz	r0, 800a18a <_printf_float+0x8a>
 800a184:	232d      	movs	r3, #45	; 0x2d
 800a186:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a18a:	4a9c      	ldr	r2, [pc, #624]	; (800a3fc <_printf_float+0x2fc>)
 800a18c:	4b9c      	ldr	r3, [pc, #624]	; (800a400 <_printf_float+0x300>)
 800a18e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a192:	bf8c      	ite	hi
 800a194:	4690      	movhi	r8, r2
 800a196:	4698      	movls	r8, r3
 800a198:	2303      	movs	r3, #3
 800a19a:	f02b 0204 	bic.w	r2, fp, #4
 800a19e:	6123      	str	r3, [r4, #16]
 800a1a0:	6022      	str	r2, [r4, #0]
 800a1a2:	f04f 0900 	mov.w	r9, #0
 800a1a6:	9700      	str	r7, [sp, #0]
 800a1a8:	4633      	mov	r3, r6
 800a1aa:	aa0b      	add	r2, sp, #44	; 0x2c
 800a1ac:	4621      	mov	r1, r4
 800a1ae:	4628      	mov	r0, r5
 800a1b0:	f000 f9e6 	bl	800a580 <_printf_common>
 800a1b4:	3001      	adds	r0, #1
 800a1b6:	f040 808d 	bne.w	800a2d4 <_printf_float+0x1d4>
 800a1ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a1be:	b00d      	add	sp, #52	; 0x34
 800a1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c4:	4642      	mov	r2, r8
 800a1c6:	464b      	mov	r3, r9
 800a1c8:	4640      	mov	r0, r8
 800a1ca:	4649      	mov	r1, r9
 800a1cc:	f7f6 fcb6 	bl	8000b3c <__aeabi_dcmpun>
 800a1d0:	b110      	cbz	r0, 800a1d8 <_printf_float+0xd8>
 800a1d2:	4a8c      	ldr	r2, [pc, #560]	; (800a404 <_printf_float+0x304>)
 800a1d4:	4b8c      	ldr	r3, [pc, #560]	; (800a408 <_printf_float+0x308>)
 800a1d6:	e7da      	b.n	800a18e <_printf_float+0x8e>
 800a1d8:	6861      	ldr	r1, [r4, #4]
 800a1da:	1c4b      	adds	r3, r1, #1
 800a1dc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800a1e0:	a80a      	add	r0, sp, #40	; 0x28
 800a1e2:	d13e      	bne.n	800a262 <_printf_float+0x162>
 800a1e4:	2306      	movs	r3, #6
 800a1e6:	6063      	str	r3, [r4, #4]
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a1ee:	ab09      	add	r3, sp, #36	; 0x24
 800a1f0:	9300      	str	r3, [sp, #0]
 800a1f2:	ec49 8b10 	vmov	d0, r8, r9
 800a1f6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a1fa:	6022      	str	r2, [r4, #0]
 800a1fc:	f8cd a004 	str.w	sl, [sp, #4]
 800a200:	6861      	ldr	r1, [r4, #4]
 800a202:	4628      	mov	r0, r5
 800a204:	f7ff fee8 	bl	8009fd8 <__cvt>
 800a208:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800a20c:	2b47      	cmp	r3, #71	; 0x47
 800a20e:	4680      	mov	r8, r0
 800a210:	d109      	bne.n	800a226 <_printf_float+0x126>
 800a212:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a214:	1cd8      	adds	r0, r3, #3
 800a216:	db02      	blt.n	800a21e <_printf_float+0x11e>
 800a218:	6862      	ldr	r2, [r4, #4]
 800a21a:	4293      	cmp	r3, r2
 800a21c:	dd47      	ble.n	800a2ae <_printf_float+0x1ae>
 800a21e:	f1aa 0a02 	sub.w	sl, sl, #2
 800a222:	fa5f fa8a 	uxtb.w	sl, sl
 800a226:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a22a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a22c:	d824      	bhi.n	800a278 <_printf_float+0x178>
 800a22e:	3901      	subs	r1, #1
 800a230:	4652      	mov	r2, sl
 800a232:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a236:	9109      	str	r1, [sp, #36]	; 0x24
 800a238:	f7ff ff2f 	bl	800a09a <__exponent>
 800a23c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a23e:	1813      	adds	r3, r2, r0
 800a240:	2a01      	cmp	r2, #1
 800a242:	4681      	mov	r9, r0
 800a244:	6123      	str	r3, [r4, #16]
 800a246:	dc02      	bgt.n	800a24e <_printf_float+0x14e>
 800a248:	6822      	ldr	r2, [r4, #0]
 800a24a:	07d1      	lsls	r1, r2, #31
 800a24c:	d501      	bpl.n	800a252 <_printf_float+0x152>
 800a24e:	3301      	adds	r3, #1
 800a250:	6123      	str	r3, [r4, #16]
 800a252:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a256:	2b00      	cmp	r3, #0
 800a258:	d0a5      	beq.n	800a1a6 <_printf_float+0xa6>
 800a25a:	232d      	movs	r3, #45	; 0x2d
 800a25c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a260:	e7a1      	b.n	800a1a6 <_printf_float+0xa6>
 800a262:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a266:	f000 8177 	beq.w	800a558 <_printf_float+0x458>
 800a26a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a26e:	d1bb      	bne.n	800a1e8 <_printf_float+0xe8>
 800a270:	2900      	cmp	r1, #0
 800a272:	d1b9      	bne.n	800a1e8 <_printf_float+0xe8>
 800a274:	2301      	movs	r3, #1
 800a276:	e7b6      	b.n	800a1e6 <_printf_float+0xe6>
 800a278:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a27c:	d119      	bne.n	800a2b2 <_printf_float+0x1b2>
 800a27e:	2900      	cmp	r1, #0
 800a280:	6863      	ldr	r3, [r4, #4]
 800a282:	dd0c      	ble.n	800a29e <_printf_float+0x19e>
 800a284:	6121      	str	r1, [r4, #16]
 800a286:	b913      	cbnz	r3, 800a28e <_printf_float+0x18e>
 800a288:	6822      	ldr	r2, [r4, #0]
 800a28a:	07d2      	lsls	r2, r2, #31
 800a28c:	d502      	bpl.n	800a294 <_printf_float+0x194>
 800a28e:	3301      	adds	r3, #1
 800a290:	440b      	add	r3, r1
 800a292:	6123      	str	r3, [r4, #16]
 800a294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a296:	65a3      	str	r3, [r4, #88]	; 0x58
 800a298:	f04f 0900 	mov.w	r9, #0
 800a29c:	e7d9      	b.n	800a252 <_printf_float+0x152>
 800a29e:	b913      	cbnz	r3, 800a2a6 <_printf_float+0x1a6>
 800a2a0:	6822      	ldr	r2, [r4, #0]
 800a2a2:	07d0      	lsls	r0, r2, #31
 800a2a4:	d501      	bpl.n	800a2aa <_printf_float+0x1aa>
 800a2a6:	3302      	adds	r3, #2
 800a2a8:	e7f3      	b.n	800a292 <_printf_float+0x192>
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	e7f1      	b.n	800a292 <_printf_float+0x192>
 800a2ae:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a2b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	db05      	blt.n	800a2c6 <_printf_float+0x1c6>
 800a2ba:	6822      	ldr	r2, [r4, #0]
 800a2bc:	6123      	str	r3, [r4, #16]
 800a2be:	07d1      	lsls	r1, r2, #31
 800a2c0:	d5e8      	bpl.n	800a294 <_printf_float+0x194>
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	e7e5      	b.n	800a292 <_printf_float+0x192>
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	bfd4      	ite	le
 800a2ca:	f1c3 0302 	rsble	r3, r3, #2
 800a2ce:	2301      	movgt	r3, #1
 800a2d0:	4413      	add	r3, r2
 800a2d2:	e7de      	b.n	800a292 <_printf_float+0x192>
 800a2d4:	6823      	ldr	r3, [r4, #0]
 800a2d6:	055a      	lsls	r2, r3, #21
 800a2d8:	d407      	bmi.n	800a2ea <_printf_float+0x1ea>
 800a2da:	6923      	ldr	r3, [r4, #16]
 800a2dc:	4642      	mov	r2, r8
 800a2de:	4631      	mov	r1, r6
 800a2e0:	4628      	mov	r0, r5
 800a2e2:	47b8      	blx	r7
 800a2e4:	3001      	adds	r0, #1
 800a2e6:	d12b      	bne.n	800a340 <_printf_float+0x240>
 800a2e8:	e767      	b.n	800a1ba <_printf_float+0xba>
 800a2ea:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a2ee:	f240 80dc 	bls.w	800a4aa <_printf_float+0x3aa>
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a2fa:	f7f6 fbed 	bl	8000ad8 <__aeabi_dcmpeq>
 800a2fe:	2800      	cmp	r0, #0
 800a300:	d033      	beq.n	800a36a <_printf_float+0x26a>
 800a302:	2301      	movs	r3, #1
 800a304:	4a41      	ldr	r2, [pc, #260]	; (800a40c <_printf_float+0x30c>)
 800a306:	4631      	mov	r1, r6
 800a308:	4628      	mov	r0, r5
 800a30a:	47b8      	blx	r7
 800a30c:	3001      	adds	r0, #1
 800a30e:	f43f af54 	beq.w	800a1ba <_printf_float+0xba>
 800a312:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a316:	429a      	cmp	r2, r3
 800a318:	db02      	blt.n	800a320 <_printf_float+0x220>
 800a31a:	6823      	ldr	r3, [r4, #0]
 800a31c:	07d8      	lsls	r0, r3, #31
 800a31e:	d50f      	bpl.n	800a340 <_printf_float+0x240>
 800a320:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a324:	4631      	mov	r1, r6
 800a326:	4628      	mov	r0, r5
 800a328:	47b8      	blx	r7
 800a32a:	3001      	adds	r0, #1
 800a32c:	f43f af45 	beq.w	800a1ba <_printf_float+0xba>
 800a330:	f04f 0800 	mov.w	r8, #0
 800a334:	f104 091a 	add.w	r9, r4, #26
 800a338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a33a:	3b01      	subs	r3, #1
 800a33c:	4543      	cmp	r3, r8
 800a33e:	dc09      	bgt.n	800a354 <_printf_float+0x254>
 800a340:	6823      	ldr	r3, [r4, #0]
 800a342:	079b      	lsls	r3, r3, #30
 800a344:	f100 8103 	bmi.w	800a54e <_printf_float+0x44e>
 800a348:	68e0      	ldr	r0, [r4, #12]
 800a34a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a34c:	4298      	cmp	r0, r3
 800a34e:	bfb8      	it	lt
 800a350:	4618      	movlt	r0, r3
 800a352:	e734      	b.n	800a1be <_printf_float+0xbe>
 800a354:	2301      	movs	r3, #1
 800a356:	464a      	mov	r2, r9
 800a358:	4631      	mov	r1, r6
 800a35a:	4628      	mov	r0, r5
 800a35c:	47b8      	blx	r7
 800a35e:	3001      	adds	r0, #1
 800a360:	f43f af2b 	beq.w	800a1ba <_printf_float+0xba>
 800a364:	f108 0801 	add.w	r8, r8, #1
 800a368:	e7e6      	b.n	800a338 <_printf_float+0x238>
 800a36a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	dc2b      	bgt.n	800a3c8 <_printf_float+0x2c8>
 800a370:	2301      	movs	r3, #1
 800a372:	4a26      	ldr	r2, [pc, #152]	; (800a40c <_printf_float+0x30c>)
 800a374:	4631      	mov	r1, r6
 800a376:	4628      	mov	r0, r5
 800a378:	47b8      	blx	r7
 800a37a:	3001      	adds	r0, #1
 800a37c:	f43f af1d 	beq.w	800a1ba <_printf_float+0xba>
 800a380:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a382:	b923      	cbnz	r3, 800a38e <_printf_float+0x28e>
 800a384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a386:	b913      	cbnz	r3, 800a38e <_printf_float+0x28e>
 800a388:	6823      	ldr	r3, [r4, #0]
 800a38a:	07d9      	lsls	r1, r3, #31
 800a38c:	d5d8      	bpl.n	800a340 <_printf_float+0x240>
 800a38e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a392:	4631      	mov	r1, r6
 800a394:	4628      	mov	r0, r5
 800a396:	47b8      	blx	r7
 800a398:	3001      	adds	r0, #1
 800a39a:	f43f af0e 	beq.w	800a1ba <_printf_float+0xba>
 800a39e:	f04f 0900 	mov.w	r9, #0
 800a3a2:	f104 0a1a 	add.w	sl, r4, #26
 800a3a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3a8:	425b      	negs	r3, r3
 800a3aa:	454b      	cmp	r3, r9
 800a3ac:	dc01      	bgt.n	800a3b2 <_printf_float+0x2b2>
 800a3ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3b0:	e794      	b.n	800a2dc <_printf_float+0x1dc>
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	4652      	mov	r2, sl
 800a3b6:	4631      	mov	r1, r6
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	47b8      	blx	r7
 800a3bc:	3001      	adds	r0, #1
 800a3be:	f43f aefc 	beq.w	800a1ba <_printf_float+0xba>
 800a3c2:	f109 0901 	add.w	r9, r9, #1
 800a3c6:	e7ee      	b.n	800a3a6 <_printf_float+0x2a6>
 800a3c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a3ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	bfa8      	it	ge
 800a3d0:	461a      	movge	r2, r3
 800a3d2:	2a00      	cmp	r2, #0
 800a3d4:	4691      	mov	r9, r2
 800a3d6:	dd07      	ble.n	800a3e8 <_printf_float+0x2e8>
 800a3d8:	4613      	mov	r3, r2
 800a3da:	4631      	mov	r1, r6
 800a3dc:	4642      	mov	r2, r8
 800a3de:	4628      	mov	r0, r5
 800a3e0:	47b8      	blx	r7
 800a3e2:	3001      	adds	r0, #1
 800a3e4:	f43f aee9 	beq.w	800a1ba <_printf_float+0xba>
 800a3e8:	f104 031a 	add.w	r3, r4, #26
 800a3ec:	f04f 0b00 	mov.w	fp, #0
 800a3f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a3f4:	9306      	str	r3, [sp, #24]
 800a3f6:	e015      	b.n	800a424 <_printf_float+0x324>
 800a3f8:	7fefffff 	.word	0x7fefffff
 800a3fc:	0800c044 	.word	0x0800c044
 800a400:	0800c040 	.word	0x0800c040
 800a404:	0800c04c 	.word	0x0800c04c
 800a408:	0800c048 	.word	0x0800c048
 800a40c:	0800c050 	.word	0x0800c050
 800a410:	2301      	movs	r3, #1
 800a412:	9a06      	ldr	r2, [sp, #24]
 800a414:	4631      	mov	r1, r6
 800a416:	4628      	mov	r0, r5
 800a418:	47b8      	blx	r7
 800a41a:	3001      	adds	r0, #1
 800a41c:	f43f aecd 	beq.w	800a1ba <_printf_float+0xba>
 800a420:	f10b 0b01 	add.w	fp, fp, #1
 800a424:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a428:	ebaa 0309 	sub.w	r3, sl, r9
 800a42c:	455b      	cmp	r3, fp
 800a42e:	dcef      	bgt.n	800a410 <_printf_float+0x310>
 800a430:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a434:	429a      	cmp	r2, r3
 800a436:	44d0      	add	r8, sl
 800a438:	db15      	blt.n	800a466 <_printf_float+0x366>
 800a43a:	6823      	ldr	r3, [r4, #0]
 800a43c:	07da      	lsls	r2, r3, #31
 800a43e:	d412      	bmi.n	800a466 <_printf_float+0x366>
 800a440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a442:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a444:	eba3 020a 	sub.w	r2, r3, sl
 800a448:	eba3 0a01 	sub.w	sl, r3, r1
 800a44c:	4592      	cmp	sl, r2
 800a44e:	bfa8      	it	ge
 800a450:	4692      	movge	sl, r2
 800a452:	f1ba 0f00 	cmp.w	sl, #0
 800a456:	dc0e      	bgt.n	800a476 <_printf_float+0x376>
 800a458:	f04f 0800 	mov.w	r8, #0
 800a45c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a460:	f104 091a 	add.w	r9, r4, #26
 800a464:	e019      	b.n	800a49a <_printf_float+0x39a>
 800a466:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a46a:	4631      	mov	r1, r6
 800a46c:	4628      	mov	r0, r5
 800a46e:	47b8      	blx	r7
 800a470:	3001      	adds	r0, #1
 800a472:	d1e5      	bne.n	800a440 <_printf_float+0x340>
 800a474:	e6a1      	b.n	800a1ba <_printf_float+0xba>
 800a476:	4653      	mov	r3, sl
 800a478:	4642      	mov	r2, r8
 800a47a:	4631      	mov	r1, r6
 800a47c:	4628      	mov	r0, r5
 800a47e:	47b8      	blx	r7
 800a480:	3001      	adds	r0, #1
 800a482:	d1e9      	bne.n	800a458 <_printf_float+0x358>
 800a484:	e699      	b.n	800a1ba <_printf_float+0xba>
 800a486:	2301      	movs	r3, #1
 800a488:	464a      	mov	r2, r9
 800a48a:	4631      	mov	r1, r6
 800a48c:	4628      	mov	r0, r5
 800a48e:	47b8      	blx	r7
 800a490:	3001      	adds	r0, #1
 800a492:	f43f ae92 	beq.w	800a1ba <_printf_float+0xba>
 800a496:	f108 0801 	add.w	r8, r8, #1
 800a49a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a49e:	1a9b      	subs	r3, r3, r2
 800a4a0:	eba3 030a 	sub.w	r3, r3, sl
 800a4a4:	4543      	cmp	r3, r8
 800a4a6:	dcee      	bgt.n	800a486 <_printf_float+0x386>
 800a4a8:	e74a      	b.n	800a340 <_printf_float+0x240>
 800a4aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4ac:	2a01      	cmp	r2, #1
 800a4ae:	dc01      	bgt.n	800a4b4 <_printf_float+0x3b4>
 800a4b0:	07db      	lsls	r3, r3, #31
 800a4b2:	d53a      	bpl.n	800a52a <_printf_float+0x42a>
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	4642      	mov	r2, r8
 800a4b8:	4631      	mov	r1, r6
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	47b8      	blx	r7
 800a4be:	3001      	adds	r0, #1
 800a4c0:	f43f ae7b 	beq.w	800a1ba <_printf_float+0xba>
 800a4c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4c8:	4631      	mov	r1, r6
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	47b8      	blx	r7
 800a4ce:	3001      	adds	r0, #1
 800a4d0:	f108 0801 	add.w	r8, r8, #1
 800a4d4:	f43f ae71 	beq.w	800a1ba <_printf_float+0xba>
 800a4d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4da:	2200      	movs	r2, #0
 800a4dc:	f103 3aff 	add.w	sl, r3, #4294967295
 800a4e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	f7f6 faf7 	bl	8000ad8 <__aeabi_dcmpeq>
 800a4ea:	b9c8      	cbnz	r0, 800a520 <_printf_float+0x420>
 800a4ec:	4653      	mov	r3, sl
 800a4ee:	4642      	mov	r2, r8
 800a4f0:	4631      	mov	r1, r6
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	47b8      	blx	r7
 800a4f6:	3001      	adds	r0, #1
 800a4f8:	d10e      	bne.n	800a518 <_printf_float+0x418>
 800a4fa:	e65e      	b.n	800a1ba <_printf_float+0xba>
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	4652      	mov	r2, sl
 800a500:	4631      	mov	r1, r6
 800a502:	4628      	mov	r0, r5
 800a504:	47b8      	blx	r7
 800a506:	3001      	adds	r0, #1
 800a508:	f43f ae57 	beq.w	800a1ba <_printf_float+0xba>
 800a50c:	f108 0801 	add.w	r8, r8, #1
 800a510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a512:	3b01      	subs	r3, #1
 800a514:	4543      	cmp	r3, r8
 800a516:	dcf1      	bgt.n	800a4fc <_printf_float+0x3fc>
 800a518:	464b      	mov	r3, r9
 800a51a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a51e:	e6de      	b.n	800a2de <_printf_float+0x1de>
 800a520:	f04f 0800 	mov.w	r8, #0
 800a524:	f104 0a1a 	add.w	sl, r4, #26
 800a528:	e7f2      	b.n	800a510 <_printf_float+0x410>
 800a52a:	2301      	movs	r3, #1
 800a52c:	e7df      	b.n	800a4ee <_printf_float+0x3ee>
 800a52e:	2301      	movs	r3, #1
 800a530:	464a      	mov	r2, r9
 800a532:	4631      	mov	r1, r6
 800a534:	4628      	mov	r0, r5
 800a536:	47b8      	blx	r7
 800a538:	3001      	adds	r0, #1
 800a53a:	f43f ae3e 	beq.w	800a1ba <_printf_float+0xba>
 800a53e:	f108 0801 	add.w	r8, r8, #1
 800a542:	68e3      	ldr	r3, [r4, #12]
 800a544:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a546:	1a9b      	subs	r3, r3, r2
 800a548:	4543      	cmp	r3, r8
 800a54a:	dcf0      	bgt.n	800a52e <_printf_float+0x42e>
 800a54c:	e6fc      	b.n	800a348 <_printf_float+0x248>
 800a54e:	f04f 0800 	mov.w	r8, #0
 800a552:	f104 0919 	add.w	r9, r4, #25
 800a556:	e7f4      	b.n	800a542 <_printf_float+0x442>
 800a558:	2900      	cmp	r1, #0
 800a55a:	f43f ae8b 	beq.w	800a274 <_printf_float+0x174>
 800a55e:	2300      	movs	r3, #0
 800a560:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a564:	ab09      	add	r3, sp, #36	; 0x24
 800a566:	9300      	str	r3, [sp, #0]
 800a568:	ec49 8b10 	vmov	d0, r8, r9
 800a56c:	6022      	str	r2, [r4, #0]
 800a56e:	f8cd a004 	str.w	sl, [sp, #4]
 800a572:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a576:	4628      	mov	r0, r5
 800a578:	f7ff fd2e 	bl	8009fd8 <__cvt>
 800a57c:	4680      	mov	r8, r0
 800a57e:	e648      	b.n	800a212 <_printf_float+0x112>

0800a580 <_printf_common>:
 800a580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a584:	4691      	mov	r9, r2
 800a586:	461f      	mov	r7, r3
 800a588:	688a      	ldr	r2, [r1, #8]
 800a58a:	690b      	ldr	r3, [r1, #16]
 800a58c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a590:	4293      	cmp	r3, r2
 800a592:	bfb8      	it	lt
 800a594:	4613      	movlt	r3, r2
 800a596:	f8c9 3000 	str.w	r3, [r9]
 800a59a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a59e:	4606      	mov	r6, r0
 800a5a0:	460c      	mov	r4, r1
 800a5a2:	b112      	cbz	r2, 800a5aa <_printf_common+0x2a>
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	f8c9 3000 	str.w	r3, [r9]
 800a5aa:	6823      	ldr	r3, [r4, #0]
 800a5ac:	0699      	lsls	r1, r3, #26
 800a5ae:	bf42      	ittt	mi
 800a5b0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a5b4:	3302      	addmi	r3, #2
 800a5b6:	f8c9 3000 	strmi.w	r3, [r9]
 800a5ba:	6825      	ldr	r5, [r4, #0]
 800a5bc:	f015 0506 	ands.w	r5, r5, #6
 800a5c0:	d107      	bne.n	800a5d2 <_printf_common+0x52>
 800a5c2:	f104 0a19 	add.w	sl, r4, #25
 800a5c6:	68e3      	ldr	r3, [r4, #12]
 800a5c8:	f8d9 2000 	ldr.w	r2, [r9]
 800a5cc:	1a9b      	subs	r3, r3, r2
 800a5ce:	42ab      	cmp	r3, r5
 800a5d0:	dc28      	bgt.n	800a624 <_printf_common+0xa4>
 800a5d2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a5d6:	6822      	ldr	r2, [r4, #0]
 800a5d8:	3300      	adds	r3, #0
 800a5da:	bf18      	it	ne
 800a5dc:	2301      	movne	r3, #1
 800a5de:	0692      	lsls	r2, r2, #26
 800a5e0:	d42d      	bmi.n	800a63e <_printf_common+0xbe>
 800a5e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a5e6:	4639      	mov	r1, r7
 800a5e8:	4630      	mov	r0, r6
 800a5ea:	47c0      	blx	r8
 800a5ec:	3001      	adds	r0, #1
 800a5ee:	d020      	beq.n	800a632 <_printf_common+0xb2>
 800a5f0:	6823      	ldr	r3, [r4, #0]
 800a5f2:	68e5      	ldr	r5, [r4, #12]
 800a5f4:	f8d9 2000 	ldr.w	r2, [r9]
 800a5f8:	f003 0306 	and.w	r3, r3, #6
 800a5fc:	2b04      	cmp	r3, #4
 800a5fe:	bf08      	it	eq
 800a600:	1aad      	subeq	r5, r5, r2
 800a602:	68a3      	ldr	r3, [r4, #8]
 800a604:	6922      	ldr	r2, [r4, #16]
 800a606:	bf0c      	ite	eq
 800a608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a60c:	2500      	movne	r5, #0
 800a60e:	4293      	cmp	r3, r2
 800a610:	bfc4      	itt	gt
 800a612:	1a9b      	subgt	r3, r3, r2
 800a614:	18ed      	addgt	r5, r5, r3
 800a616:	f04f 0900 	mov.w	r9, #0
 800a61a:	341a      	adds	r4, #26
 800a61c:	454d      	cmp	r5, r9
 800a61e:	d11a      	bne.n	800a656 <_printf_common+0xd6>
 800a620:	2000      	movs	r0, #0
 800a622:	e008      	b.n	800a636 <_printf_common+0xb6>
 800a624:	2301      	movs	r3, #1
 800a626:	4652      	mov	r2, sl
 800a628:	4639      	mov	r1, r7
 800a62a:	4630      	mov	r0, r6
 800a62c:	47c0      	blx	r8
 800a62e:	3001      	adds	r0, #1
 800a630:	d103      	bne.n	800a63a <_printf_common+0xba>
 800a632:	f04f 30ff 	mov.w	r0, #4294967295
 800a636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a63a:	3501      	adds	r5, #1
 800a63c:	e7c3      	b.n	800a5c6 <_printf_common+0x46>
 800a63e:	18e1      	adds	r1, r4, r3
 800a640:	1c5a      	adds	r2, r3, #1
 800a642:	2030      	movs	r0, #48	; 0x30
 800a644:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a648:	4422      	add	r2, r4
 800a64a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a64e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a652:	3302      	adds	r3, #2
 800a654:	e7c5      	b.n	800a5e2 <_printf_common+0x62>
 800a656:	2301      	movs	r3, #1
 800a658:	4622      	mov	r2, r4
 800a65a:	4639      	mov	r1, r7
 800a65c:	4630      	mov	r0, r6
 800a65e:	47c0      	blx	r8
 800a660:	3001      	adds	r0, #1
 800a662:	d0e6      	beq.n	800a632 <_printf_common+0xb2>
 800a664:	f109 0901 	add.w	r9, r9, #1
 800a668:	e7d8      	b.n	800a61c <_printf_common+0x9c>
	...

0800a66c <_printf_i>:
 800a66c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a670:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a674:	460c      	mov	r4, r1
 800a676:	7e09      	ldrb	r1, [r1, #24]
 800a678:	b085      	sub	sp, #20
 800a67a:	296e      	cmp	r1, #110	; 0x6e
 800a67c:	4617      	mov	r7, r2
 800a67e:	4606      	mov	r6, r0
 800a680:	4698      	mov	r8, r3
 800a682:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a684:	f000 80b3 	beq.w	800a7ee <_printf_i+0x182>
 800a688:	d822      	bhi.n	800a6d0 <_printf_i+0x64>
 800a68a:	2963      	cmp	r1, #99	; 0x63
 800a68c:	d036      	beq.n	800a6fc <_printf_i+0x90>
 800a68e:	d80a      	bhi.n	800a6a6 <_printf_i+0x3a>
 800a690:	2900      	cmp	r1, #0
 800a692:	f000 80b9 	beq.w	800a808 <_printf_i+0x19c>
 800a696:	2958      	cmp	r1, #88	; 0x58
 800a698:	f000 8083 	beq.w	800a7a2 <_printf_i+0x136>
 800a69c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a6a0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a6a4:	e032      	b.n	800a70c <_printf_i+0xa0>
 800a6a6:	2964      	cmp	r1, #100	; 0x64
 800a6a8:	d001      	beq.n	800a6ae <_printf_i+0x42>
 800a6aa:	2969      	cmp	r1, #105	; 0x69
 800a6ac:	d1f6      	bne.n	800a69c <_printf_i+0x30>
 800a6ae:	6820      	ldr	r0, [r4, #0]
 800a6b0:	6813      	ldr	r3, [r2, #0]
 800a6b2:	0605      	lsls	r5, r0, #24
 800a6b4:	f103 0104 	add.w	r1, r3, #4
 800a6b8:	d52a      	bpl.n	800a710 <_printf_i+0xa4>
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	6011      	str	r1, [r2, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	da03      	bge.n	800a6ca <_printf_i+0x5e>
 800a6c2:	222d      	movs	r2, #45	; 0x2d
 800a6c4:	425b      	negs	r3, r3
 800a6c6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a6ca:	486f      	ldr	r0, [pc, #444]	; (800a888 <_printf_i+0x21c>)
 800a6cc:	220a      	movs	r2, #10
 800a6ce:	e039      	b.n	800a744 <_printf_i+0xd8>
 800a6d0:	2973      	cmp	r1, #115	; 0x73
 800a6d2:	f000 809d 	beq.w	800a810 <_printf_i+0x1a4>
 800a6d6:	d808      	bhi.n	800a6ea <_printf_i+0x7e>
 800a6d8:	296f      	cmp	r1, #111	; 0x6f
 800a6da:	d020      	beq.n	800a71e <_printf_i+0xb2>
 800a6dc:	2970      	cmp	r1, #112	; 0x70
 800a6de:	d1dd      	bne.n	800a69c <_printf_i+0x30>
 800a6e0:	6823      	ldr	r3, [r4, #0]
 800a6e2:	f043 0320 	orr.w	r3, r3, #32
 800a6e6:	6023      	str	r3, [r4, #0]
 800a6e8:	e003      	b.n	800a6f2 <_printf_i+0x86>
 800a6ea:	2975      	cmp	r1, #117	; 0x75
 800a6ec:	d017      	beq.n	800a71e <_printf_i+0xb2>
 800a6ee:	2978      	cmp	r1, #120	; 0x78
 800a6f0:	d1d4      	bne.n	800a69c <_printf_i+0x30>
 800a6f2:	2378      	movs	r3, #120	; 0x78
 800a6f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a6f8:	4864      	ldr	r0, [pc, #400]	; (800a88c <_printf_i+0x220>)
 800a6fa:	e055      	b.n	800a7a8 <_printf_i+0x13c>
 800a6fc:	6813      	ldr	r3, [r2, #0]
 800a6fe:	1d19      	adds	r1, r3, #4
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	6011      	str	r1, [r2, #0]
 800a704:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a708:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a70c:	2301      	movs	r3, #1
 800a70e:	e08c      	b.n	800a82a <_printf_i+0x1be>
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	6011      	str	r1, [r2, #0]
 800a714:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a718:	bf18      	it	ne
 800a71a:	b21b      	sxthne	r3, r3
 800a71c:	e7cf      	b.n	800a6be <_printf_i+0x52>
 800a71e:	6813      	ldr	r3, [r2, #0]
 800a720:	6825      	ldr	r5, [r4, #0]
 800a722:	1d18      	adds	r0, r3, #4
 800a724:	6010      	str	r0, [r2, #0]
 800a726:	0628      	lsls	r0, r5, #24
 800a728:	d501      	bpl.n	800a72e <_printf_i+0xc2>
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	e002      	b.n	800a734 <_printf_i+0xc8>
 800a72e:	0668      	lsls	r0, r5, #25
 800a730:	d5fb      	bpl.n	800a72a <_printf_i+0xbe>
 800a732:	881b      	ldrh	r3, [r3, #0]
 800a734:	4854      	ldr	r0, [pc, #336]	; (800a888 <_printf_i+0x21c>)
 800a736:	296f      	cmp	r1, #111	; 0x6f
 800a738:	bf14      	ite	ne
 800a73a:	220a      	movne	r2, #10
 800a73c:	2208      	moveq	r2, #8
 800a73e:	2100      	movs	r1, #0
 800a740:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a744:	6865      	ldr	r5, [r4, #4]
 800a746:	60a5      	str	r5, [r4, #8]
 800a748:	2d00      	cmp	r5, #0
 800a74a:	f2c0 8095 	blt.w	800a878 <_printf_i+0x20c>
 800a74e:	6821      	ldr	r1, [r4, #0]
 800a750:	f021 0104 	bic.w	r1, r1, #4
 800a754:	6021      	str	r1, [r4, #0]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d13d      	bne.n	800a7d6 <_printf_i+0x16a>
 800a75a:	2d00      	cmp	r5, #0
 800a75c:	f040 808e 	bne.w	800a87c <_printf_i+0x210>
 800a760:	4665      	mov	r5, ip
 800a762:	2a08      	cmp	r2, #8
 800a764:	d10b      	bne.n	800a77e <_printf_i+0x112>
 800a766:	6823      	ldr	r3, [r4, #0]
 800a768:	07db      	lsls	r3, r3, #31
 800a76a:	d508      	bpl.n	800a77e <_printf_i+0x112>
 800a76c:	6923      	ldr	r3, [r4, #16]
 800a76e:	6862      	ldr	r2, [r4, #4]
 800a770:	429a      	cmp	r2, r3
 800a772:	bfde      	ittt	le
 800a774:	2330      	movle	r3, #48	; 0x30
 800a776:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a77a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a77e:	ebac 0305 	sub.w	r3, ip, r5
 800a782:	6123      	str	r3, [r4, #16]
 800a784:	f8cd 8000 	str.w	r8, [sp]
 800a788:	463b      	mov	r3, r7
 800a78a:	aa03      	add	r2, sp, #12
 800a78c:	4621      	mov	r1, r4
 800a78e:	4630      	mov	r0, r6
 800a790:	f7ff fef6 	bl	800a580 <_printf_common>
 800a794:	3001      	adds	r0, #1
 800a796:	d14d      	bne.n	800a834 <_printf_i+0x1c8>
 800a798:	f04f 30ff 	mov.w	r0, #4294967295
 800a79c:	b005      	add	sp, #20
 800a79e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a7a2:	4839      	ldr	r0, [pc, #228]	; (800a888 <_printf_i+0x21c>)
 800a7a4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a7a8:	6813      	ldr	r3, [r2, #0]
 800a7aa:	6821      	ldr	r1, [r4, #0]
 800a7ac:	1d1d      	adds	r5, r3, #4
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	6015      	str	r5, [r2, #0]
 800a7b2:	060a      	lsls	r2, r1, #24
 800a7b4:	d50b      	bpl.n	800a7ce <_printf_i+0x162>
 800a7b6:	07ca      	lsls	r2, r1, #31
 800a7b8:	bf44      	itt	mi
 800a7ba:	f041 0120 	orrmi.w	r1, r1, #32
 800a7be:	6021      	strmi	r1, [r4, #0]
 800a7c0:	b91b      	cbnz	r3, 800a7ca <_printf_i+0x15e>
 800a7c2:	6822      	ldr	r2, [r4, #0]
 800a7c4:	f022 0220 	bic.w	r2, r2, #32
 800a7c8:	6022      	str	r2, [r4, #0]
 800a7ca:	2210      	movs	r2, #16
 800a7cc:	e7b7      	b.n	800a73e <_printf_i+0xd2>
 800a7ce:	064d      	lsls	r5, r1, #25
 800a7d0:	bf48      	it	mi
 800a7d2:	b29b      	uxthmi	r3, r3
 800a7d4:	e7ef      	b.n	800a7b6 <_printf_i+0x14a>
 800a7d6:	4665      	mov	r5, ip
 800a7d8:	fbb3 f1f2 	udiv	r1, r3, r2
 800a7dc:	fb02 3311 	mls	r3, r2, r1, r3
 800a7e0:	5cc3      	ldrb	r3, [r0, r3]
 800a7e2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	2900      	cmp	r1, #0
 800a7ea:	d1f5      	bne.n	800a7d8 <_printf_i+0x16c>
 800a7ec:	e7b9      	b.n	800a762 <_printf_i+0xf6>
 800a7ee:	6813      	ldr	r3, [r2, #0]
 800a7f0:	6825      	ldr	r5, [r4, #0]
 800a7f2:	6961      	ldr	r1, [r4, #20]
 800a7f4:	1d18      	adds	r0, r3, #4
 800a7f6:	6010      	str	r0, [r2, #0]
 800a7f8:	0628      	lsls	r0, r5, #24
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	d501      	bpl.n	800a802 <_printf_i+0x196>
 800a7fe:	6019      	str	r1, [r3, #0]
 800a800:	e002      	b.n	800a808 <_printf_i+0x19c>
 800a802:	066a      	lsls	r2, r5, #25
 800a804:	d5fb      	bpl.n	800a7fe <_printf_i+0x192>
 800a806:	8019      	strh	r1, [r3, #0]
 800a808:	2300      	movs	r3, #0
 800a80a:	6123      	str	r3, [r4, #16]
 800a80c:	4665      	mov	r5, ip
 800a80e:	e7b9      	b.n	800a784 <_printf_i+0x118>
 800a810:	6813      	ldr	r3, [r2, #0]
 800a812:	1d19      	adds	r1, r3, #4
 800a814:	6011      	str	r1, [r2, #0]
 800a816:	681d      	ldr	r5, [r3, #0]
 800a818:	6862      	ldr	r2, [r4, #4]
 800a81a:	2100      	movs	r1, #0
 800a81c:	4628      	mov	r0, r5
 800a81e:	f7f5 fce7 	bl	80001f0 <memchr>
 800a822:	b108      	cbz	r0, 800a828 <_printf_i+0x1bc>
 800a824:	1b40      	subs	r0, r0, r5
 800a826:	6060      	str	r0, [r4, #4]
 800a828:	6863      	ldr	r3, [r4, #4]
 800a82a:	6123      	str	r3, [r4, #16]
 800a82c:	2300      	movs	r3, #0
 800a82e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a832:	e7a7      	b.n	800a784 <_printf_i+0x118>
 800a834:	6923      	ldr	r3, [r4, #16]
 800a836:	462a      	mov	r2, r5
 800a838:	4639      	mov	r1, r7
 800a83a:	4630      	mov	r0, r6
 800a83c:	47c0      	blx	r8
 800a83e:	3001      	adds	r0, #1
 800a840:	d0aa      	beq.n	800a798 <_printf_i+0x12c>
 800a842:	6823      	ldr	r3, [r4, #0]
 800a844:	079b      	lsls	r3, r3, #30
 800a846:	d413      	bmi.n	800a870 <_printf_i+0x204>
 800a848:	68e0      	ldr	r0, [r4, #12]
 800a84a:	9b03      	ldr	r3, [sp, #12]
 800a84c:	4298      	cmp	r0, r3
 800a84e:	bfb8      	it	lt
 800a850:	4618      	movlt	r0, r3
 800a852:	e7a3      	b.n	800a79c <_printf_i+0x130>
 800a854:	2301      	movs	r3, #1
 800a856:	464a      	mov	r2, r9
 800a858:	4639      	mov	r1, r7
 800a85a:	4630      	mov	r0, r6
 800a85c:	47c0      	blx	r8
 800a85e:	3001      	adds	r0, #1
 800a860:	d09a      	beq.n	800a798 <_printf_i+0x12c>
 800a862:	3501      	adds	r5, #1
 800a864:	68e3      	ldr	r3, [r4, #12]
 800a866:	9a03      	ldr	r2, [sp, #12]
 800a868:	1a9b      	subs	r3, r3, r2
 800a86a:	42ab      	cmp	r3, r5
 800a86c:	dcf2      	bgt.n	800a854 <_printf_i+0x1e8>
 800a86e:	e7eb      	b.n	800a848 <_printf_i+0x1dc>
 800a870:	2500      	movs	r5, #0
 800a872:	f104 0919 	add.w	r9, r4, #25
 800a876:	e7f5      	b.n	800a864 <_printf_i+0x1f8>
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d1ac      	bne.n	800a7d6 <_printf_i+0x16a>
 800a87c:	7803      	ldrb	r3, [r0, #0]
 800a87e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a882:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a886:	e76c      	b.n	800a762 <_printf_i+0xf6>
 800a888:	0800c052 	.word	0x0800c052
 800a88c:	0800c063 	.word	0x0800c063

0800a890 <_sbrk_r>:
 800a890:	b538      	push	{r3, r4, r5, lr}
 800a892:	4c06      	ldr	r4, [pc, #24]	; (800a8ac <_sbrk_r+0x1c>)
 800a894:	2300      	movs	r3, #0
 800a896:	4605      	mov	r5, r0
 800a898:	4608      	mov	r0, r1
 800a89a:	6023      	str	r3, [r4, #0]
 800a89c:	f7f7 fb46 	bl	8001f2c <_sbrk>
 800a8a0:	1c43      	adds	r3, r0, #1
 800a8a2:	d102      	bne.n	800a8aa <_sbrk_r+0x1a>
 800a8a4:	6823      	ldr	r3, [r4, #0]
 800a8a6:	b103      	cbz	r3, 800a8aa <_sbrk_r+0x1a>
 800a8a8:	602b      	str	r3, [r5, #0]
 800a8aa:	bd38      	pop	{r3, r4, r5, pc}
 800a8ac:	20001dd4 	.word	0x20001dd4

0800a8b0 <sniprintf>:
 800a8b0:	b40c      	push	{r2, r3}
 800a8b2:	b530      	push	{r4, r5, lr}
 800a8b4:	4b17      	ldr	r3, [pc, #92]	; (800a914 <sniprintf+0x64>)
 800a8b6:	1e0c      	subs	r4, r1, #0
 800a8b8:	b09d      	sub	sp, #116	; 0x74
 800a8ba:	681d      	ldr	r5, [r3, #0]
 800a8bc:	da08      	bge.n	800a8d0 <sniprintf+0x20>
 800a8be:	238b      	movs	r3, #139	; 0x8b
 800a8c0:	602b      	str	r3, [r5, #0]
 800a8c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a8c6:	b01d      	add	sp, #116	; 0x74
 800a8c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a8cc:	b002      	add	sp, #8
 800a8ce:	4770      	bx	lr
 800a8d0:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a8d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a8d8:	bf14      	ite	ne
 800a8da:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a8de:	4623      	moveq	r3, r4
 800a8e0:	9304      	str	r3, [sp, #16]
 800a8e2:	9307      	str	r3, [sp, #28]
 800a8e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a8e8:	9002      	str	r0, [sp, #8]
 800a8ea:	9006      	str	r0, [sp, #24]
 800a8ec:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a8f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a8f2:	ab21      	add	r3, sp, #132	; 0x84
 800a8f4:	a902      	add	r1, sp, #8
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	9301      	str	r3, [sp, #4]
 800a8fa:	f001 f9a5 	bl	800bc48 <_svfiprintf_r>
 800a8fe:	1c43      	adds	r3, r0, #1
 800a900:	bfbc      	itt	lt
 800a902:	238b      	movlt	r3, #139	; 0x8b
 800a904:	602b      	strlt	r3, [r5, #0]
 800a906:	2c00      	cmp	r4, #0
 800a908:	d0dd      	beq.n	800a8c6 <sniprintf+0x16>
 800a90a:	9b02      	ldr	r3, [sp, #8]
 800a90c:	2200      	movs	r2, #0
 800a90e:	701a      	strb	r2, [r3, #0]
 800a910:	e7d9      	b.n	800a8c6 <sniprintf+0x16>
 800a912:	bf00      	nop
 800a914:	20000188 	.word	0x20000188

0800a918 <quorem>:
 800a918:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a91c:	6903      	ldr	r3, [r0, #16]
 800a91e:	690c      	ldr	r4, [r1, #16]
 800a920:	42a3      	cmp	r3, r4
 800a922:	4680      	mov	r8, r0
 800a924:	f2c0 8082 	blt.w	800aa2c <quorem+0x114>
 800a928:	3c01      	subs	r4, #1
 800a92a:	f101 0714 	add.w	r7, r1, #20
 800a92e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a932:	f100 0614 	add.w	r6, r0, #20
 800a936:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a93a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a93e:	eb06 030c 	add.w	r3, r6, ip
 800a942:	3501      	adds	r5, #1
 800a944:	eb07 090c 	add.w	r9, r7, ip
 800a948:	9301      	str	r3, [sp, #4]
 800a94a:	fbb0 f5f5 	udiv	r5, r0, r5
 800a94e:	b395      	cbz	r5, 800a9b6 <quorem+0x9e>
 800a950:	f04f 0a00 	mov.w	sl, #0
 800a954:	4638      	mov	r0, r7
 800a956:	46b6      	mov	lr, r6
 800a958:	46d3      	mov	fp, sl
 800a95a:	f850 2b04 	ldr.w	r2, [r0], #4
 800a95e:	b293      	uxth	r3, r2
 800a960:	fb05 a303 	mla	r3, r5, r3, sl
 800a964:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a968:	b29b      	uxth	r3, r3
 800a96a:	ebab 0303 	sub.w	r3, fp, r3
 800a96e:	0c12      	lsrs	r2, r2, #16
 800a970:	f8de b000 	ldr.w	fp, [lr]
 800a974:	fb05 a202 	mla	r2, r5, r2, sl
 800a978:	fa13 f38b 	uxtah	r3, r3, fp
 800a97c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a980:	fa1f fb82 	uxth.w	fp, r2
 800a984:	f8de 2000 	ldr.w	r2, [lr]
 800a988:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a98c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a990:	b29b      	uxth	r3, r3
 800a992:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a996:	4581      	cmp	r9, r0
 800a998:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a99c:	f84e 3b04 	str.w	r3, [lr], #4
 800a9a0:	d2db      	bcs.n	800a95a <quorem+0x42>
 800a9a2:	f856 300c 	ldr.w	r3, [r6, ip]
 800a9a6:	b933      	cbnz	r3, 800a9b6 <quorem+0x9e>
 800a9a8:	9b01      	ldr	r3, [sp, #4]
 800a9aa:	3b04      	subs	r3, #4
 800a9ac:	429e      	cmp	r6, r3
 800a9ae:	461a      	mov	r2, r3
 800a9b0:	d330      	bcc.n	800aa14 <quorem+0xfc>
 800a9b2:	f8c8 4010 	str.w	r4, [r8, #16]
 800a9b6:	4640      	mov	r0, r8
 800a9b8:	f001 f818 	bl	800b9ec <__mcmp>
 800a9bc:	2800      	cmp	r0, #0
 800a9be:	db25      	blt.n	800aa0c <quorem+0xf4>
 800a9c0:	3501      	adds	r5, #1
 800a9c2:	4630      	mov	r0, r6
 800a9c4:	f04f 0c00 	mov.w	ip, #0
 800a9c8:	f857 2b04 	ldr.w	r2, [r7], #4
 800a9cc:	f8d0 e000 	ldr.w	lr, [r0]
 800a9d0:	b293      	uxth	r3, r2
 800a9d2:	ebac 0303 	sub.w	r3, ip, r3
 800a9d6:	0c12      	lsrs	r2, r2, #16
 800a9d8:	fa13 f38e 	uxtah	r3, r3, lr
 800a9dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a9e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9ea:	45b9      	cmp	r9, r7
 800a9ec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a9f0:	f840 3b04 	str.w	r3, [r0], #4
 800a9f4:	d2e8      	bcs.n	800a9c8 <quorem+0xb0>
 800a9f6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a9fa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a9fe:	b92a      	cbnz	r2, 800aa0c <quorem+0xf4>
 800aa00:	3b04      	subs	r3, #4
 800aa02:	429e      	cmp	r6, r3
 800aa04:	461a      	mov	r2, r3
 800aa06:	d30b      	bcc.n	800aa20 <quorem+0x108>
 800aa08:	f8c8 4010 	str.w	r4, [r8, #16]
 800aa0c:	4628      	mov	r0, r5
 800aa0e:	b003      	add	sp, #12
 800aa10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa14:	6812      	ldr	r2, [r2, #0]
 800aa16:	3b04      	subs	r3, #4
 800aa18:	2a00      	cmp	r2, #0
 800aa1a:	d1ca      	bne.n	800a9b2 <quorem+0x9a>
 800aa1c:	3c01      	subs	r4, #1
 800aa1e:	e7c5      	b.n	800a9ac <quorem+0x94>
 800aa20:	6812      	ldr	r2, [r2, #0]
 800aa22:	3b04      	subs	r3, #4
 800aa24:	2a00      	cmp	r2, #0
 800aa26:	d1ef      	bne.n	800aa08 <quorem+0xf0>
 800aa28:	3c01      	subs	r4, #1
 800aa2a:	e7ea      	b.n	800aa02 <quorem+0xea>
 800aa2c:	2000      	movs	r0, #0
 800aa2e:	e7ee      	b.n	800aa0e <quorem+0xf6>

0800aa30 <_dtoa_r>:
 800aa30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa34:	ec57 6b10 	vmov	r6, r7, d0
 800aa38:	b097      	sub	sp, #92	; 0x5c
 800aa3a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aa3c:	9106      	str	r1, [sp, #24]
 800aa3e:	4604      	mov	r4, r0
 800aa40:	920b      	str	r2, [sp, #44]	; 0x2c
 800aa42:	9312      	str	r3, [sp, #72]	; 0x48
 800aa44:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800aa48:	e9cd 6700 	strd	r6, r7, [sp]
 800aa4c:	b93d      	cbnz	r5, 800aa5e <_dtoa_r+0x2e>
 800aa4e:	2010      	movs	r0, #16
 800aa50:	f7ff f9f6 	bl	8009e40 <malloc>
 800aa54:	6260      	str	r0, [r4, #36]	; 0x24
 800aa56:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aa5a:	6005      	str	r5, [r0, #0]
 800aa5c:	60c5      	str	r5, [r0, #12]
 800aa5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa60:	6819      	ldr	r1, [r3, #0]
 800aa62:	b151      	cbz	r1, 800aa7a <_dtoa_r+0x4a>
 800aa64:	685a      	ldr	r2, [r3, #4]
 800aa66:	604a      	str	r2, [r1, #4]
 800aa68:	2301      	movs	r3, #1
 800aa6a:	4093      	lsls	r3, r2
 800aa6c:	608b      	str	r3, [r1, #8]
 800aa6e:	4620      	mov	r0, r4
 800aa70:	f000 fdda 	bl	800b628 <_Bfree>
 800aa74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa76:	2200      	movs	r2, #0
 800aa78:	601a      	str	r2, [r3, #0]
 800aa7a:	1e3b      	subs	r3, r7, #0
 800aa7c:	bfbb      	ittet	lt
 800aa7e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800aa82:	9301      	strlt	r3, [sp, #4]
 800aa84:	2300      	movge	r3, #0
 800aa86:	2201      	movlt	r2, #1
 800aa88:	bfac      	ite	ge
 800aa8a:	f8c8 3000 	strge.w	r3, [r8]
 800aa8e:	f8c8 2000 	strlt.w	r2, [r8]
 800aa92:	4baf      	ldr	r3, [pc, #700]	; (800ad50 <_dtoa_r+0x320>)
 800aa94:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800aa98:	ea33 0308 	bics.w	r3, r3, r8
 800aa9c:	d114      	bne.n	800aac8 <_dtoa_r+0x98>
 800aa9e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aaa0:	f242 730f 	movw	r3, #9999	; 0x270f
 800aaa4:	6013      	str	r3, [r2, #0]
 800aaa6:	9b00      	ldr	r3, [sp, #0]
 800aaa8:	b923      	cbnz	r3, 800aab4 <_dtoa_r+0x84>
 800aaaa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800aaae:	2800      	cmp	r0, #0
 800aab0:	f000 8542 	beq.w	800b538 <_dtoa_r+0xb08>
 800aab4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aab6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ad64 <_dtoa_r+0x334>
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	f000 8544 	beq.w	800b548 <_dtoa_r+0xb18>
 800aac0:	f10b 0303 	add.w	r3, fp, #3
 800aac4:	f000 bd3e 	b.w	800b544 <_dtoa_r+0xb14>
 800aac8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aacc:	2200      	movs	r2, #0
 800aace:	2300      	movs	r3, #0
 800aad0:	4630      	mov	r0, r6
 800aad2:	4639      	mov	r1, r7
 800aad4:	f7f6 f800 	bl	8000ad8 <__aeabi_dcmpeq>
 800aad8:	4681      	mov	r9, r0
 800aada:	b168      	cbz	r0, 800aaf8 <_dtoa_r+0xc8>
 800aadc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aade:	2301      	movs	r3, #1
 800aae0:	6013      	str	r3, [r2, #0]
 800aae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	f000 8524 	beq.w	800b532 <_dtoa_r+0xb02>
 800aaea:	4b9a      	ldr	r3, [pc, #616]	; (800ad54 <_dtoa_r+0x324>)
 800aaec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aaee:	f103 3bff 	add.w	fp, r3, #4294967295
 800aaf2:	6013      	str	r3, [r2, #0]
 800aaf4:	f000 bd28 	b.w	800b548 <_dtoa_r+0xb18>
 800aaf8:	aa14      	add	r2, sp, #80	; 0x50
 800aafa:	a915      	add	r1, sp, #84	; 0x54
 800aafc:	ec47 6b10 	vmov	d0, r6, r7
 800ab00:	4620      	mov	r0, r4
 800ab02:	f000 ffea 	bl	800bada <__d2b>
 800ab06:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ab0a:	9004      	str	r0, [sp, #16]
 800ab0c:	2d00      	cmp	r5, #0
 800ab0e:	d07c      	beq.n	800ac0a <_dtoa_r+0x1da>
 800ab10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ab14:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800ab18:	46b2      	mov	sl, r6
 800ab1a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800ab1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ab22:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800ab26:	2200      	movs	r2, #0
 800ab28:	4b8b      	ldr	r3, [pc, #556]	; (800ad58 <_dtoa_r+0x328>)
 800ab2a:	4650      	mov	r0, sl
 800ab2c:	4659      	mov	r1, fp
 800ab2e:	f7f5 fbb3 	bl	8000298 <__aeabi_dsub>
 800ab32:	a381      	add	r3, pc, #516	; (adr r3, 800ad38 <_dtoa_r+0x308>)
 800ab34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab38:	f7f5 fd66 	bl	8000608 <__aeabi_dmul>
 800ab3c:	a380      	add	r3, pc, #512	; (adr r3, 800ad40 <_dtoa_r+0x310>)
 800ab3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab42:	f7f5 fbab 	bl	800029c <__adddf3>
 800ab46:	4606      	mov	r6, r0
 800ab48:	4628      	mov	r0, r5
 800ab4a:	460f      	mov	r7, r1
 800ab4c:	f7f5 fcf2 	bl	8000534 <__aeabi_i2d>
 800ab50:	a37d      	add	r3, pc, #500	; (adr r3, 800ad48 <_dtoa_r+0x318>)
 800ab52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab56:	f7f5 fd57 	bl	8000608 <__aeabi_dmul>
 800ab5a:	4602      	mov	r2, r0
 800ab5c:	460b      	mov	r3, r1
 800ab5e:	4630      	mov	r0, r6
 800ab60:	4639      	mov	r1, r7
 800ab62:	f7f5 fb9b 	bl	800029c <__adddf3>
 800ab66:	4606      	mov	r6, r0
 800ab68:	460f      	mov	r7, r1
 800ab6a:	f7f5 fffd 	bl	8000b68 <__aeabi_d2iz>
 800ab6e:	2200      	movs	r2, #0
 800ab70:	4682      	mov	sl, r0
 800ab72:	2300      	movs	r3, #0
 800ab74:	4630      	mov	r0, r6
 800ab76:	4639      	mov	r1, r7
 800ab78:	f7f5 ffb8 	bl	8000aec <__aeabi_dcmplt>
 800ab7c:	b148      	cbz	r0, 800ab92 <_dtoa_r+0x162>
 800ab7e:	4650      	mov	r0, sl
 800ab80:	f7f5 fcd8 	bl	8000534 <__aeabi_i2d>
 800ab84:	4632      	mov	r2, r6
 800ab86:	463b      	mov	r3, r7
 800ab88:	f7f5 ffa6 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab8c:	b908      	cbnz	r0, 800ab92 <_dtoa_r+0x162>
 800ab8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab92:	f1ba 0f16 	cmp.w	sl, #22
 800ab96:	d859      	bhi.n	800ac4c <_dtoa_r+0x21c>
 800ab98:	4970      	ldr	r1, [pc, #448]	; (800ad5c <_dtoa_r+0x32c>)
 800ab9a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ab9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aba2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aba6:	f7f5 ffbf 	bl	8000b28 <__aeabi_dcmpgt>
 800abaa:	2800      	cmp	r0, #0
 800abac:	d050      	beq.n	800ac50 <_dtoa_r+0x220>
 800abae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800abb2:	2300      	movs	r3, #0
 800abb4:	930f      	str	r3, [sp, #60]	; 0x3c
 800abb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800abb8:	1b5d      	subs	r5, r3, r5
 800abba:	f1b5 0801 	subs.w	r8, r5, #1
 800abbe:	bf49      	itett	mi
 800abc0:	f1c5 0301 	rsbmi	r3, r5, #1
 800abc4:	2300      	movpl	r3, #0
 800abc6:	9305      	strmi	r3, [sp, #20]
 800abc8:	f04f 0800 	movmi.w	r8, #0
 800abcc:	bf58      	it	pl
 800abce:	9305      	strpl	r3, [sp, #20]
 800abd0:	f1ba 0f00 	cmp.w	sl, #0
 800abd4:	db3e      	blt.n	800ac54 <_dtoa_r+0x224>
 800abd6:	2300      	movs	r3, #0
 800abd8:	44d0      	add	r8, sl
 800abda:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800abde:	9307      	str	r3, [sp, #28]
 800abe0:	9b06      	ldr	r3, [sp, #24]
 800abe2:	2b09      	cmp	r3, #9
 800abe4:	f200 8090 	bhi.w	800ad08 <_dtoa_r+0x2d8>
 800abe8:	2b05      	cmp	r3, #5
 800abea:	bfc4      	itt	gt
 800abec:	3b04      	subgt	r3, #4
 800abee:	9306      	strgt	r3, [sp, #24]
 800abf0:	9b06      	ldr	r3, [sp, #24]
 800abf2:	f1a3 0302 	sub.w	r3, r3, #2
 800abf6:	bfcc      	ite	gt
 800abf8:	2500      	movgt	r5, #0
 800abfa:	2501      	movle	r5, #1
 800abfc:	2b03      	cmp	r3, #3
 800abfe:	f200 808f 	bhi.w	800ad20 <_dtoa_r+0x2f0>
 800ac02:	e8df f003 	tbb	[pc, r3]
 800ac06:	7f7d      	.short	0x7f7d
 800ac08:	7131      	.short	0x7131
 800ac0a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ac0e:	441d      	add	r5, r3
 800ac10:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ac14:	2820      	cmp	r0, #32
 800ac16:	dd13      	ble.n	800ac40 <_dtoa_r+0x210>
 800ac18:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ac1c:	9b00      	ldr	r3, [sp, #0]
 800ac1e:	fa08 f800 	lsl.w	r8, r8, r0
 800ac22:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ac26:	fa23 f000 	lsr.w	r0, r3, r0
 800ac2a:	ea48 0000 	orr.w	r0, r8, r0
 800ac2e:	f7f5 fc71 	bl	8000514 <__aeabi_ui2d>
 800ac32:	2301      	movs	r3, #1
 800ac34:	4682      	mov	sl, r0
 800ac36:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800ac3a:	3d01      	subs	r5, #1
 800ac3c:	9313      	str	r3, [sp, #76]	; 0x4c
 800ac3e:	e772      	b.n	800ab26 <_dtoa_r+0xf6>
 800ac40:	9b00      	ldr	r3, [sp, #0]
 800ac42:	f1c0 0020 	rsb	r0, r0, #32
 800ac46:	fa03 f000 	lsl.w	r0, r3, r0
 800ac4a:	e7f0      	b.n	800ac2e <_dtoa_r+0x1fe>
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	e7b1      	b.n	800abb4 <_dtoa_r+0x184>
 800ac50:	900f      	str	r0, [sp, #60]	; 0x3c
 800ac52:	e7b0      	b.n	800abb6 <_dtoa_r+0x186>
 800ac54:	9b05      	ldr	r3, [sp, #20]
 800ac56:	eba3 030a 	sub.w	r3, r3, sl
 800ac5a:	9305      	str	r3, [sp, #20]
 800ac5c:	f1ca 0300 	rsb	r3, sl, #0
 800ac60:	9307      	str	r3, [sp, #28]
 800ac62:	2300      	movs	r3, #0
 800ac64:	930e      	str	r3, [sp, #56]	; 0x38
 800ac66:	e7bb      	b.n	800abe0 <_dtoa_r+0x1b0>
 800ac68:	2301      	movs	r3, #1
 800ac6a:	930a      	str	r3, [sp, #40]	; 0x28
 800ac6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	dd59      	ble.n	800ad26 <_dtoa_r+0x2f6>
 800ac72:	9302      	str	r3, [sp, #8]
 800ac74:	4699      	mov	r9, r3
 800ac76:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ac78:	2200      	movs	r2, #0
 800ac7a:	6072      	str	r2, [r6, #4]
 800ac7c:	2204      	movs	r2, #4
 800ac7e:	f102 0014 	add.w	r0, r2, #20
 800ac82:	4298      	cmp	r0, r3
 800ac84:	6871      	ldr	r1, [r6, #4]
 800ac86:	d953      	bls.n	800ad30 <_dtoa_r+0x300>
 800ac88:	4620      	mov	r0, r4
 800ac8a:	f000 fc99 	bl	800b5c0 <_Balloc>
 800ac8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac90:	6030      	str	r0, [r6, #0]
 800ac92:	f1b9 0f0e 	cmp.w	r9, #14
 800ac96:	f8d3 b000 	ldr.w	fp, [r3]
 800ac9a:	f200 80e6 	bhi.w	800ae6a <_dtoa_r+0x43a>
 800ac9e:	2d00      	cmp	r5, #0
 800aca0:	f000 80e3 	beq.w	800ae6a <_dtoa_r+0x43a>
 800aca4:	ed9d 7b00 	vldr	d7, [sp]
 800aca8:	f1ba 0f00 	cmp.w	sl, #0
 800acac:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800acb0:	dd74      	ble.n	800ad9c <_dtoa_r+0x36c>
 800acb2:	4a2a      	ldr	r2, [pc, #168]	; (800ad5c <_dtoa_r+0x32c>)
 800acb4:	f00a 030f 	and.w	r3, sl, #15
 800acb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800acbc:	ed93 7b00 	vldr	d7, [r3]
 800acc0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800acc4:	06f0      	lsls	r0, r6, #27
 800acc6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800acca:	d565      	bpl.n	800ad98 <_dtoa_r+0x368>
 800accc:	4b24      	ldr	r3, [pc, #144]	; (800ad60 <_dtoa_r+0x330>)
 800acce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800acd2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800acd6:	f7f5 fdc1 	bl	800085c <__aeabi_ddiv>
 800acda:	e9cd 0100 	strd	r0, r1, [sp]
 800acde:	f006 060f 	and.w	r6, r6, #15
 800ace2:	2503      	movs	r5, #3
 800ace4:	4f1e      	ldr	r7, [pc, #120]	; (800ad60 <_dtoa_r+0x330>)
 800ace6:	e04c      	b.n	800ad82 <_dtoa_r+0x352>
 800ace8:	2301      	movs	r3, #1
 800acea:	930a      	str	r3, [sp, #40]	; 0x28
 800acec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acee:	4453      	add	r3, sl
 800acf0:	f103 0901 	add.w	r9, r3, #1
 800acf4:	9302      	str	r3, [sp, #8]
 800acf6:	464b      	mov	r3, r9
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	bfb8      	it	lt
 800acfc:	2301      	movlt	r3, #1
 800acfe:	e7ba      	b.n	800ac76 <_dtoa_r+0x246>
 800ad00:	2300      	movs	r3, #0
 800ad02:	e7b2      	b.n	800ac6a <_dtoa_r+0x23a>
 800ad04:	2300      	movs	r3, #0
 800ad06:	e7f0      	b.n	800acea <_dtoa_r+0x2ba>
 800ad08:	2501      	movs	r5, #1
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	9306      	str	r3, [sp, #24]
 800ad0e:	950a      	str	r5, [sp, #40]	; 0x28
 800ad10:	f04f 33ff 	mov.w	r3, #4294967295
 800ad14:	9302      	str	r3, [sp, #8]
 800ad16:	4699      	mov	r9, r3
 800ad18:	2200      	movs	r2, #0
 800ad1a:	2312      	movs	r3, #18
 800ad1c:	920b      	str	r2, [sp, #44]	; 0x2c
 800ad1e:	e7aa      	b.n	800ac76 <_dtoa_r+0x246>
 800ad20:	2301      	movs	r3, #1
 800ad22:	930a      	str	r3, [sp, #40]	; 0x28
 800ad24:	e7f4      	b.n	800ad10 <_dtoa_r+0x2e0>
 800ad26:	2301      	movs	r3, #1
 800ad28:	9302      	str	r3, [sp, #8]
 800ad2a:	4699      	mov	r9, r3
 800ad2c:	461a      	mov	r2, r3
 800ad2e:	e7f5      	b.n	800ad1c <_dtoa_r+0x2ec>
 800ad30:	3101      	adds	r1, #1
 800ad32:	6071      	str	r1, [r6, #4]
 800ad34:	0052      	lsls	r2, r2, #1
 800ad36:	e7a2      	b.n	800ac7e <_dtoa_r+0x24e>
 800ad38:	636f4361 	.word	0x636f4361
 800ad3c:	3fd287a7 	.word	0x3fd287a7
 800ad40:	8b60c8b3 	.word	0x8b60c8b3
 800ad44:	3fc68a28 	.word	0x3fc68a28
 800ad48:	509f79fb 	.word	0x509f79fb
 800ad4c:	3fd34413 	.word	0x3fd34413
 800ad50:	7ff00000 	.word	0x7ff00000
 800ad54:	0800c051 	.word	0x0800c051
 800ad58:	3ff80000 	.word	0x3ff80000
 800ad5c:	0800c110 	.word	0x0800c110
 800ad60:	0800c0e8 	.word	0x0800c0e8
 800ad64:	0800c07d 	.word	0x0800c07d
 800ad68:	07f1      	lsls	r1, r6, #31
 800ad6a:	d508      	bpl.n	800ad7e <_dtoa_r+0x34e>
 800ad6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad74:	f7f5 fc48 	bl	8000608 <__aeabi_dmul>
 800ad78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ad7c:	3501      	adds	r5, #1
 800ad7e:	1076      	asrs	r6, r6, #1
 800ad80:	3708      	adds	r7, #8
 800ad82:	2e00      	cmp	r6, #0
 800ad84:	d1f0      	bne.n	800ad68 <_dtoa_r+0x338>
 800ad86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ad8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ad8e:	f7f5 fd65 	bl	800085c <__aeabi_ddiv>
 800ad92:	e9cd 0100 	strd	r0, r1, [sp]
 800ad96:	e01a      	b.n	800adce <_dtoa_r+0x39e>
 800ad98:	2502      	movs	r5, #2
 800ad9a:	e7a3      	b.n	800ace4 <_dtoa_r+0x2b4>
 800ad9c:	f000 80a0 	beq.w	800aee0 <_dtoa_r+0x4b0>
 800ada0:	f1ca 0600 	rsb	r6, sl, #0
 800ada4:	4b9f      	ldr	r3, [pc, #636]	; (800b024 <_dtoa_r+0x5f4>)
 800ada6:	4fa0      	ldr	r7, [pc, #640]	; (800b028 <_dtoa_r+0x5f8>)
 800ada8:	f006 020f 	and.w	r2, r6, #15
 800adac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800adb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800adb8:	f7f5 fc26 	bl	8000608 <__aeabi_dmul>
 800adbc:	e9cd 0100 	strd	r0, r1, [sp]
 800adc0:	1136      	asrs	r6, r6, #4
 800adc2:	2300      	movs	r3, #0
 800adc4:	2502      	movs	r5, #2
 800adc6:	2e00      	cmp	r6, #0
 800adc8:	d17f      	bne.n	800aeca <_dtoa_r+0x49a>
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d1e1      	bne.n	800ad92 <_dtoa_r+0x362>
 800adce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800add0:	2b00      	cmp	r3, #0
 800add2:	f000 8087 	beq.w	800aee4 <_dtoa_r+0x4b4>
 800add6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800adda:	2200      	movs	r2, #0
 800addc:	4b93      	ldr	r3, [pc, #588]	; (800b02c <_dtoa_r+0x5fc>)
 800adde:	4630      	mov	r0, r6
 800ade0:	4639      	mov	r1, r7
 800ade2:	f7f5 fe83 	bl	8000aec <__aeabi_dcmplt>
 800ade6:	2800      	cmp	r0, #0
 800ade8:	d07c      	beq.n	800aee4 <_dtoa_r+0x4b4>
 800adea:	f1b9 0f00 	cmp.w	r9, #0
 800adee:	d079      	beq.n	800aee4 <_dtoa_r+0x4b4>
 800adf0:	9b02      	ldr	r3, [sp, #8]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	dd35      	ble.n	800ae62 <_dtoa_r+0x432>
 800adf6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800adfa:	9308      	str	r3, [sp, #32]
 800adfc:	4639      	mov	r1, r7
 800adfe:	2200      	movs	r2, #0
 800ae00:	4b8b      	ldr	r3, [pc, #556]	; (800b030 <_dtoa_r+0x600>)
 800ae02:	4630      	mov	r0, r6
 800ae04:	f7f5 fc00 	bl	8000608 <__aeabi_dmul>
 800ae08:	e9cd 0100 	strd	r0, r1, [sp]
 800ae0c:	9f02      	ldr	r7, [sp, #8]
 800ae0e:	3501      	adds	r5, #1
 800ae10:	4628      	mov	r0, r5
 800ae12:	f7f5 fb8f 	bl	8000534 <__aeabi_i2d>
 800ae16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae1a:	f7f5 fbf5 	bl	8000608 <__aeabi_dmul>
 800ae1e:	2200      	movs	r2, #0
 800ae20:	4b84      	ldr	r3, [pc, #528]	; (800b034 <_dtoa_r+0x604>)
 800ae22:	f7f5 fa3b 	bl	800029c <__adddf3>
 800ae26:	4605      	mov	r5, r0
 800ae28:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ae2c:	2f00      	cmp	r7, #0
 800ae2e:	d15d      	bne.n	800aeec <_dtoa_r+0x4bc>
 800ae30:	2200      	movs	r2, #0
 800ae32:	4b81      	ldr	r3, [pc, #516]	; (800b038 <_dtoa_r+0x608>)
 800ae34:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae38:	f7f5 fa2e 	bl	8000298 <__aeabi_dsub>
 800ae3c:	462a      	mov	r2, r5
 800ae3e:	4633      	mov	r3, r6
 800ae40:	e9cd 0100 	strd	r0, r1, [sp]
 800ae44:	f7f5 fe70 	bl	8000b28 <__aeabi_dcmpgt>
 800ae48:	2800      	cmp	r0, #0
 800ae4a:	f040 8288 	bne.w	800b35e <_dtoa_r+0x92e>
 800ae4e:	462a      	mov	r2, r5
 800ae50:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ae54:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae58:	f7f5 fe48 	bl	8000aec <__aeabi_dcmplt>
 800ae5c:	2800      	cmp	r0, #0
 800ae5e:	f040 827c 	bne.w	800b35a <_dtoa_r+0x92a>
 800ae62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ae66:	e9cd 2300 	strd	r2, r3, [sp]
 800ae6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	f2c0 8150 	blt.w	800b112 <_dtoa_r+0x6e2>
 800ae72:	f1ba 0f0e 	cmp.w	sl, #14
 800ae76:	f300 814c 	bgt.w	800b112 <_dtoa_r+0x6e2>
 800ae7a:	4b6a      	ldr	r3, [pc, #424]	; (800b024 <_dtoa_r+0x5f4>)
 800ae7c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ae80:	ed93 7b00 	vldr	d7, [r3]
 800ae84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ae8c:	f280 80d8 	bge.w	800b040 <_dtoa_r+0x610>
 800ae90:	f1b9 0f00 	cmp.w	r9, #0
 800ae94:	f300 80d4 	bgt.w	800b040 <_dtoa_r+0x610>
 800ae98:	f040 825e 	bne.w	800b358 <_dtoa_r+0x928>
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	4b66      	ldr	r3, [pc, #408]	; (800b038 <_dtoa_r+0x608>)
 800aea0:	ec51 0b17 	vmov	r0, r1, d7
 800aea4:	f7f5 fbb0 	bl	8000608 <__aeabi_dmul>
 800aea8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aeac:	f7f5 fe32 	bl	8000b14 <__aeabi_dcmpge>
 800aeb0:	464f      	mov	r7, r9
 800aeb2:	464e      	mov	r6, r9
 800aeb4:	2800      	cmp	r0, #0
 800aeb6:	f040 8234 	bne.w	800b322 <_dtoa_r+0x8f2>
 800aeba:	2331      	movs	r3, #49	; 0x31
 800aebc:	f10b 0501 	add.w	r5, fp, #1
 800aec0:	f88b 3000 	strb.w	r3, [fp]
 800aec4:	f10a 0a01 	add.w	sl, sl, #1
 800aec8:	e22f      	b.n	800b32a <_dtoa_r+0x8fa>
 800aeca:	07f2      	lsls	r2, r6, #31
 800aecc:	d505      	bpl.n	800aeda <_dtoa_r+0x4aa>
 800aece:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aed2:	f7f5 fb99 	bl	8000608 <__aeabi_dmul>
 800aed6:	3501      	adds	r5, #1
 800aed8:	2301      	movs	r3, #1
 800aeda:	1076      	asrs	r6, r6, #1
 800aedc:	3708      	adds	r7, #8
 800aede:	e772      	b.n	800adc6 <_dtoa_r+0x396>
 800aee0:	2502      	movs	r5, #2
 800aee2:	e774      	b.n	800adce <_dtoa_r+0x39e>
 800aee4:	f8cd a020 	str.w	sl, [sp, #32]
 800aee8:	464f      	mov	r7, r9
 800aeea:	e791      	b.n	800ae10 <_dtoa_r+0x3e0>
 800aeec:	4b4d      	ldr	r3, [pc, #308]	; (800b024 <_dtoa_r+0x5f4>)
 800aeee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aef2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800aef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d047      	beq.n	800af8c <_dtoa_r+0x55c>
 800aefc:	4602      	mov	r2, r0
 800aefe:	460b      	mov	r3, r1
 800af00:	2000      	movs	r0, #0
 800af02:	494e      	ldr	r1, [pc, #312]	; (800b03c <_dtoa_r+0x60c>)
 800af04:	f7f5 fcaa 	bl	800085c <__aeabi_ddiv>
 800af08:	462a      	mov	r2, r5
 800af0a:	4633      	mov	r3, r6
 800af0c:	f7f5 f9c4 	bl	8000298 <__aeabi_dsub>
 800af10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800af14:	465d      	mov	r5, fp
 800af16:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af1a:	f7f5 fe25 	bl	8000b68 <__aeabi_d2iz>
 800af1e:	4606      	mov	r6, r0
 800af20:	f7f5 fb08 	bl	8000534 <__aeabi_i2d>
 800af24:	4602      	mov	r2, r0
 800af26:	460b      	mov	r3, r1
 800af28:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af2c:	f7f5 f9b4 	bl	8000298 <__aeabi_dsub>
 800af30:	3630      	adds	r6, #48	; 0x30
 800af32:	f805 6b01 	strb.w	r6, [r5], #1
 800af36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800af3a:	e9cd 0100 	strd	r0, r1, [sp]
 800af3e:	f7f5 fdd5 	bl	8000aec <__aeabi_dcmplt>
 800af42:	2800      	cmp	r0, #0
 800af44:	d163      	bne.n	800b00e <_dtoa_r+0x5de>
 800af46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af4a:	2000      	movs	r0, #0
 800af4c:	4937      	ldr	r1, [pc, #220]	; (800b02c <_dtoa_r+0x5fc>)
 800af4e:	f7f5 f9a3 	bl	8000298 <__aeabi_dsub>
 800af52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800af56:	f7f5 fdc9 	bl	8000aec <__aeabi_dcmplt>
 800af5a:	2800      	cmp	r0, #0
 800af5c:	f040 80b7 	bne.w	800b0ce <_dtoa_r+0x69e>
 800af60:	eba5 030b 	sub.w	r3, r5, fp
 800af64:	429f      	cmp	r7, r3
 800af66:	f77f af7c 	ble.w	800ae62 <_dtoa_r+0x432>
 800af6a:	2200      	movs	r2, #0
 800af6c:	4b30      	ldr	r3, [pc, #192]	; (800b030 <_dtoa_r+0x600>)
 800af6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af72:	f7f5 fb49 	bl	8000608 <__aeabi_dmul>
 800af76:	2200      	movs	r2, #0
 800af78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800af7c:	4b2c      	ldr	r3, [pc, #176]	; (800b030 <_dtoa_r+0x600>)
 800af7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af82:	f7f5 fb41 	bl	8000608 <__aeabi_dmul>
 800af86:	e9cd 0100 	strd	r0, r1, [sp]
 800af8a:	e7c4      	b.n	800af16 <_dtoa_r+0x4e6>
 800af8c:	462a      	mov	r2, r5
 800af8e:	4633      	mov	r3, r6
 800af90:	f7f5 fb3a 	bl	8000608 <__aeabi_dmul>
 800af94:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800af98:	eb0b 0507 	add.w	r5, fp, r7
 800af9c:	465e      	mov	r6, fp
 800af9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afa2:	f7f5 fde1 	bl	8000b68 <__aeabi_d2iz>
 800afa6:	4607      	mov	r7, r0
 800afa8:	f7f5 fac4 	bl	8000534 <__aeabi_i2d>
 800afac:	3730      	adds	r7, #48	; 0x30
 800afae:	4602      	mov	r2, r0
 800afb0:	460b      	mov	r3, r1
 800afb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afb6:	f7f5 f96f 	bl	8000298 <__aeabi_dsub>
 800afba:	f806 7b01 	strb.w	r7, [r6], #1
 800afbe:	42ae      	cmp	r6, r5
 800afc0:	e9cd 0100 	strd	r0, r1, [sp]
 800afc4:	f04f 0200 	mov.w	r2, #0
 800afc8:	d126      	bne.n	800b018 <_dtoa_r+0x5e8>
 800afca:	4b1c      	ldr	r3, [pc, #112]	; (800b03c <_dtoa_r+0x60c>)
 800afcc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800afd0:	f7f5 f964 	bl	800029c <__adddf3>
 800afd4:	4602      	mov	r2, r0
 800afd6:	460b      	mov	r3, r1
 800afd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afdc:	f7f5 fda4 	bl	8000b28 <__aeabi_dcmpgt>
 800afe0:	2800      	cmp	r0, #0
 800afe2:	d174      	bne.n	800b0ce <_dtoa_r+0x69e>
 800afe4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800afe8:	2000      	movs	r0, #0
 800afea:	4914      	ldr	r1, [pc, #80]	; (800b03c <_dtoa_r+0x60c>)
 800afec:	f7f5 f954 	bl	8000298 <__aeabi_dsub>
 800aff0:	4602      	mov	r2, r0
 800aff2:	460b      	mov	r3, r1
 800aff4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aff8:	f7f5 fd78 	bl	8000aec <__aeabi_dcmplt>
 800affc:	2800      	cmp	r0, #0
 800affe:	f43f af30 	beq.w	800ae62 <_dtoa_r+0x432>
 800b002:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b006:	2b30      	cmp	r3, #48	; 0x30
 800b008:	f105 32ff 	add.w	r2, r5, #4294967295
 800b00c:	d002      	beq.n	800b014 <_dtoa_r+0x5e4>
 800b00e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b012:	e04a      	b.n	800b0aa <_dtoa_r+0x67a>
 800b014:	4615      	mov	r5, r2
 800b016:	e7f4      	b.n	800b002 <_dtoa_r+0x5d2>
 800b018:	4b05      	ldr	r3, [pc, #20]	; (800b030 <_dtoa_r+0x600>)
 800b01a:	f7f5 faf5 	bl	8000608 <__aeabi_dmul>
 800b01e:	e9cd 0100 	strd	r0, r1, [sp]
 800b022:	e7bc      	b.n	800af9e <_dtoa_r+0x56e>
 800b024:	0800c110 	.word	0x0800c110
 800b028:	0800c0e8 	.word	0x0800c0e8
 800b02c:	3ff00000 	.word	0x3ff00000
 800b030:	40240000 	.word	0x40240000
 800b034:	401c0000 	.word	0x401c0000
 800b038:	40140000 	.word	0x40140000
 800b03c:	3fe00000 	.word	0x3fe00000
 800b040:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b044:	465d      	mov	r5, fp
 800b046:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b04a:	4630      	mov	r0, r6
 800b04c:	4639      	mov	r1, r7
 800b04e:	f7f5 fc05 	bl	800085c <__aeabi_ddiv>
 800b052:	f7f5 fd89 	bl	8000b68 <__aeabi_d2iz>
 800b056:	4680      	mov	r8, r0
 800b058:	f7f5 fa6c 	bl	8000534 <__aeabi_i2d>
 800b05c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b060:	f7f5 fad2 	bl	8000608 <__aeabi_dmul>
 800b064:	4602      	mov	r2, r0
 800b066:	460b      	mov	r3, r1
 800b068:	4630      	mov	r0, r6
 800b06a:	4639      	mov	r1, r7
 800b06c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800b070:	f7f5 f912 	bl	8000298 <__aeabi_dsub>
 800b074:	f805 6b01 	strb.w	r6, [r5], #1
 800b078:	eba5 060b 	sub.w	r6, r5, fp
 800b07c:	45b1      	cmp	r9, r6
 800b07e:	4602      	mov	r2, r0
 800b080:	460b      	mov	r3, r1
 800b082:	d139      	bne.n	800b0f8 <_dtoa_r+0x6c8>
 800b084:	f7f5 f90a 	bl	800029c <__adddf3>
 800b088:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b08c:	4606      	mov	r6, r0
 800b08e:	460f      	mov	r7, r1
 800b090:	f7f5 fd4a 	bl	8000b28 <__aeabi_dcmpgt>
 800b094:	b9c8      	cbnz	r0, 800b0ca <_dtoa_r+0x69a>
 800b096:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b09a:	4630      	mov	r0, r6
 800b09c:	4639      	mov	r1, r7
 800b09e:	f7f5 fd1b 	bl	8000ad8 <__aeabi_dcmpeq>
 800b0a2:	b110      	cbz	r0, 800b0aa <_dtoa_r+0x67a>
 800b0a4:	f018 0f01 	tst.w	r8, #1
 800b0a8:	d10f      	bne.n	800b0ca <_dtoa_r+0x69a>
 800b0aa:	9904      	ldr	r1, [sp, #16]
 800b0ac:	4620      	mov	r0, r4
 800b0ae:	f000 fabb 	bl	800b628 <_Bfree>
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b0b6:	702b      	strb	r3, [r5, #0]
 800b0b8:	f10a 0301 	add.w	r3, sl, #1
 800b0bc:	6013      	str	r3, [r2, #0]
 800b0be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f000 8241 	beq.w	800b548 <_dtoa_r+0xb18>
 800b0c6:	601d      	str	r5, [r3, #0]
 800b0c8:	e23e      	b.n	800b548 <_dtoa_r+0xb18>
 800b0ca:	f8cd a020 	str.w	sl, [sp, #32]
 800b0ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b0d2:	2a39      	cmp	r2, #57	; 0x39
 800b0d4:	f105 33ff 	add.w	r3, r5, #4294967295
 800b0d8:	d108      	bne.n	800b0ec <_dtoa_r+0x6bc>
 800b0da:	459b      	cmp	fp, r3
 800b0dc:	d10a      	bne.n	800b0f4 <_dtoa_r+0x6c4>
 800b0de:	9b08      	ldr	r3, [sp, #32]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	9308      	str	r3, [sp, #32]
 800b0e4:	2330      	movs	r3, #48	; 0x30
 800b0e6:	f88b 3000 	strb.w	r3, [fp]
 800b0ea:	465b      	mov	r3, fp
 800b0ec:	781a      	ldrb	r2, [r3, #0]
 800b0ee:	3201      	adds	r2, #1
 800b0f0:	701a      	strb	r2, [r3, #0]
 800b0f2:	e78c      	b.n	800b00e <_dtoa_r+0x5de>
 800b0f4:	461d      	mov	r5, r3
 800b0f6:	e7ea      	b.n	800b0ce <_dtoa_r+0x69e>
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	4b9b      	ldr	r3, [pc, #620]	; (800b368 <_dtoa_r+0x938>)
 800b0fc:	f7f5 fa84 	bl	8000608 <__aeabi_dmul>
 800b100:	2200      	movs	r2, #0
 800b102:	2300      	movs	r3, #0
 800b104:	4606      	mov	r6, r0
 800b106:	460f      	mov	r7, r1
 800b108:	f7f5 fce6 	bl	8000ad8 <__aeabi_dcmpeq>
 800b10c:	2800      	cmp	r0, #0
 800b10e:	d09a      	beq.n	800b046 <_dtoa_r+0x616>
 800b110:	e7cb      	b.n	800b0aa <_dtoa_r+0x67a>
 800b112:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b114:	2a00      	cmp	r2, #0
 800b116:	f000 808b 	beq.w	800b230 <_dtoa_r+0x800>
 800b11a:	9a06      	ldr	r2, [sp, #24]
 800b11c:	2a01      	cmp	r2, #1
 800b11e:	dc6e      	bgt.n	800b1fe <_dtoa_r+0x7ce>
 800b120:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b122:	2a00      	cmp	r2, #0
 800b124:	d067      	beq.n	800b1f6 <_dtoa_r+0x7c6>
 800b126:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b12a:	9f07      	ldr	r7, [sp, #28]
 800b12c:	9d05      	ldr	r5, [sp, #20]
 800b12e:	9a05      	ldr	r2, [sp, #20]
 800b130:	2101      	movs	r1, #1
 800b132:	441a      	add	r2, r3
 800b134:	4620      	mov	r0, r4
 800b136:	9205      	str	r2, [sp, #20]
 800b138:	4498      	add	r8, r3
 800b13a:	f000 fb15 	bl	800b768 <__i2b>
 800b13e:	4606      	mov	r6, r0
 800b140:	2d00      	cmp	r5, #0
 800b142:	dd0c      	ble.n	800b15e <_dtoa_r+0x72e>
 800b144:	f1b8 0f00 	cmp.w	r8, #0
 800b148:	dd09      	ble.n	800b15e <_dtoa_r+0x72e>
 800b14a:	4545      	cmp	r5, r8
 800b14c:	9a05      	ldr	r2, [sp, #20]
 800b14e:	462b      	mov	r3, r5
 800b150:	bfa8      	it	ge
 800b152:	4643      	movge	r3, r8
 800b154:	1ad2      	subs	r2, r2, r3
 800b156:	9205      	str	r2, [sp, #20]
 800b158:	1aed      	subs	r5, r5, r3
 800b15a:	eba8 0803 	sub.w	r8, r8, r3
 800b15e:	9b07      	ldr	r3, [sp, #28]
 800b160:	b1eb      	cbz	r3, 800b19e <_dtoa_r+0x76e>
 800b162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b164:	2b00      	cmp	r3, #0
 800b166:	d067      	beq.n	800b238 <_dtoa_r+0x808>
 800b168:	b18f      	cbz	r7, 800b18e <_dtoa_r+0x75e>
 800b16a:	4631      	mov	r1, r6
 800b16c:	463a      	mov	r2, r7
 800b16e:	4620      	mov	r0, r4
 800b170:	f000 fb9a 	bl	800b8a8 <__pow5mult>
 800b174:	9a04      	ldr	r2, [sp, #16]
 800b176:	4601      	mov	r1, r0
 800b178:	4606      	mov	r6, r0
 800b17a:	4620      	mov	r0, r4
 800b17c:	f000 fafd 	bl	800b77a <__multiply>
 800b180:	9904      	ldr	r1, [sp, #16]
 800b182:	9008      	str	r0, [sp, #32]
 800b184:	4620      	mov	r0, r4
 800b186:	f000 fa4f 	bl	800b628 <_Bfree>
 800b18a:	9b08      	ldr	r3, [sp, #32]
 800b18c:	9304      	str	r3, [sp, #16]
 800b18e:	9b07      	ldr	r3, [sp, #28]
 800b190:	1bda      	subs	r2, r3, r7
 800b192:	d004      	beq.n	800b19e <_dtoa_r+0x76e>
 800b194:	9904      	ldr	r1, [sp, #16]
 800b196:	4620      	mov	r0, r4
 800b198:	f000 fb86 	bl	800b8a8 <__pow5mult>
 800b19c:	9004      	str	r0, [sp, #16]
 800b19e:	2101      	movs	r1, #1
 800b1a0:	4620      	mov	r0, r4
 800b1a2:	f000 fae1 	bl	800b768 <__i2b>
 800b1a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1a8:	4607      	mov	r7, r0
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	f000 81d0 	beq.w	800b550 <_dtoa_r+0xb20>
 800b1b0:	461a      	mov	r2, r3
 800b1b2:	4601      	mov	r1, r0
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f000 fb77 	bl	800b8a8 <__pow5mult>
 800b1ba:	9b06      	ldr	r3, [sp, #24]
 800b1bc:	2b01      	cmp	r3, #1
 800b1be:	4607      	mov	r7, r0
 800b1c0:	dc40      	bgt.n	800b244 <_dtoa_r+0x814>
 800b1c2:	9b00      	ldr	r3, [sp, #0]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d139      	bne.n	800b23c <_dtoa_r+0x80c>
 800b1c8:	9b01      	ldr	r3, [sp, #4]
 800b1ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d136      	bne.n	800b240 <_dtoa_r+0x810>
 800b1d2:	9b01      	ldr	r3, [sp, #4]
 800b1d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b1d8:	0d1b      	lsrs	r3, r3, #20
 800b1da:	051b      	lsls	r3, r3, #20
 800b1dc:	b12b      	cbz	r3, 800b1ea <_dtoa_r+0x7ba>
 800b1de:	9b05      	ldr	r3, [sp, #20]
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	9305      	str	r3, [sp, #20]
 800b1e4:	f108 0801 	add.w	r8, r8, #1
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	9307      	str	r3, [sp, #28]
 800b1ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d12a      	bne.n	800b248 <_dtoa_r+0x818>
 800b1f2:	2001      	movs	r0, #1
 800b1f4:	e030      	b.n	800b258 <_dtoa_r+0x828>
 800b1f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b1f8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b1fc:	e795      	b.n	800b12a <_dtoa_r+0x6fa>
 800b1fe:	9b07      	ldr	r3, [sp, #28]
 800b200:	f109 37ff 	add.w	r7, r9, #4294967295
 800b204:	42bb      	cmp	r3, r7
 800b206:	bfbf      	itttt	lt
 800b208:	9b07      	ldrlt	r3, [sp, #28]
 800b20a:	9707      	strlt	r7, [sp, #28]
 800b20c:	1afa      	sublt	r2, r7, r3
 800b20e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b210:	bfbb      	ittet	lt
 800b212:	189b      	addlt	r3, r3, r2
 800b214:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b216:	1bdf      	subge	r7, r3, r7
 800b218:	2700      	movlt	r7, #0
 800b21a:	f1b9 0f00 	cmp.w	r9, #0
 800b21e:	bfb5      	itete	lt
 800b220:	9b05      	ldrlt	r3, [sp, #20]
 800b222:	9d05      	ldrge	r5, [sp, #20]
 800b224:	eba3 0509 	sublt.w	r5, r3, r9
 800b228:	464b      	movge	r3, r9
 800b22a:	bfb8      	it	lt
 800b22c:	2300      	movlt	r3, #0
 800b22e:	e77e      	b.n	800b12e <_dtoa_r+0x6fe>
 800b230:	9f07      	ldr	r7, [sp, #28]
 800b232:	9d05      	ldr	r5, [sp, #20]
 800b234:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b236:	e783      	b.n	800b140 <_dtoa_r+0x710>
 800b238:	9a07      	ldr	r2, [sp, #28]
 800b23a:	e7ab      	b.n	800b194 <_dtoa_r+0x764>
 800b23c:	2300      	movs	r3, #0
 800b23e:	e7d4      	b.n	800b1ea <_dtoa_r+0x7ba>
 800b240:	9b00      	ldr	r3, [sp, #0]
 800b242:	e7d2      	b.n	800b1ea <_dtoa_r+0x7ba>
 800b244:	2300      	movs	r3, #0
 800b246:	9307      	str	r3, [sp, #28]
 800b248:	693b      	ldr	r3, [r7, #16]
 800b24a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800b24e:	6918      	ldr	r0, [r3, #16]
 800b250:	f000 fa3c 	bl	800b6cc <__hi0bits>
 800b254:	f1c0 0020 	rsb	r0, r0, #32
 800b258:	4440      	add	r0, r8
 800b25a:	f010 001f 	ands.w	r0, r0, #31
 800b25e:	d047      	beq.n	800b2f0 <_dtoa_r+0x8c0>
 800b260:	f1c0 0320 	rsb	r3, r0, #32
 800b264:	2b04      	cmp	r3, #4
 800b266:	dd3b      	ble.n	800b2e0 <_dtoa_r+0x8b0>
 800b268:	9b05      	ldr	r3, [sp, #20]
 800b26a:	f1c0 001c 	rsb	r0, r0, #28
 800b26e:	4403      	add	r3, r0
 800b270:	9305      	str	r3, [sp, #20]
 800b272:	4405      	add	r5, r0
 800b274:	4480      	add	r8, r0
 800b276:	9b05      	ldr	r3, [sp, #20]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	dd05      	ble.n	800b288 <_dtoa_r+0x858>
 800b27c:	461a      	mov	r2, r3
 800b27e:	9904      	ldr	r1, [sp, #16]
 800b280:	4620      	mov	r0, r4
 800b282:	f000 fb5f 	bl	800b944 <__lshift>
 800b286:	9004      	str	r0, [sp, #16]
 800b288:	f1b8 0f00 	cmp.w	r8, #0
 800b28c:	dd05      	ble.n	800b29a <_dtoa_r+0x86a>
 800b28e:	4639      	mov	r1, r7
 800b290:	4642      	mov	r2, r8
 800b292:	4620      	mov	r0, r4
 800b294:	f000 fb56 	bl	800b944 <__lshift>
 800b298:	4607      	mov	r7, r0
 800b29a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b29c:	b353      	cbz	r3, 800b2f4 <_dtoa_r+0x8c4>
 800b29e:	4639      	mov	r1, r7
 800b2a0:	9804      	ldr	r0, [sp, #16]
 800b2a2:	f000 fba3 	bl	800b9ec <__mcmp>
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	da24      	bge.n	800b2f4 <_dtoa_r+0x8c4>
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	220a      	movs	r2, #10
 800b2ae:	9904      	ldr	r1, [sp, #16]
 800b2b0:	4620      	mov	r0, r4
 800b2b2:	f000 f9d0 	bl	800b656 <__multadd>
 800b2b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2b8:	9004      	str	r0, [sp, #16]
 800b2ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	f000 814d 	beq.w	800b55e <_dtoa_r+0xb2e>
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	4631      	mov	r1, r6
 800b2c8:	220a      	movs	r2, #10
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	f000 f9c3 	bl	800b656 <__multadd>
 800b2d0:	9b02      	ldr	r3, [sp, #8]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	4606      	mov	r6, r0
 800b2d6:	dc4f      	bgt.n	800b378 <_dtoa_r+0x948>
 800b2d8:	9b06      	ldr	r3, [sp, #24]
 800b2da:	2b02      	cmp	r3, #2
 800b2dc:	dd4c      	ble.n	800b378 <_dtoa_r+0x948>
 800b2de:	e011      	b.n	800b304 <_dtoa_r+0x8d4>
 800b2e0:	d0c9      	beq.n	800b276 <_dtoa_r+0x846>
 800b2e2:	9a05      	ldr	r2, [sp, #20]
 800b2e4:	331c      	adds	r3, #28
 800b2e6:	441a      	add	r2, r3
 800b2e8:	9205      	str	r2, [sp, #20]
 800b2ea:	441d      	add	r5, r3
 800b2ec:	4498      	add	r8, r3
 800b2ee:	e7c2      	b.n	800b276 <_dtoa_r+0x846>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	e7f6      	b.n	800b2e2 <_dtoa_r+0x8b2>
 800b2f4:	f1b9 0f00 	cmp.w	r9, #0
 800b2f8:	dc38      	bgt.n	800b36c <_dtoa_r+0x93c>
 800b2fa:	9b06      	ldr	r3, [sp, #24]
 800b2fc:	2b02      	cmp	r3, #2
 800b2fe:	dd35      	ble.n	800b36c <_dtoa_r+0x93c>
 800b300:	f8cd 9008 	str.w	r9, [sp, #8]
 800b304:	9b02      	ldr	r3, [sp, #8]
 800b306:	b963      	cbnz	r3, 800b322 <_dtoa_r+0x8f2>
 800b308:	4639      	mov	r1, r7
 800b30a:	2205      	movs	r2, #5
 800b30c:	4620      	mov	r0, r4
 800b30e:	f000 f9a2 	bl	800b656 <__multadd>
 800b312:	4601      	mov	r1, r0
 800b314:	4607      	mov	r7, r0
 800b316:	9804      	ldr	r0, [sp, #16]
 800b318:	f000 fb68 	bl	800b9ec <__mcmp>
 800b31c:	2800      	cmp	r0, #0
 800b31e:	f73f adcc 	bgt.w	800aeba <_dtoa_r+0x48a>
 800b322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b324:	465d      	mov	r5, fp
 800b326:	ea6f 0a03 	mvn.w	sl, r3
 800b32a:	f04f 0900 	mov.w	r9, #0
 800b32e:	4639      	mov	r1, r7
 800b330:	4620      	mov	r0, r4
 800b332:	f000 f979 	bl	800b628 <_Bfree>
 800b336:	2e00      	cmp	r6, #0
 800b338:	f43f aeb7 	beq.w	800b0aa <_dtoa_r+0x67a>
 800b33c:	f1b9 0f00 	cmp.w	r9, #0
 800b340:	d005      	beq.n	800b34e <_dtoa_r+0x91e>
 800b342:	45b1      	cmp	r9, r6
 800b344:	d003      	beq.n	800b34e <_dtoa_r+0x91e>
 800b346:	4649      	mov	r1, r9
 800b348:	4620      	mov	r0, r4
 800b34a:	f000 f96d 	bl	800b628 <_Bfree>
 800b34e:	4631      	mov	r1, r6
 800b350:	4620      	mov	r0, r4
 800b352:	f000 f969 	bl	800b628 <_Bfree>
 800b356:	e6a8      	b.n	800b0aa <_dtoa_r+0x67a>
 800b358:	2700      	movs	r7, #0
 800b35a:	463e      	mov	r6, r7
 800b35c:	e7e1      	b.n	800b322 <_dtoa_r+0x8f2>
 800b35e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b362:	463e      	mov	r6, r7
 800b364:	e5a9      	b.n	800aeba <_dtoa_r+0x48a>
 800b366:	bf00      	nop
 800b368:	40240000 	.word	0x40240000
 800b36c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b36e:	f8cd 9008 	str.w	r9, [sp, #8]
 800b372:	2b00      	cmp	r3, #0
 800b374:	f000 80fa 	beq.w	800b56c <_dtoa_r+0xb3c>
 800b378:	2d00      	cmp	r5, #0
 800b37a:	dd05      	ble.n	800b388 <_dtoa_r+0x958>
 800b37c:	4631      	mov	r1, r6
 800b37e:	462a      	mov	r2, r5
 800b380:	4620      	mov	r0, r4
 800b382:	f000 fadf 	bl	800b944 <__lshift>
 800b386:	4606      	mov	r6, r0
 800b388:	9b07      	ldr	r3, [sp, #28]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d04c      	beq.n	800b428 <_dtoa_r+0x9f8>
 800b38e:	6871      	ldr	r1, [r6, #4]
 800b390:	4620      	mov	r0, r4
 800b392:	f000 f915 	bl	800b5c0 <_Balloc>
 800b396:	6932      	ldr	r2, [r6, #16]
 800b398:	3202      	adds	r2, #2
 800b39a:	4605      	mov	r5, r0
 800b39c:	0092      	lsls	r2, r2, #2
 800b39e:	f106 010c 	add.w	r1, r6, #12
 800b3a2:	300c      	adds	r0, #12
 800b3a4:	f7fe fd5c 	bl	8009e60 <memcpy>
 800b3a8:	2201      	movs	r2, #1
 800b3aa:	4629      	mov	r1, r5
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	f000 fac9 	bl	800b944 <__lshift>
 800b3b2:	9b00      	ldr	r3, [sp, #0]
 800b3b4:	f8cd b014 	str.w	fp, [sp, #20]
 800b3b8:	f003 0301 	and.w	r3, r3, #1
 800b3bc:	46b1      	mov	r9, r6
 800b3be:	9307      	str	r3, [sp, #28]
 800b3c0:	4606      	mov	r6, r0
 800b3c2:	4639      	mov	r1, r7
 800b3c4:	9804      	ldr	r0, [sp, #16]
 800b3c6:	f7ff faa7 	bl	800a918 <quorem>
 800b3ca:	4649      	mov	r1, r9
 800b3cc:	4605      	mov	r5, r0
 800b3ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b3d2:	9804      	ldr	r0, [sp, #16]
 800b3d4:	f000 fb0a 	bl	800b9ec <__mcmp>
 800b3d8:	4632      	mov	r2, r6
 800b3da:	9000      	str	r0, [sp, #0]
 800b3dc:	4639      	mov	r1, r7
 800b3de:	4620      	mov	r0, r4
 800b3e0:	f000 fb1e 	bl	800ba20 <__mdiff>
 800b3e4:	68c3      	ldr	r3, [r0, #12]
 800b3e6:	4602      	mov	r2, r0
 800b3e8:	bb03      	cbnz	r3, 800b42c <_dtoa_r+0x9fc>
 800b3ea:	4601      	mov	r1, r0
 800b3ec:	9008      	str	r0, [sp, #32]
 800b3ee:	9804      	ldr	r0, [sp, #16]
 800b3f0:	f000 fafc 	bl	800b9ec <__mcmp>
 800b3f4:	9a08      	ldr	r2, [sp, #32]
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	4611      	mov	r1, r2
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	9308      	str	r3, [sp, #32]
 800b3fe:	f000 f913 	bl	800b628 <_Bfree>
 800b402:	9b08      	ldr	r3, [sp, #32]
 800b404:	b9a3      	cbnz	r3, 800b430 <_dtoa_r+0xa00>
 800b406:	9a06      	ldr	r2, [sp, #24]
 800b408:	b992      	cbnz	r2, 800b430 <_dtoa_r+0xa00>
 800b40a:	9a07      	ldr	r2, [sp, #28]
 800b40c:	b982      	cbnz	r2, 800b430 <_dtoa_r+0xa00>
 800b40e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b412:	d029      	beq.n	800b468 <_dtoa_r+0xa38>
 800b414:	9b00      	ldr	r3, [sp, #0]
 800b416:	2b00      	cmp	r3, #0
 800b418:	dd01      	ble.n	800b41e <_dtoa_r+0x9ee>
 800b41a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b41e:	9b05      	ldr	r3, [sp, #20]
 800b420:	1c5d      	adds	r5, r3, #1
 800b422:	f883 8000 	strb.w	r8, [r3]
 800b426:	e782      	b.n	800b32e <_dtoa_r+0x8fe>
 800b428:	4630      	mov	r0, r6
 800b42a:	e7c2      	b.n	800b3b2 <_dtoa_r+0x982>
 800b42c:	2301      	movs	r3, #1
 800b42e:	e7e3      	b.n	800b3f8 <_dtoa_r+0x9c8>
 800b430:	9a00      	ldr	r2, [sp, #0]
 800b432:	2a00      	cmp	r2, #0
 800b434:	db04      	blt.n	800b440 <_dtoa_r+0xa10>
 800b436:	d125      	bne.n	800b484 <_dtoa_r+0xa54>
 800b438:	9a06      	ldr	r2, [sp, #24]
 800b43a:	bb1a      	cbnz	r2, 800b484 <_dtoa_r+0xa54>
 800b43c:	9a07      	ldr	r2, [sp, #28]
 800b43e:	bb0a      	cbnz	r2, 800b484 <_dtoa_r+0xa54>
 800b440:	2b00      	cmp	r3, #0
 800b442:	ddec      	ble.n	800b41e <_dtoa_r+0x9ee>
 800b444:	2201      	movs	r2, #1
 800b446:	9904      	ldr	r1, [sp, #16]
 800b448:	4620      	mov	r0, r4
 800b44a:	f000 fa7b 	bl	800b944 <__lshift>
 800b44e:	4639      	mov	r1, r7
 800b450:	9004      	str	r0, [sp, #16]
 800b452:	f000 facb 	bl	800b9ec <__mcmp>
 800b456:	2800      	cmp	r0, #0
 800b458:	dc03      	bgt.n	800b462 <_dtoa_r+0xa32>
 800b45a:	d1e0      	bne.n	800b41e <_dtoa_r+0x9ee>
 800b45c:	f018 0f01 	tst.w	r8, #1
 800b460:	d0dd      	beq.n	800b41e <_dtoa_r+0x9ee>
 800b462:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b466:	d1d8      	bne.n	800b41a <_dtoa_r+0x9ea>
 800b468:	9b05      	ldr	r3, [sp, #20]
 800b46a:	9a05      	ldr	r2, [sp, #20]
 800b46c:	1c5d      	adds	r5, r3, #1
 800b46e:	2339      	movs	r3, #57	; 0x39
 800b470:	7013      	strb	r3, [r2, #0]
 800b472:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b476:	2b39      	cmp	r3, #57	; 0x39
 800b478:	f105 32ff 	add.w	r2, r5, #4294967295
 800b47c:	d04f      	beq.n	800b51e <_dtoa_r+0xaee>
 800b47e:	3301      	adds	r3, #1
 800b480:	7013      	strb	r3, [r2, #0]
 800b482:	e754      	b.n	800b32e <_dtoa_r+0x8fe>
 800b484:	9a05      	ldr	r2, [sp, #20]
 800b486:	2b00      	cmp	r3, #0
 800b488:	f102 0501 	add.w	r5, r2, #1
 800b48c:	dd06      	ble.n	800b49c <_dtoa_r+0xa6c>
 800b48e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b492:	d0e9      	beq.n	800b468 <_dtoa_r+0xa38>
 800b494:	f108 0801 	add.w	r8, r8, #1
 800b498:	9b05      	ldr	r3, [sp, #20]
 800b49a:	e7c2      	b.n	800b422 <_dtoa_r+0x9f2>
 800b49c:	9a02      	ldr	r2, [sp, #8]
 800b49e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b4a2:	eba5 030b 	sub.w	r3, r5, fp
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d021      	beq.n	800b4ee <_dtoa_r+0xabe>
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	220a      	movs	r2, #10
 800b4ae:	9904      	ldr	r1, [sp, #16]
 800b4b0:	4620      	mov	r0, r4
 800b4b2:	f000 f8d0 	bl	800b656 <__multadd>
 800b4b6:	45b1      	cmp	r9, r6
 800b4b8:	9004      	str	r0, [sp, #16]
 800b4ba:	f04f 0300 	mov.w	r3, #0
 800b4be:	f04f 020a 	mov.w	r2, #10
 800b4c2:	4649      	mov	r1, r9
 800b4c4:	4620      	mov	r0, r4
 800b4c6:	d105      	bne.n	800b4d4 <_dtoa_r+0xaa4>
 800b4c8:	f000 f8c5 	bl	800b656 <__multadd>
 800b4cc:	4681      	mov	r9, r0
 800b4ce:	4606      	mov	r6, r0
 800b4d0:	9505      	str	r5, [sp, #20]
 800b4d2:	e776      	b.n	800b3c2 <_dtoa_r+0x992>
 800b4d4:	f000 f8bf 	bl	800b656 <__multadd>
 800b4d8:	4631      	mov	r1, r6
 800b4da:	4681      	mov	r9, r0
 800b4dc:	2300      	movs	r3, #0
 800b4de:	220a      	movs	r2, #10
 800b4e0:	4620      	mov	r0, r4
 800b4e2:	f000 f8b8 	bl	800b656 <__multadd>
 800b4e6:	4606      	mov	r6, r0
 800b4e8:	e7f2      	b.n	800b4d0 <_dtoa_r+0xaa0>
 800b4ea:	f04f 0900 	mov.w	r9, #0
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	9904      	ldr	r1, [sp, #16]
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	f000 fa26 	bl	800b944 <__lshift>
 800b4f8:	4639      	mov	r1, r7
 800b4fa:	9004      	str	r0, [sp, #16]
 800b4fc:	f000 fa76 	bl	800b9ec <__mcmp>
 800b500:	2800      	cmp	r0, #0
 800b502:	dcb6      	bgt.n	800b472 <_dtoa_r+0xa42>
 800b504:	d102      	bne.n	800b50c <_dtoa_r+0xadc>
 800b506:	f018 0f01 	tst.w	r8, #1
 800b50a:	d1b2      	bne.n	800b472 <_dtoa_r+0xa42>
 800b50c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b510:	2b30      	cmp	r3, #48	; 0x30
 800b512:	f105 32ff 	add.w	r2, r5, #4294967295
 800b516:	f47f af0a 	bne.w	800b32e <_dtoa_r+0x8fe>
 800b51a:	4615      	mov	r5, r2
 800b51c:	e7f6      	b.n	800b50c <_dtoa_r+0xadc>
 800b51e:	4593      	cmp	fp, r2
 800b520:	d105      	bne.n	800b52e <_dtoa_r+0xafe>
 800b522:	2331      	movs	r3, #49	; 0x31
 800b524:	f10a 0a01 	add.w	sl, sl, #1
 800b528:	f88b 3000 	strb.w	r3, [fp]
 800b52c:	e6ff      	b.n	800b32e <_dtoa_r+0x8fe>
 800b52e:	4615      	mov	r5, r2
 800b530:	e79f      	b.n	800b472 <_dtoa_r+0xa42>
 800b532:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b598 <_dtoa_r+0xb68>
 800b536:	e007      	b.n	800b548 <_dtoa_r+0xb18>
 800b538:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b53a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b59c <_dtoa_r+0xb6c>
 800b53e:	b11b      	cbz	r3, 800b548 <_dtoa_r+0xb18>
 800b540:	f10b 0308 	add.w	r3, fp, #8
 800b544:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b546:	6013      	str	r3, [r2, #0]
 800b548:	4658      	mov	r0, fp
 800b54a:	b017      	add	sp, #92	; 0x5c
 800b54c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b550:	9b06      	ldr	r3, [sp, #24]
 800b552:	2b01      	cmp	r3, #1
 800b554:	f77f ae35 	ble.w	800b1c2 <_dtoa_r+0x792>
 800b558:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b55a:	9307      	str	r3, [sp, #28]
 800b55c:	e649      	b.n	800b1f2 <_dtoa_r+0x7c2>
 800b55e:	9b02      	ldr	r3, [sp, #8]
 800b560:	2b00      	cmp	r3, #0
 800b562:	dc03      	bgt.n	800b56c <_dtoa_r+0xb3c>
 800b564:	9b06      	ldr	r3, [sp, #24]
 800b566:	2b02      	cmp	r3, #2
 800b568:	f73f aecc 	bgt.w	800b304 <_dtoa_r+0x8d4>
 800b56c:	465d      	mov	r5, fp
 800b56e:	4639      	mov	r1, r7
 800b570:	9804      	ldr	r0, [sp, #16]
 800b572:	f7ff f9d1 	bl	800a918 <quorem>
 800b576:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b57a:	f805 8b01 	strb.w	r8, [r5], #1
 800b57e:	9a02      	ldr	r2, [sp, #8]
 800b580:	eba5 030b 	sub.w	r3, r5, fp
 800b584:	429a      	cmp	r2, r3
 800b586:	ddb0      	ble.n	800b4ea <_dtoa_r+0xaba>
 800b588:	2300      	movs	r3, #0
 800b58a:	220a      	movs	r2, #10
 800b58c:	9904      	ldr	r1, [sp, #16]
 800b58e:	4620      	mov	r0, r4
 800b590:	f000 f861 	bl	800b656 <__multadd>
 800b594:	9004      	str	r0, [sp, #16]
 800b596:	e7ea      	b.n	800b56e <_dtoa_r+0xb3e>
 800b598:	0800c050 	.word	0x0800c050
 800b59c:	0800c074 	.word	0x0800c074

0800b5a0 <_localeconv_r>:
 800b5a0:	4b04      	ldr	r3, [pc, #16]	; (800b5b4 <_localeconv_r+0x14>)
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	6a18      	ldr	r0, [r3, #32]
 800b5a6:	4b04      	ldr	r3, [pc, #16]	; (800b5b8 <_localeconv_r+0x18>)
 800b5a8:	2800      	cmp	r0, #0
 800b5aa:	bf08      	it	eq
 800b5ac:	4618      	moveq	r0, r3
 800b5ae:	30f0      	adds	r0, #240	; 0xf0
 800b5b0:	4770      	bx	lr
 800b5b2:	bf00      	nop
 800b5b4:	20000188 	.word	0x20000188
 800b5b8:	200001ec 	.word	0x200001ec

0800b5bc <__malloc_lock>:
 800b5bc:	4770      	bx	lr

0800b5be <__malloc_unlock>:
 800b5be:	4770      	bx	lr

0800b5c0 <_Balloc>:
 800b5c0:	b570      	push	{r4, r5, r6, lr}
 800b5c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b5c4:	4604      	mov	r4, r0
 800b5c6:	460e      	mov	r6, r1
 800b5c8:	b93d      	cbnz	r5, 800b5da <_Balloc+0x1a>
 800b5ca:	2010      	movs	r0, #16
 800b5cc:	f7fe fc38 	bl	8009e40 <malloc>
 800b5d0:	6260      	str	r0, [r4, #36]	; 0x24
 800b5d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b5d6:	6005      	str	r5, [r0, #0]
 800b5d8:	60c5      	str	r5, [r0, #12]
 800b5da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b5dc:	68eb      	ldr	r3, [r5, #12]
 800b5de:	b183      	cbz	r3, 800b602 <_Balloc+0x42>
 800b5e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5e2:	68db      	ldr	r3, [r3, #12]
 800b5e4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b5e8:	b9b8      	cbnz	r0, 800b61a <_Balloc+0x5a>
 800b5ea:	2101      	movs	r1, #1
 800b5ec:	fa01 f506 	lsl.w	r5, r1, r6
 800b5f0:	1d6a      	adds	r2, r5, #5
 800b5f2:	0092      	lsls	r2, r2, #2
 800b5f4:	4620      	mov	r0, r4
 800b5f6:	f000 fabf 	bl	800bb78 <_calloc_r>
 800b5fa:	b160      	cbz	r0, 800b616 <_Balloc+0x56>
 800b5fc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b600:	e00e      	b.n	800b620 <_Balloc+0x60>
 800b602:	2221      	movs	r2, #33	; 0x21
 800b604:	2104      	movs	r1, #4
 800b606:	4620      	mov	r0, r4
 800b608:	f000 fab6 	bl	800bb78 <_calloc_r>
 800b60c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b60e:	60e8      	str	r0, [r5, #12]
 800b610:	68db      	ldr	r3, [r3, #12]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d1e4      	bne.n	800b5e0 <_Balloc+0x20>
 800b616:	2000      	movs	r0, #0
 800b618:	bd70      	pop	{r4, r5, r6, pc}
 800b61a:	6802      	ldr	r2, [r0, #0]
 800b61c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b620:	2300      	movs	r3, #0
 800b622:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b626:	e7f7      	b.n	800b618 <_Balloc+0x58>

0800b628 <_Bfree>:
 800b628:	b570      	push	{r4, r5, r6, lr}
 800b62a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b62c:	4606      	mov	r6, r0
 800b62e:	460d      	mov	r5, r1
 800b630:	b93c      	cbnz	r4, 800b642 <_Bfree+0x1a>
 800b632:	2010      	movs	r0, #16
 800b634:	f7fe fc04 	bl	8009e40 <malloc>
 800b638:	6270      	str	r0, [r6, #36]	; 0x24
 800b63a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b63e:	6004      	str	r4, [r0, #0]
 800b640:	60c4      	str	r4, [r0, #12]
 800b642:	b13d      	cbz	r5, 800b654 <_Bfree+0x2c>
 800b644:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b646:	686a      	ldr	r2, [r5, #4]
 800b648:	68db      	ldr	r3, [r3, #12]
 800b64a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b64e:	6029      	str	r1, [r5, #0]
 800b650:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b654:	bd70      	pop	{r4, r5, r6, pc}

0800b656 <__multadd>:
 800b656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b65a:	690d      	ldr	r5, [r1, #16]
 800b65c:	461f      	mov	r7, r3
 800b65e:	4606      	mov	r6, r0
 800b660:	460c      	mov	r4, r1
 800b662:	f101 0c14 	add.w	ip, r1, #20
 800b666:	2300      	movs	r3, #0
 800b668:	f8dc 0000 	ldr.w	r0, [ip]
 800b66c:	b281      	uxth	r1, r0
 800b66e:	fb02 7101 	mla	r1, r2, r1, r7
 800b672:	0c0f      	lsrs	r7, r1, #16
 800b674:	0c00      	lsrs	r0, r0, #16
 800b676:	fb02 7000 	mla	r0, r2, r0, r7
 800b67a:	b289      	uxth	r1, r1
 800b67c:	3301      	adds	r3, #1
 800b67e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b682:	429d      	cmp	r5, r3
 800b684:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b688:	f84c 1b04 	str.w	r1, [ip], #4
 800b68c:	dcec      	bgt.n	800b668 <__multadd+0x12>
 800b68e:	b1d7      	cbz	r7, 800b6c6 <__multadd+0x70>
 800b690:	68a3      	ldr	r3, [r4, #8]
 800b692:	42ab      	cmp	r3, r5
 800b694:	dc12      	bgt.n	800b6bc <__multadd+0x66>
 800b696:	6861      	ldr	r1, [r4, #4]
 800b698:	4630      	mov	r0, r6
 800b69a:	3101      	adds	r1, #1
 800b69c:	f7ff ff90 	bl	800b5c0 <_Balloc>
 800b6a0:	6922      	ldr	r2, [r4, #16]
 800b6a2:	3202      	adds	r2, #2
 800b6a4:	f104 010c 	add.w	r1, r4, #12
 800b6a8:	4680      	mov	r8, r0
 800b6aa:	0092      	lsls	r2, r2, #2
 800b6ac:	300c      	adds	r0, #12
 800b6ae:	f7fe fbd7 	bl	8009e60 <memcpy>
 800b6b2:	4621      	mov	r1, r4
 800b6b4:	4630      	mov	r0, r6
 800b6b6:	f7ff ffb7 	bl	800b628 <_Bfree>
 800b6ba:	4644      	mov	r4, r8
 800b6bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b6c0:	3501      	adds	r5, #1
 800b6c2:	615f      	str	r7, [r3, #20]
 800b6c4:	6125      	str	r5, [r4, #16]
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b6cc <__hi0bits>:
 800b6cc:	0c02      	lsrs	r2, r0, #16
 800b6ce:	0412      	lsls	r2, r2, #16
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	b9b2      	cbnz	r2, 800b702 <__hi0bits+0x36>
 800b6d4:	0403      	lsls	r3, r0, #16
 800b6d6:	2010      	movs	r0, #16
 800b6d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b6dc:	bf04      	itt	eq
 800b6de:	021b      	lsleq	r3, r3, #8
 800b6e0:	3008      	addeq	r0, #8
 800b6e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b6e6:	bf04      	itt	eq
 800b6e8:	011b      	lsleq	r3, r3, #4
 800b6ea:	3004      	addeq	r0, #4
 800b6ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b6f0:	bf04      	itt	eq
 800b6f2:	009b      	lsleq	r3, r3, #2
 800b6f4:	3002      	addeq	r0, #2
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	db06      	blt.n	800b708 <__hi0bits+0x3c>
 800b6fa:	005b      	lsls	r3, r3, #1
 800b6fc:	d503      	bpl.n	800b706 <__hi0bits+0x3a>
 800b6fe:	3001      	adds	r0, #1
 800b700:	4770      	bx	lr
 800b702:	2000      	movs	r0, #0
 800b704:	e7e8      	b.n	800b6d8 <__hi0bits+0xc>
 800b706:	2020      	movs	r0, #32
 800b708:	4770      	bx	lr

0800b70a <__lo0bits>:
 800b70a:	6803      	ldr	r3, [r0, #0]
 800b70c:	f013 0207 	ands.w	r2, r3, #7
 800b710:	4601      	mov	r1, r0
 800b712:	d00b      	beq.n	800b72c <__lo0bits+0x22>
 800b714:	07da      	lsls	r2, r3, #31
 800b716:	d423      	bmi.n	800b760 <__lo0bits+0x56>
 800b718:	0798      	lsls	r0, r3, #30
 800b71a:	bf49      	itett	mi
 800b71c:	085b      	lsrmi	r3, r3, #1
 800b71e:	089b      	lsrpl	r3, r3, #2
 800b720:	2001      	movmi	r0, #1
 800b722:	600b      	strmi	r3, [r1, #0]
 800b724:	bf5c      	itt	pl
 800b726:	600b      	strpl	r3, [r1, #0]
 800b728:	2002      	movpl	r0, #2
 800b72a:	4770      	bx	lr
 800b72c:	b298      	uxth	r0, r3
 800b72e:	b9a8      	cbnz	r0, 800b75c <__lo0bits+0x52>
 800b730:	0c1b      	lsrs	r3, r3, #16
 800b732:	2010      	movs	r0, #16
 800b734:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b738:	bf04      	itt	eq
 800b73a:	0a1b      	lsreq	r3, r3, #8
 800b73c:	3008      	addeq	r0, #8
 800b73e:	071a      	lsls	r2, r3, #28
 800b740:	bf04      	itt	eq
 800b742:	091b      	lsreq	r3, r3, #4
 800b744:	3004      	addeq	r0, #4
 800b746:	079a      	lsls	r2, r3, #30
 800b748:	bf04      	itt	eq
 800b74a:	089b      	lsreq	r3, r3, #2
 800b74c:	3002      	addeq	r0, #2
 800b74e:	07da      	lsls	r2, r3, #31
 800b750:	d402      	bmi.n	800b758 <__lo0bits+0x4e>
 800b752:	085b      	lsrs	r3, r3, #1
 800b754:	d006      	beq.n	800b764 <__lo0bits+0x5a>
 800b756:	3001      	adds	r0, #1
 800b758:	600b      	str	r3, [r1, #0]
 800b75a:	4770      	bx	lr
 800b75c:	4610      	mov	r0, r2
 800b75e:	e7e9      	b.n	800b734 <__lo0bits+0x2a>
 800b760:	2000      	movs	r0, #0
 800b762:	4770      	bx	lr
 800b764:	2020      	movs	r0, #32
 800b766:	4770      	bx	lr

0800b768 <__i2b>:
 800b768:	b510      	push	{r4, lr}
 800b76a:	460c      	mov	r4, r1
 800b76c:	2101      	movs	r1, #1
 800b76e:	f7ff ff27 	bl	800b5c0 <_Balloc>
 800b772:	2201      	movs	r2, #1
 800b774:	6144      	str	r4, [r0, #20]
 800b776:	6102      	str	r2, [r0, #16]
 800b778:	bd10      	pop	{r4, pc}

0800b77a <__multiply>:
 800b77a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b77e:	4614      	mov	r4, r2
 800b780:	690a      	ldr	r2, [r1, #16]
 800b782:	6923      	ldr	r3, [r4, #16]
 800b784:	429a      	cmp	r2, r3
 800b786:	bfb8      	it	lt
 800b788:	460b      	movlt	r3, r1
 800b78a:	4688      	mov	r8, r1
 800b78c:	bfbc      	itt	lt
 800b78e:	46a0      	movlt	r8, r4
 800b790:	461c      	movlt	r4, r3
 800b792:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b796:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b79a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b79e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b7a2:	eb07 0609 	add.w	r6, r7, r9
 800b7a6:	42b3      	cmp	r3, r6
 800b7a8:	bfb8      	it	lt
 800b7aa:	3101      	addlt	r1, #1
 800b7ac:	f7ff ff08 	bl	800b5c0 <_Balloc>
 800b7b0:	f100 0514 	add.w	r5, r0, #20
 800b7b4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b7b8:	462b      	mov	r3, r5
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	4573      	cmp	r3, lr
 800b7be:	d316      	bcc.n	800b7ee <__multiply+0x74>
 800b7c0:	f104 0214 	add.w	r2, r4, #20
 800b7c4:	f108 0114 	add.w	r1, r8, #20
 800b7c8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b7cc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b7d0:	9300      	str	r3, [sp, #0]
 800b7d2:	9b00      	ldr	r3, [sp, #0]
 800b7d4:	9201      	str	r2, [sp, #4]
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	d80c      	bhi.n	800b7f4 <__multiply+0x7a>
 800b7da:	2e00      	cmp	r6, #0
 800b7dc:	dd03      	ble.n	800b7e6 <__multiply+0x6c>
 800b7de:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d05d      	beq.n	800b8a2 <__multiply+0x128>
 800b7e6:	6106      	str	r6, [r0, #16]
 800b7e8:	b003      	add	sp, #12
 800b7ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ee:	f843 2b04 	str.w	r2, [r3], #4
 800b7f2:	e7e3      	b.n	800b7bc <__multiply+0x42>
 800b7f4:	f8b2 b000 	ldrh.w	fp, [r2]
 800b7f8:	f1bb 0f00 	cmp.w	fp, #0
 800b7fc:	d023      	beq.n	800b846 <__multiply+0xcc>
 800b7fe:	4689      	mov	r9, r1
 800b800:	46ac      	mov	ip, r5
 800b802:	f04f 0800 	mov.w	r8, #0
 800b806:	f859 4b04 	ldr.w	r4, [r9], #4
 800b80a:	f8dc a000 	ldr.w	sl, [ip]
 800b80e:	b2a3      	uxth	r3, r4
 800b810:	fa1f fa8a 	uxth.w	sl, sl
 800b814:	fb0b a303 	mla	r3, fp, r3, sl
 800b818:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b81c:	f8dc 4000 	ldr.w	r4, [ip]
 800b820:	4443      	add	r3, r8
 800b822:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b826:	fb0b 840a 	mla	r4, fp, sl, r8
 800b82a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b82e:	46e2      	mov	sl, ip
 800b830:	b29b      	uxth	r3, r3
 800b832:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b836:	454f      	cmp	r7, r9
 800b838:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b83c:	f84a 3b04 	str.w	r3, [sl], #4
 800b840:	d82b      	bhi.n	800b89a <__multiply+0x120>
 800b842:	f8cc 8004 	str.w	r8, [ip, #4]
 800b846:	9b01      	ldr	r3, [sp, #4]
 800b848:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b84c:	3204      	adds	r2, #4
 800b84e:	f1ba 0f00 	cmp.w	sl, #0
 800b852:	d020      	beq.n	800b896 <__multiply+0x11c>
 800b854:	682b      	ldr	r3, [r5, #0]
 800b856:	4689      	mov	r9, r1
 800b858:	46a8      	mov	r8, r5
 800b85a:	f04f 0b00 	mov.w	fp, #0
 800b85e:	f8b9 c000 	ldrh.w	ip, [r9]
 800b862:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b866:	fb0a 440c 	mla	r4, sl, ip, r4
 800b86a:	445c      	add	r4, fp
 800b86c:	46c4      	mov	ip, r8
 800b86e:	b29b      	uxth	r3, r3
 800b870:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b874:	f84c 3b04 	str.w	r3, [ip], #4
 800b878:	f859 3b04 	ldr.w	r3, [r9], #4
 800b87c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b880:	0c1b      	lsrs	r3, r3, #16
 800b882:	fb0a b303 	mla	r3, sl, r3, fp
 800b886:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b88a:	454f      	cmp	r7, r9
 800b88c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b890:	d805      	bhi.n	800b89e <__multiply+0x124>
 800b892:	f8c8 3004 	str.w	r3, [r8, #4]
 800b896:	3504      	adds	r5, #4
 800b898:	e79b      	b.n	800b7d2 <__multiply+0x58>
 800b89a:	46d4      	mov	ip, sl
 800b89c:	e7b3      	b.n	800b806 <__multiply+0x8c>
 800b89e:	46e0      	mov	r8, ip
 800b8a0:	e7dd      	b.n	800b85e <__multiply+0xe4>
 800b8a2:	3e01      	subs	r6, #1
 800b8a4:	e799      	b.n	800b7da <__multiply+0x60>
	...

0800b8a8 <__pow5mult>:
 800b8a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8ac:	4615      	mov	r5, r2
 800b8ae:	f012 0203 	ands.w	r2, r2, #3
 800b8b2:	4606      	mov	r6, r0
 800b8b4:	460f      	mov	r7, r1
 800b8b6:	d007      	beq.n	800b8c8 <__pow5mult+0x20>
 800b8b8:	3a01      	subs	r2, #1
 800b8ba:	4c21      	ldr	r4, [pc, #132]	; (800b940 <__pow5mult+0x98>)
 800b8bc:	2300      	movs	r3, #0
 800b8be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b8c2:	f7ff fec8 	bl	800b656 <__multadd>
 800b8c6:	4607      	mov	r7, r0
 800b8c8:	10ad      	asrs	r5, r5, #2
 800b8ca:	d035      	beq.n	800b938 <__pow5mult+0x90>
 800b8cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b8ce:	b93c      	cbnz	r4, 800b8e0 <__pow5mult+0x38>
 800b8d0:	2010      	movs	r0, #16
 800b8d2:	f7fe fab5 	bl	8009e40 <malloc>
 800b8d6:	6270      	str	r0, [r6, #36]	; 0x24
 800b8d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b8dc:	6004      	str	r4, [r0, #0]
 800b8de:	60c4      	str	r4, [r0, #12]
 800b8e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b8e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b8e8:	b94c      	cbnz	r4, 800b8fe <__pow5mult+0x56>
 800b8ea:	f240 2171 	movw	r1, #625	; 0x271
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	f7ff ff3a 	bl	800b768 <__i2b>
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b8fa:	4604      	mov	r4, r0
 800b8fc:	6003      	str	r3, [r0, #0]
 800b8fe:	f04f 0800 	mov.w	r8, #0
 800b902:	07eb      	lsls	r3, r5, #31
 800b904:	d50a      	bpl.n	800b91c <__pow5mult+0x74>
 800b906:	4639      	mov	r1, r7
 800b908:	4622      	mov	r2, r4
 800b90a:	4630      	mov	r0, r6
 800b90c:	f7ff ff35 	bl	800b77a <__multiply>
 800b910:	4639      	mov	r1, r7
 800b912:	4681      	mov	r9, r0
 800b914:	4630      	mov	r0, r6
 800b916:	f7ff fe87 	bl	800b628 <_Bfree>
 800b91a:	464f      	mov	r7, r9
 800b91c:	106d      	asrs	r5, r5, #1
 800b91e:	d00b      	beq.n	800b938 <__pow5mult+0x90>
 800b920:	6820      	ldr	r0, [r4, #0]
 800b922:	b938      	cbnz	r0, 800b934 <__pow5mult+0x8c>
 800b924:	4622      	mov	r2, r4
 800b926:	4621      	mov	r1, r4
 800b928:	4630      	mov	r0, r6
 800b92a:	f7ff ff26 	bl	800b77a <__multiply>
 800b92e:	6020      	str	r0, [r4, #0]
 800b930:	f8c0 8000 	str.w	r8, [r0]
 800b934:	4604      	mov	r4, r0
 800b936:	e7e4      	b.n	800b902 <__pow5mult+0x5a>
 800b938:	4638      	mov	r0, r7
 800b93a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b93e:	bf00      	nop
 800b940:	0800c1d8 	.word	0x0800c1d8

0800b944 <__lshift>:
 800b944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b948:	460c      	mov	r4, r1
 800b94a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b94e:	6923      	ldr	r3, [r4, #16]
 800b950:	6849      	ldr	r1, [r1, #4]
 800b952:	eb0a 0903 	add.w	r9, sl, r3
 800b956:	68a3      	ldr	r3, [r4, #8]
 800b958:	4607      	mov	r7, r0
 800b95a:	4616      	mov	r6, r2
 800b95c:	f109 0501 	add.w	r5, r9, #1
 800b960:	42ab      	cmp	r3, r5
 800b962:	db32      	blt.n	800b9ca <__lshift+0x86>
 800b964:	4638      	mov	r0, r7
 800b966:	f7ff fe2b 	bl	800b5c0 <_Balloc>
 800b96a:	2300      	movs	r3, #0
 800b96c:	4680      	mov	r8, r0
 800b96e:	f100 0114 	add.w	r1, r0, #20
 800b972:	461a      	mov	r2, r3
 800b974:	4553      	cmp	r3, sl
 800b976:	db2b      	blt.n	800b9d0 <__lshift+0x8c>
 800b978:	6920      	ldr	r0, [r4, #16]
 800b97a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b97e:	f104 0314 	add.w	r3, r4, #20
 800b982:	f016 021f 	ands.w	r2, r6, #31
 800b986:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b98a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b98e:	d025      	beq.n	800b9dc <__lshift+0x98>
 800b990:	f1c2 0e20 	rsb	lr, r2, #32
 800b994:	2000      	movs	r0, #0
 800b996:	681e      	ldr	r6, [r3, #0]
 800b998:	468a      	mov	sl, r1
 800b99a:	4096      	lsls	r6, r2
 800b99c:	4330      	orrs	r0, r6
 800b99e:	f84a 0b04 	str.w	r0, [sl], #4
 800b9a2:	f853 0b04 	ldr.w	r0, [r3], #4
 800b9a6:	459c      	cmp	ip, r3
 800b9a8:	fa20 f00e 	lsr.w	r0, r0, lr
 800b9ac:	d814      	bhi.n	800b9d8 <__lshift+0x94>
 800b9ae:	6048      	str	r0, [r1, #4]
 800b9b0:	b108      	cbz	r0, 800b9b6 <__lshift+0x72>
 800b9b2:	f109 0502 	add.w	r5, r9, #2
 800b9b6:	3d01      	subs	r5, #1
 800b9b8:	4638      	mov	r0, r7
 800b9ba:	f8c8 5010 	str.w	r5, [r8, #16]
 800b9be:	4621      	mov	r1, r4
 800b9c0:	f7ff fe32 	bl	800b628 <_Bfree>
 800b9c4:	4640      	mov	r0, r8
 800b9c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9ca:	3101      	adds	r1, #1
 800b9cc:	005b      	lsls	r3, r3, #1
 800b9ce:	e7c7      	b.n	800b960 <__lshift+0x1c>
 800b9d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	e7cd      	b.n	800b974 <__lshift+0x30>
 800b9d8:	4651      	mov	r1, sl
 800b9da:	e7dc      	b.n	800b996 <__lshift+0x52>
 800b9dc:	3904      	subs	r1, #4
 800b9de:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9e2:	f841 2f04 	str.w	r2, [r1, #4]!
 800b9e6:	459c      	cmp	ip, r3
 800b9e8:	d8f9      	bhi.n	800b9de <__lshift+0x9a>
 800b9ea:	e7e4      	b.n	800b9b6 <__lshift+0x72>

0800b9ec <__mcmp>:
 800b9ec:	6903      	ldr	r3, [r0, #16]
 800b9ee:	690a      	ldr	r2, [r1, #16]
 800b9f0:	1a9b      	subs	r3, r3, r2
 800b9f2:	b530      	push	{r4, r5, lr}
 800b9f4:	d10c      	bne.n	800ba10 <__mcmp+0x24>
 800b9f6:	0092      	lsls	r2, r2, #2
 800b9f8:	3014      	adds	r0, #20
 800b9fa:	3114      	adds	r1, #20
 800b9fc:	1884      	adds	r4, r0, r2
 800b9fe:	4411      	add	r1, r2
 800ba00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ba04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ba08:	4295      	cmp	r5, r2
 800ba0a:	d003      	beq.n	800ba14 <__mcmp+0x28>
 800ba0c:	d305      	bcc.n	800ba1a <__mcmp+0x2e>
 800ba0e:	2301      	movs	r3, #1
 800ba10:	4618      	mov	r0, r3
 800ba12:	bd30      	pop	{r4, r5, pc}
 800ba14:	42a0      	cmp	r0, r4
 800ba16:	d3f3      	bcc.n	800ba00 <__mcmp+0x14>
 800ba18:	e7fa      	b.n	800ba10 <__mcmp+0x24>
 800ba1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ba1e:	e7f7      	b.n	800ba10 <__mcmp+0x24>

0800ba20 <__mdiff>:
 800ba20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba24:	460d      	mov	r5, r1
 800ba26:	4607      	mov	r7, r0
 800ba28:	4611      	mov	r1, r2
 800ba2a:	4628      	mov	r0, r5
 800ba2c:	4614      	mov	r4, r2
 800ba2e:	f7ff ffdd 	bl	800b9ec <__mcmp>
 800ba32:	1e06      	subs	r6, r0, #0
 800ba34:	d108      	bne.n	800ba48 <__mdiff+0x28>
 800ba36:	4631      	mov	r1, r6
 800ba38:	4638      	mov	r0, r7
 800ba3a:	f7ff fdc1 	bl	800b5c0 <_Balloc>
 800ba3e:	2301      	movs	r3, #1
 800ba40:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ba44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba48:	bfa4      	itt	ge
 800ba4a:	4623      	movge	r3, r4
 800ba4c:	462c      	movge	r4, r5
 800ba4e:	4638      	mov	r0, r7
 800ba50:	6861      	ldr	r1, [r4, #4]
 800ba52:	bfa6      	itte	ge
 800ba54:	461d      	movge	r5, r3
 800ba56:	2600      	movge	r6, #0
 800ba58:	2601      	movlt	r6, #1
 800ba5a:	f7ff fdb1 	bl	800b5c0 <_Balloc>
 800ba5e:	692b      	ldr	r3, [r5, #16]
 800ba60:	60c6      	str	r6, [r0, #12]
 800ba62:	6926      	ldr	r6, [r4, #16]
 800ba64:	f105 0914 	add.w	r9, r5, #20
 800ba68:	f104 0214 	add.w	r2, r4, #20
 800ba6c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ba70:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ba74:	f100 0514 	add.w	r5, r0, #20
 800ba78:	f04f 0e00 	mov.w	lr, #0
 800ba7c:	f852 ab04 	ldr.w	sl, [r2], #4
 800ba80:	f859 4b04 	ldr.w	r4, [r9], #4
 800ba84:	fa1e f18a 	uxtah	r1, lr, sl
 800ba88:	b2a3      	uxth	r3, r4
 800ba8a:	1ac9      	subs	r1, r1, r3
 800ba8c:	0c23      	lsrs	r3, r4, #16
 800ba8e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ba92:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ba96:	b289      	uxth	r1, r1
 800ba98:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ba9c:	45c8      	cmp	r8, r9
 800ba9e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800baa2:	4694      	mov	ip, r2
 800baa4:	f845 3b04 	str.w	r3, [r5], #4
 800baa8:	d8e8      	bhi.n	800ba7c <__mdiff+0x5c>
 800baaa:	45bc      	cmp	ip, r7
 800baac:	d304      	bcc.n	800bab8 <__mdiff+0x98>
 800baae:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800bab2:	b183      	cbz	r3, 800bad6 <__mdiff+0xb6>
 800bab4:	6106      	str	r6, [r0, #16]
 800bab6:	e7c5      	b.n	800ba44 <__mdiff+0x24>
 800bab8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800babc:	fa1e f381 	uxtah	r3, lr, r1
 800bac0:	141a      	asrs	r2, r3, #16
 800bac2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bac6:	b29b      	uxth	r3, r3
 800bac8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bacc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800bad0:	f845 3b04 	str.w	r3, [r5], #4
 800bad4:	e7e9      	b.n	800baaa <__mdiff+0x8a>
 800bad6:	3e01      	subs	r6, #1
 800bad8:	e7e9      	b.n	800baae <__mdiff+0x8e>

0800bada <__d2b>:
 800bada:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bade:	460e      	mov	r6, r1
 800bae0:	2101      	movs	r1, #1
 800bae2:	ec59 8b10 	vmov	r8, r9, d0
 800bae6:	4615      	mov	r5, r2
 800bae8:	f7ff fd6a 	bl	800b5c0 <_Balloc>
 800baec:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800baf0:	4607      	mov	r7, r0
 800baf2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800baf6:	bb34      	cbnz	r4, 800bb46 <__d2b+0x6c>
 800baf8:	9301      	str	r3, [sp, #4]
 800bafa:	f1b8 0300 	subs.w	r3, r8, #0
 800bafe:	d027      	beq.n	800bb50 <__d2b+0x76>
 800bb00:	a802      	add	r0, sp, #8
 800bb02:	f840 3d08 	str.w	r3, [r0, #-8]!
 800bb06:	f7ff fe00 	bl	800b70a <__lo0bits>
 800bb0a:	9900      	ldr	r1, [sp, #0]
 800bb0c:	b1f0      	cbz	r0, 800bb4c <__d2b+0x72>
 800bb0e:	9a01      	ldr	r2, [sp, #4]
 800bb10:	f1c0 0320 	rsb	r3, r0, #32
 800bb14:	fa02 f303 	lsl.w	r3, r2, r3
 800bb18:	430b      	orrs	r3, r1
 800bb1a:	40c2      	lsrs	r2, r0
 800bb1c:	617b      	str	r3, [r7, #20]
 800bb1e:	9201      	str	r2, [sp, #4]
 800bb20:	9b01      	ldr	r3, [sp, #4]
 800bb22:	61bb      	str	r3, [r7, #24]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	bf14      	ite	ne
 800bb28:	2102      	movne	r1, #2
 800bb2a:	2101      	moveq	r1, #1
 800bb2c:	6139      	str	r1, [r7, #16]
 800bb2e:	b1c4      	cbz	r4, 800bb62 <__d2b+0x88>
 800bb30:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bb34:	4404      	add	r4, r0
 800bb36:	6034      	str	r4, [r6, #0]
 800bb38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bb3c:	6028      	str	r0, [r5, #0]
 800bb3e:	4638      	mov	r0, r7
 800bb40:	b003      	add	sp, #12
 800bb42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb4a:	e7d5      	b.n	800baf8 <__d2b+0x1e>
 800bb4c:	6179      	str	r1, [r7, #20]
 800bb4e:	e7e7      	b.n	800bb20 <__d2b+0x46>
 800bb50:	a801      	add	r0, sp, #4
 800bb52:	f7ff fdda 	bl	800b70a <__lo0bits>
 800bb56:	9b01      	ldr	r3, [sp, #4]
 800bb58:	617b      	str	r3, [r7, #20]
 800bb5a:	2101      	movs	r1, #1
 800bb5c:	6139      	str	r1, [r7, #16]
 800bb5e:	3020      	adds	r0, #32
 800bb60:	e7e5      	b.n	800bb2e <__d2b+0x54>
 800bb62:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800bb66:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bb6a:	6030      	str	r0, [r6, #0]
 800bb6c:	6918      	ldr	r0, [r3, #16]
 800bb6e:	f7ff fdad 	bl	800b6cc <__hi0bits>
 800bb72:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800bb76:	e7e1      	b.n	800bb3c <__d2b+0x62>

0800bb78 <_calloc_r>:
 800bb78:	b538      	push	{r3, r4, r5, lr}
 800bb7a:	fb02 f401 	mul.w	r4, r2, r1
 800bb7e:	4621      	mov	r1, r4
 800bb80:	f7fe f9d0 	bl	8009f24 <_malloc_r>
 800bb84:	4605      	mov	r5, r0
 800bb86:	b118      	cbz	r0, 800bb90 <_calloc_r+0x18>
 800bb88:	4622      	mov	r2, r4
 800bb8a:	2100      	movs	r1, #0
 800bb8c:	f7fe f973 	bl	8009e76 <memset>
 800bb90:	4628      	mov	r0, r5
 800bb92:	bd38      	pop	{r3, r4, r5, pc}

0800bb94 <__ssputs_r>:
 800bb94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb98:	688e      	ldr	r6, [r1, #8]
 800bb9a:	429e      	cmp	r6, r3
 800bb9c:	4682      	mov	sl, r0
 800bb9e:	460c      	mov	r4, r1
 800bba0:	4690      	mov	r8, r2
 800bba2:	4699      	mov	r9, r3
 800bba4:	d837      	bhi.n	800bc16 <__ssputs_r+0x82>
 800bba6:	898a      	ldrh	r2, [r1, #12]
 800bba8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bbac:	d031      	beq.n	800bc12 <__ssputs_r+0x7e>
 800bbae:	6825      	ldr	r5, [r4, #0]
 800bbb0:	6909      	ldr	r1, [r1, #16]
 800bbb2:	1a6f      	subs	r7, r5, r1
 800bbb4:	6965      	ldr	r5, [r4, #20]
 800bbb6:	2302      	movs	r3, #2
 800bbb8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bbbc:	fb95 f5f3 	sdiv	r5, r5, r3
 800bbc0:	f109 0301 	add.w	r3, r9, #1
 800bbc4:	443b      	add	r3, r7
 800bbc6:	429d      	cmp	r5, r3
 800bbc8:	bf38      	it	cc
 800bbca:	461d      	movcc	r5, r3
 800bbcc:	0553      	lsls	r3, r2, #21
 800bbce:	d530      	bpl.n	800bc32 <__ssputs_r+0x9e>
 800bbd0:	4629      	mov	r1, r5
 800bbd2:	f7fe f9a7 	bl	8009f24 <_malloc_r>
 800bbd6:	4606      	mov	r6, r0
 800bbd8:	b950      	cbnz	r0, 800bbf0 <__ssputs_r+0x5c>
 800bbda:	230c      	movs	r3, #12
 800bbdc:	f8ca 3000 	str.w	r3, [sl]
 800bbe0:	89a3      	ldrh	r3, [r4, #12]
 800bbe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbe6:	81a3      	strh	r3, [r4, #12]
 800bbe8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbf0:	463a      	mov	r2, r7
 800bbf2:	6921      	ldr	r1, [r4, #16]
 800bbf4:	f7fe f934 	bl	8009e60 <memcpy>
 800bbf8:	89a3      	ldrh	r3, [r4, #12]
 800bbfa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bbfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc02:	81a3      	strh	r3, [r4, #12]
 800bc04:	6126      	str	r6, [r4, #16]
 800bc06:	6165      	str	r5, [r4, #20]
 800bc08:	443e      	add	r6, r7
 800bc0a:	1bed      	subs	r5, r5, r7
 800bc0c:	6026      	str	r6, [r4, #0]
 800bc0e:	60a5      	str	r5, [r4, #8]
 800bc10:	464e      	mov	r6, r9
 800bc12:	454e      	cmp	r6, r9
 800bc14:	d900      	bls.n	800bc18 <__ssputs_r+0x84>
 800bc16:	464e      	mov	r6, r9
 800bc18:	4632      	mov	r2, r6
 800bc1a:	4641      	mov	r1, r8
 800bc1c:	6820      	ldr	r0, [r4, #0]
 800bc1e:	f000 f91d 	bl	800be5c <memmove>
 800bc22:	68a3      	ldr	r3, [r4, #8]
 800bc24:	1b9b      	subs	r3, r3, r6
 800bc26:	60a3      	str	r3, [r4, #8]
 800bc28:	6823      	ldr	r3, [r4, #0]
 800bc2a:	441e      	add	r6, r3
 800bc2c:	6026      	str	r6, [r4, #0]
 800bc2e:	2000      	movs	r0, #0
 800bc30:	e7dc      	b.n	800bbec <__ssputs_r+0x58>
 800bc32:	462a      	mov	r2, r5
 800bc34:	f000 f92b 	bl	800be8e <_realloc_r>
 800bc38:	4606      	mov	r6, r0
 800bc3a:	2800      	cmp	r0, #0
 800bc3c:	d1e2      	bne.n	800bc04 <__ssputs_r+0x70>
 800bc3e:	6921      	ldr	r1, [r4, #16]
 800bc40:	4650      	mov	r0, sl
 800bc42:	f7fe f921 	bl	8009e88 <_free_r>
 800bc46:	e7c8      	b.n	800bbda <__ssputs_r+0x46>

0800bc48 <_svfiprintf_r>:
 800bc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc4c:	461d      	mov	r5, r3
 800bc4e:	898b      	ldrh	r3, [r1, #12]
 800bc50:	061f      	lsls	r7, r3, #24
 800bc52:	b09d      	sub	sp, #116	; 0x74
 800bc54:	4680      	mov	r8, r0
 800bc56:	460c      	mov	r4, r1
 800bc58:	4616      	mov	r6, r2
 800bc5a:	d50f      	bpl.n	800bc7c <_svfiprintf_r+0x34>
 800bc5c:	690b      	ldr	r3, [r1, #16]
 800bc5e:	b96b      	cbnz	r3, 800bc7c <_svfiprintf_r+0x34>
 800bc60:	2140      	movs	r1, #64	; 0x40
 800bc62:	f7fe f95f 	bl	8009f24 <_malloc_r>
 800bc66:	6020      	str	r0, [r4, #0]
 800bc68:	6120      	str	r0, [r4, #16]
 800bc6a:	b928      	cbnz	r0, 800bc78 <_svfiprintf_r+0x30>
 800bc6c:	230c      	movs	r3, #12
 800bc6e:	f8c8 3000 	str.w	r3, [r8]
 800bc72:	f04f 30ff 	mov.w	r0, #4294967295
 800bc76:	e0c8      	b.n	800be0a <_svfiprintf_r+0x1c2>
 800bc78:	2340      	movs	r3, #64	; 0x40
 800bc7a:	6163      	str	r3, [r4, #20]
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc80:	2320      	movs	r3, #32
 800bc82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc86:	2330      	movs	r3, #48	; 0x30
 800bc88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc8c:	9503      	str	r5, [sp, #12]
 800bc8e:	f04f 0b01 	mov.w	fp, #1
 800bc92:	4637      	mov	r7, r6
 800bc94:	463d      	mov	r5, r7
 800bc96:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bc9a:	b10b      	cbz	r3, 800bca0 <_svfiprintf_r+0x58>
 800bc9c:	2b25      	cmp	r3, #37	; 0x25
 800bc9e:	d13e      	bne.n	800bd1e <_svfiprintf_r+0xd6>
 800bca0:	ebb7 0a06 	subs.w	sl, r7, r6
 800bca4:	d00b      	beq.n	800bcbe <_svfiprintf_r+0x76>
 800bca6:	4653      	mov	r3, sl
 800bca8:	4632      	mov	r2, r6
 800bcaa:	4621      	mov	r1, r4
 800bcac:	4640      	mov	r0, r8
 800bcae:	f7ff ff71 	bl	800bb94 <__ssputs_r>
 800bcb2:	3001      	adds	r0, #1
 800bcb4:	f000 80a4 	beq.w	800be00 <_svfiprintf_r+0x1b8>
 800bcb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcba:	4453      	add	r3, sl
 800bcbc:	9309      	str	r3, [sp, #36]	; 0x24
 800bcbe:	783b      	ldrb	r3, [r7, #0]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	f000 809d 	beq.w	800be00 <_svfiprintf_r+0x1b8>
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	f04f 32ff 	mov.w	r2, #4294967295
 800bccc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcd0:	9304      	str	r3, [sp, #16]
 800bcd2:	9307      	str	r3, [sp, #28]
 800bcd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bcd8:	931a      	str	r3, [sp, #104]	; 0x68
 800bcda:	462f      	mov	r7, r5
 800bcdc:	2205      	movs	r2, #5
 800bcde:	f817 1b01 	ldrb.w	r1, [r7], #1
 800bce2:	4850      	ldr	r0, [pc, #320]	; (800be24 <_svfiprintf_r+0x1dc>)
 800bce4:	f7f4 fa84 	bl	80001f0 <memchr>
 800bce8:	9b04      	ldr	r3, [sp, #16]
 800bcea:	b9d0      	cbnz	r0, 800bd22 <_svfiprintf_r+0xda>
 800bcec:	06d9      	lsls	r1, r3, #27
 800bcee:	bf44      	itt	mi
 800bcf0:	2220      	movmi	r2, #32
 800bcf2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bcf6:	071a      	lsls	r2, r3, #28
 800bcf8:	bf44      	itt	mi
 800bcfa:	222b      	movmi	r2, #43	; 0x2b
 800bcfc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bd00:	782a      	ldrb	r2, [r5, #0]
 800bd02:	2a2a      	cmp	r2, #42	; 0x2a
 800bd04:	d015      	beq.n	800bd32 <_svfiprintf_r+0xea>
 800bd06:	9a07      	ldr	r2, [sp, #28]
 800bd08:	462f      	mov	r7, r5
 800bd0a:	2000      	movs	r0, #0
 800bd0c:	250a      	movs	r5, #10
 800bd0e:	4639      	mov	r1, r7
 800bd10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd14:	3b30      	subs	r3, #48	; 0x30
 800bd16:	2b09      	cmp	r3, #9
 800bd18:	d94d      	bls.n	800bdb6 <_svfiprintf_r+0x16e>
 800bd1a:	b1b8      	cbz	r0, 800bd4c <_svfiprintf_r+0x104>
 800bd1c:	e00f      	b.n	800bd3e <_svfiprintf_r+0xf6>
 800bd1e:	462f      	mov	r7, r5
 800bd20:	e7b8      	b.n	800bc94 <_svfiprintf_r+0x4c>
 800bd22:	4a40      	ldr	r2, [pc, #256]	; (800be24 <_svfiprintf_r+0x1dc>)
 800bd24:	1a80      	subs	r0, r0, r2
 800bd26:	fa0b f000 	lsl.w	r0, fp, r0
 800bd2a:	4318      	orrs	r0, r3
 800bd2c:	9004      	str	r0, [sp, #16]
 800bd2e:	463d      	mov	r5, r7
 800bd30:	e7d3      	b.n	800bcda <_svfiprintf_r+0x92>
 800bd32:	9a03      	ldr	r2, [sp, #12]
 800bd34:	1d11      	adds	r1, r2, #4
 800bd36:	6812      	ldr	r2, [r2, #0]
 800bd38:	9103      	str	r1, [sp, #12]
 800bd3a:	2a00      	cmp	r2, #0
 800bd3c:	db01      	blt.n	800bd42 <_svfiprintf_r+0xfa>
 800bd3e:	9207      	str	r2, [sp, #28]
 800bd40:	e004      	b.n	800bd4c <_svfiprintf_r+0x104>
 800bd42:	4252      	negs	r2, r2
 800bd44:	f043 0302 	orr.w	r3, r3, #2
 800bd48:	9207      	str	r2, [sp, #28]
 800bd4a:	9304      	str	r3, [sp, #16]
 800bd4c:	783b      	ldrb	r3, [r7, #0]
 800bd4e:	2b2e      	cmp	r3, #46	; 0x2e
 800bd50:	d10c      	bne.n	800bd6c <_svfiprintf_r+0x124>
 800bd52:	787b      	ldrb	r3, [r7, #1]
 800bd54:	2b2a      	cmp	r3, #42	; 0x2a
 800bd56:	d133      	bne.n	800bdc0 <_svfiprintf_r+0x178>
 800bd58:	9b03      	ldr	r3, [sp, #12]
 800bd5a:	1d1a      	adds	r2, r3, #4
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	9203      	str	r2, [sp, #12]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	bfb8      	it	lt
 800bd64:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd68:	3702      	adds	r7, #2
 800bd6a:	9305      	str	r3, [sp, #20]
 800bd6c:	4d2e      	ldr	r5, [pc, #184]	; (800be28 <_svfiprintf_r+0x1e0>)
 800bd6e:	7839      	ldrb	r1, [r7, #0]
 800bd70:	2203      	movs	r2, #3
 800bd72:	4628      	mov	r0, r5
 800bd74:	f7f4 fa3c 	bl	80001f0 <memchr>
 800bd78:	b138      	cbz	r0, 800bd8a <_svfiprintf_r+0x142>
 800bd7a:	2340      	movs	r3, #64	; 0x40
 800bd7c:	1b40      	subs	r0, r0, r5
 800bd7e:	fa03 f000 	lsl.w	r0, r3, r0
 800bd82:	9b04      	ldr	r3, [sp, #16]
 800bd84:	4303      	orrs	r3, r0
 800bd86:	3701      	adds	r7, #1
 800bd88:	9304      	str	r3, [sp, #16]
 800bd8a:	7839      	ldrb	r1, [r7, #0]
 800bd8c:	4827      	ldr	r0, [pc, #156]	; (800be2c <_svfiprintf_r+0x1e4>)
 800bd8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd92:	2206      	movs	r2, #6
 800bd94:	1c7e      	adds	r6, r7, #1
 800bd96:	f7f4 fa2b 	bl	80001f0 <memchr>
 800bd9a:	2800      	cmp	r0, #0
 800bd9c:	d038      	beq.n	800be10 <_svfiprintf_r+0x1c8>
 800bd9e:	4b24      	ldr	r3, [pc, #144]	; (800be30 <_svfiprintf_r+0x1e8>)
 800bda0:	bb13      	cbnz	r3, 800bde8 <_svfiprintf_r+0x1a0>
 800bda2:	9b03      	ldr	r3, [sp, #12]
 800bda4:	3307      	adds	r3, #7
 800bda6:	f023 0307 	bic.w	r3, r3, #7
 800bdaa:	3308      	adds	r3, #8
 800bdac:	9303      	str	r3, [sp, #12]
 800bdae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdb0:	444b      	add	r3, r9
 800bdb2:	9309      	str	r3, [sp, #36]	; 0x24
 800bdb4:	e76d      	b.n	800bc92 <_svfiprintf_r+0x4a>
 800bdb6:	fb05 3202 	mla	r2, r5, r2, r3
 800bdba:	2001      	movs	r0, #1
 800bdbc:	460f      	mov	r7, r1
 800bdbe:	e7a6      	b.n	800bd0e <_svfiprintf_r+0xc6>
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	3701      	adds	r7, #1
 800bdc4:	9305      	str	r3, [sp, #20]
 800bdc6:	4619      	mov	r1, r3
 800bdc8:	250a      	movs	r5, #10
 800bdca:	4638      	mov	r0, r7
 800bdcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdd0:	3a30      	subs	r2, #48	; 0x30
 800bdd2:	2a09      	cmp	r2, #9
 800bdd4:	d903      	bls.n	800bdde <_svfiprintf_r+0x196>
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d0c8      	beq.n	800bd6c <_svfiprintf_r+0x124>
 800bdda:	9105      	str	r1, [sp, #20]
 800bddc:	e7c6      	b.n	800bd6c <_svfiprintf_r+0x124>
 800bdde:	fb05 2101 	mla	r1, r5, r1, r2
 800bde2:	2301      	movs	r3, #1
 800bde4:	4607      	mov	r7, r0
 800bde6:	e7f0      	b.n	800bdca <_svfiprintf_r+0x182>
 800bde8:	ab03      	add	r3, sp, #12
 800bdea:	9300      	str	r3, [sp, #0]
 800bdec:	4622      	mov	r2, r4
 800bdee:	4b11      	ldr	r3, [pc, #68]	; (800be34 <_svfiprintf_r+0x1ec>)
 800bdf0:	a904      	add	r1, sp, #16
 800bdf2:	4640      	mov	r0, r8
 800bdf4:	f7fe f984 	bl	800a100 <_printf_float>
 800bdf8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bdfc:	4681      	mov	r9, r0
 800bdfe:	d1d6      	bne.n	800bdae <_svfiprintf_r+0x166>
 800be00:	89a3      	ldrh	r3, [r4, #12]
 800be02:	065b      	lsls	r3, r3, #25
 800be04:	f53f af35 	bmi.w	800bc72 <_svfiprintf_r+0x2a>
 800be08:	9809      	ldr	r0, [sp, #36]	; 0x24
 800be0a:	b01d      	add	sp, #116	; 0x74
 800be0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be10:	ab03      	add	r3, sp, #12
 800be12:	9300      	str	r3, [sp, #0]
 800be14:	4622      	mov	r2, r4
 800be16:	4b07      	ldr	r3, [pc, #28]	; (800be34 <_svfiprintf_r+0x1ec>)
 800be18:	a904      	add	r1, sp, #16
 800be1a:	4640      	mov	r0, r8
 800be1c:	f7fe fc26 	bl	800a66c <_printf_i>
 800be20:	e7ea      	b.n	800bdf8 <_svfiprintf_r+0x1b0>
 800be22:	bf00      	nop
 800be24:	0800c1e4 	.word	0x0800c1e4
 800be28:	0800c1ea 	.word	0x0800c1ea
 800be2c:	0800c1ee 	.word	0x0800c1ee
 800be30:	0800a101 	.word	0x0800a101
 800be34:	0800bb95 	.word	0x0800bb95

0800be38 <__ascii_mbtowc>:
 800be38:	b082      	sub	sp, #8
 800be3a:	b901      	cbnz	r1, 800be3e <__ascii_mbtowc+0x6>
 800be3c:	a901      	add	r1, sp, #4
 800be3e:	b142      	cbz	r2, 800be52 <__ascii_mbtowc+0x1a>
 800be40:	b14b      	cbz	r3, 800be56 <__ascii_mbtowc+0x1e>
 800be42:	7813      	ldrb	r3, [r2, #0]
 800be44:	600b      	str	r3, [r1, #0]
 800be46:	7812      	ldrb	r2, [r2, #0]
 800be48:	1c10      	adds	r0, r2, #0
 800be4a:	bf18      	it	ne
 800be4c:	2001      	movne	r0, #1
 800be4e:	b002      	add	sp, #8
 800be50:	4770      	bx	lr
 800be52:	4610      	mov	r0, r2
 800be54:	e7fb      	b.n	800be4e <__ascii_mbtowc+0x16>
 800be56:	f06f 0001 	mvn.w	r0, #1
 800be5a:	e7f8      	b.n	800be4e <__ascii_mbtowc+0x16>

0800be5c <memmove>:
 800be5c:	4288      	cmp	r0, r1
 800be5e:	b510      	push	{r4, lr}
 800be60:	eb01 0302 	add.w	r3, r1, r2
 800be64:	d807      	bhi.n	800be76 <memmove+0x1a>
 800be66:	1e42      	subs	r2, r0, #1
 800be68:	4299      	cmp	r1, r3
 800be6a:	d00a      	beq.n	800be82 <memmove+0x26>
 800be6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be70:	f802 4f01 	strb.w	r4, [r2, #1]!
 800be74:	e7f8      	b.n	800be68 <memmove+0xc>
 800be76:	4283      	cmp	r3, r0
 800be78:	d9f5      	bls.n	800be66 <memmove+0xa>
 800be7a:	1881      	adds	r1, r0, r2
 800be7c:	1ad2      	subs	r2, r2, r3
 800be7e:	42d3      	cmn	r3, r2
 800be80:	d100      	bne.n	800be84 <memmove+0x28>
 800be82:	bd10      	pop	{r4, pc}
 800be84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be88:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800be8c:	e7f7      	b.n	800be7e <memmove+0x22>

0800be8e <_realloc_r>:
 800be8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be90:	4607      	mov	r7, r0
 800be92:	4614      	mov	r4, r2
 800be94:	460e      	mov	r6, r1
 800be96:	b921      	cbnz	r1, 800bea2 <_realloc_r+0x14>
 800be98:	4611      	mov	r1, r2
 800be9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800be9e:	f7fe b841 	b.w	8009f24 <_malloc_r>
 800bea2:	b922      	cbnz	r2, 800beae <_realloc_r+0x20>
 800bea4:	f7fd fff0 	bl	8009e88 <_free_r>
 800bea8:	4625      	mov	r5, r4
 800beaa:	4628      	mov	r0, r5
 800beac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800beae:	f000 f821 	bl	800bef4 <_malloc_usable_size_r>
 800beb2:	42a0      	cmp	r0, r4
 800beb4:	d20f      	bcs.n	800bed6 <_realloc_r+0x48>
 800beb6:	4621      	mov	r1, r4
 800beb8:	4638      	mov	r0, r7
 800beba:	f7fe f833 	bl	8009f24 <_malloc_r>
 800bebe:	4605      	mov	r5, r0
 800bec0:	2800      	cmp	r0, #0
 800bec2:	d0f2      	beq.n	800beaa <_realloc_r+0x1c>
 800bec4:	4631      	mov	r1, r6
 800bec6:	4622      	mov	r2, r4
 800bec8:	f7fd ffca 	bl	8009e60 <memcpy>
 800becc:	4631      	mov	r1, r6
 800bece:	4638      	mov	r0, r7
 800bed0:	f7fd ffda 	bl	8009e88 <_free_r>
 800bed4:	e7e9      	b.n	800beaa <_realloc_r+0x1c>
 800bed6:	4635      	mov	r5, r6
 800bed8:	e7e7      	b.n	800beaa <_realloc_r+0x1c>

0800beda <__ascii_wctomb>:
 800beda:	b149      	cbz	r1, 800bef0 <__ascii_wctomb+0x16>
 800bedc:	2aff      	cmp	r2, #255	; 0xff
 800bede:	bf85      	ittet	hi
 800bee0:	238a      	movhi	r3, #138	; 0x8a
 800bee2:	6003      	strhi	r3, [r0, #0]
 800bee4:	700a      	strbls	r2, [r1, #0]
 800bee6:	f04f 30ff 	movhi.w	r0, #4294967295
 800beea:	bf98      	it	ls
 800beec:	2001      	movls	r0, #1
 800beee:	4770      	bx	lr
 800bef0:	4608      	mov	r0, r1
 800bef2:	4770      	bx	lr

0800bef4 <_malloc_usable_size_r>:
 800bef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bef8:	1f18      	subs	r0, r3, #4
 800befa:	2b00      	cmp	r3, #0
 800befc:	bfbc      	itt	lt
 800befe:	580b      	ldrlt	r3, [r1, r0]
 800bf00:	18c0      	addlt	r0, r0, r3
 800bf02:	4770      	bx	lr

0800bf04 <_init>:
 800bf04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf06:	bf00      	nop
 800bf08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf0a:	bc08      	pop	{r3}
 800bf0c:	469e      	mov	lr, r3
 800bf0e:	4770      	bx	lr

0800bf10 <_fini>:
 800bf10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf12:	bf00      	nop
 800bf14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf16:	bc08      	pop	{r3}
 800bf18:	469e      	mov	lr, r3
 800bf1a:	4770      	bx	lr
