(module SOTFL50P160X60-5N (layer F.Cu) (tedit 5ED89B5C)
  (descr "DRL (R-PDSO-N5) _1")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value SOTFL50P160X60-5N (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -1.22 -1) (end 1.22 -1) (layer Dwgs.User) (width 0.05))
  (fp_line (start 1.22 -1) (end 1.22 1) (layer Dwgs.User) (width 0.05))
  (fp_line (start 1.22 1) (end -1.22 1) (layer Dwgs.User) (width 0.05))
  (fp_line (start -1.22 1) (end -1.22 -1) (layer Dwgs.User) (width 0.05))
  (fp_line (start -0.6 -0.8) (end 0.6 -0.8) (layer Dwgs.User) (width 0.1))
  (fp_line (start 0.6 -0.8) (end 0.6 0.8) (layer Dwgs.User) (width 0.1))
  (fp_line (start 0.6 0.8) (end -0.6 0.8) (layer Dwgs.User) (width 0.1))
  (fp_line (start -0.6 0.8) (end -0.6 -0.8) (layer Dwgs.User) (width 0.1))
  (fp_line (start -0.6 -0.3) (end -0.1 -0.8) (layer Dwgs.User) (width 0.1))
  (fp_line (start -0.25 -0.8) (end 0.25 -0.8) (layer F.SilkS) (width 0.2))
  (fp_line (start 0.25 -0.8) (end 0.25 0.8) (layer F.SilkS) (width 0.2))
  (fp_line (start 0.25 0.8) (end -0.25 0.8) (layer F.SilkS) (width 0.2))
  (fp_line (start -0.25 0.8) (end -0.25 -0.8) (layer F.SilkS) (width 0.2))
  (fp_line (start -1.07 -0.9) (end -0.6 -0.9) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at -0.835 -0.5 90) (size 0.3 0.47) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -0.835 0 90) (size 0.3 0.47) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -0.835 0.5 90) (size 0.3 0.47) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at 0.835 0.5 90) (size 0.3 0.47) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at 0.835 -0.5 90) (size 0.3 0.47) (layers F.Cu F.Paste F.Mask))
  (model ${KIPRJMOD}/components/SN74LVC1G32DRLR/3D/SN74LVC1G32DRLR.stp
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
