ABADI, M. AND LAMPORT, L. 1990. Composing specifications. Digital Equipment Corp., Rep. #66, October 10.
Martín Abadi , Leslie Lamport , Pierre Wolper, Realizable and Unrealizable Specifications of Reactive Systems, Proceedings of the 16th International Colloquium on Automata, Languages and Programming, p.1-17, July 11-15, 1989
Rajeev Alur , David L. Dill, A theory of timed automata, Theoretical Computer Science, v.126 n.2, p.183-235, April 25, 1994[doi>10.1016/0304-3975(94)90010-8]
ALUR, R. AND HENZINGER, T. 1990. Real-time logics: Complexity and expressiveness. In Proceedings of the Eighth Annual Symposium on Logic in Computer Science.
Rajeev Alur , Costas Courcoubetis , David Dill, Model-checking in dense real-time, Information and Computation, v.104 n.1, p.2-34, May 1993[doi>10.1006/inco.1993.1024]
AMON, T., HULGAARD, H., BORRIELLO, G., AND BURNS, S. 1993. Timing analysis of concurrent systems: An algorithm for determining time separation of events. In Proceedings of ICCD-93 (Oct.).
BERKANE, B., GANDRABUR, S., AND CERNY, E. 1996. Timing diagrams: Semantics and timing analysis. In Proceedings of Asian Pacific CHDL'96 (Jan.).
Christian Berthet , Eduard Cerny, An Algebraic Model for Asynchronous Circuits Verification, IEEE Transactions on Computers, v.37 n.7, p.835-847, July 1988[doi>10.1109/12.2229]
Gaetano Borriello , Randy H. Katz, A new interface specification methodology and its application to transducer synthesis, University of California, Berkeley, 1988
BRZOZOWSKI, J. A., GAHLINGER, T., AND MAVADDAT, F. 1991. Consistency and satisfiability of waveform timing specifications. Networks 21, 91-107.
Timothy M. Burks , Karem A. Sakallah, Min-max linear programming and the timing analysis of digital circuits, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.152-155, November 07-11, 1993, Santa Clara, California, USA
CCITT 1993. Recommendation Z.120. Message Sequence Charts (MSC), CCITT.
David L. Dill, Trace theory for automatic hierarchical verification of speed-independent circuits, MIT Press, Cambridge, MA, 1989
D. L. Dill, Timing assumptions and verification of finite-state concurrent systems, Proceedings of the international workshop on Automatic verification methods for finite state systems, p.197-212, February 1990, Grenoble, France
GIRODIAS, P. AND CERNY, E. 1996. Interface timing verification with delay correlation using constraint logic programming. Tech. Rep. LASSO-96-09#1, LASSO Laboratory, I.R.O. Dept., Universit~ de Montreal, Montreal, Canada, Sept.
Pierre Girodias , Eduard Cerny , William J. Older, Solving Linear, Min and Max Constraint Systems Using CLP based on Relational Interval Arithmetic, Proceedings of the First International Conference on Principles and Practice of Constraint Programming, p.186-203, September 19-22, 1995
HALBWACHS, N., CASPI, P., RAYMOND, P., AND PILAUD, D. 1992. The synchronous dataflow programming language LUSTRE. IEEE Special Issue on Synchronous Languages.
Henrik Hulgaard , Steven M. Burns , Tod Amon , Gaetano Borriello, Practical applications of an efficient time separation of events algorithm, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.146-151, November 07-11, 1993, Santa Clara, California, USA
KHORDOC, K. 1996. Action diagrams: A methodology for the specification and verification of real-time systems. Ph.D. Thesis, McGill University, Montreal, Canada.
KHORDOC, K. AND CERNY, E. 1994. Modeling cell-processing hardware with action diagrams. In Proceedings of ISCAS-94 (June).
Karim Khordoc , Mario Dufresne , Eduard Cerny , P. A. Babkine , Allan Silburt, Integrating Behavior and Timing in Executable Specifications, Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications, p.399-416, April 26-28, 1993
KLUSNER, A.S. 1993. Models and axioms for a fragment of real time process algebra. Ph.D. Thesis, CWI, Amsterdam.
David C. Ku , Giovanni De Micheli, High level synthesis of ASICs under timing and synchronization constraints, Kluwer Academic Publishers, Norwell, MA, 1992
Kenneth L. McMillan , David L. Dill, Algorithms for Interface Timing Verification, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.48-51, October 11-14, 1992
William Older , André Vellino, Constraint arithmetic on real intervals, Constraint logic programming: selected research, MIT Press, Cambridge, MA, 1993
RONY, P. 1980. Interfacing fundamentals: Timing diagram conventions. Comput. Des. (Jan.), 152-153.
Robert Endre Tarjan, Data structures and network algorithms, Society for Industrial and Applied Mathematics, Philadelphia, PA, 1983
Peter Vanbekbergen , Gert Goossens , Bill Lin, Modeling and synthesis oftimedasynchronous circuits, Proceedings of the conference on European design automation, p.460-465, September 19-23, 1994, Grenoble, France
Pascal Van Hentenryck, Constraint satisfaction in logic programming, MIT Press, Cambridge, MA, 1989
Claude A. Wiatrowski , Charles H. House , Frank J. Cerra, Logic Circuits and Microcomputer Systems, McGraw-Hill, Inc., New York, NY, 1980
