{
  "module_name": "atmel_tcb.h",
  "hash_id": "c5dd6634774b290b8cd6ef75cfa165f179e8d8e7e1647ecf7aca16da8bc5079d",
  "original_prompt": "Ingested from linux-6.6.14/include/soc/at91/atmel_tcb.h",
  "human_readable_source": " \n\n#ifndef __SOC_ATMEL_TCB_H\n#define __SOC_ATMEL_TCB_H\n\n#include <linux/compiler.h>\n#include <linux/list.h>\n\n \n\nstruct clk;\n\n \nstruct atmel_tcb_config {\n\tsize_t\tcounter_width;\n\tbool    has_gclk;\n\tbool    has_qdec;\n};\n\n \nstruct atmel_tc {\n\tstruct platform_device\t*pdev;\n\tvoid __iomem\t\t*regs;\n\tint                     id;\n\tconst struct atmel_tcb_config *tcb_config;\n\tint\t\t\tirq[3];\n\tstruct clk\t\t*clk[3];\n\tstruct clk\t\t*slow_clk;\n\tstruct list_head\tnode;\n\tbool\t\t\tallocated;\n};\n\n \nextern const u8 atmel_tc_divisors[5];\n\n\n \n\n#define ATMEL_TC_BCR\t0xc0\t\t \n#define     ATMEL_TC_SYNC\t(1 << 0)\t \n\n#define ATMEL_TC_BMR\t0xc4\t\t \n#define     ATMEL_TC_TC0XC0S\t(3 << 0)\t \n#define        ATMEL_TC_TC0XC0S_TCLK0\t(0 << 0)\n#define        ATMEL_TC_TC0XC0S_NONE\t(1 << 0)\n#define        ATMEL_TC_TC0XC0S_TIOA1\t(2 << 0)\n#define        ATMEL_TC_TC0XC0S_TIOA2\t(3 << 0)\n#define     ATMEL_TC_TC1XC1S\t(3 << 2)\t \n#define        ATMEL_TC_TC1XC1S_TCLK1\t(0 << 2)\n#define        ATMEL_TC_TC1XC1S_NONE\t(1 << 2)\n#define        ATMEL_TC_TC1XC1S_TIOA0\t(2 << 2)\n#define        ATMEL_TC_TC1XC1S_TIOA2\t(3 << 2)\n#define     ATMEL_TC_TC2XC2S\t(3 << 4)\t \n#define        ATMEL_TC_TC2XC2S_TCLK2\t(0 << 4)\n#define        ATMEL_TC_TC2XC2S_NONE\t(1 << 4)\n#define        ATMEL_TC_TC2XC2S_TIOA0\t(2 << 4)\n#define        ATMEL_TC_TC2XC2S_TIOA1\t(3 << 4)\n\n\n \n#define ATMEL_TC_CHAN(idx)\t((idx)*0x40)\n#define ATMEL_TC_REG(idx, reg)\t(ATMEL_TC_CHAN(idx) + ATMEL_TC_ ## reg)\n\n#define ATMEL_TC_CCR\t0x00\t\t \n#define     ATMEL_TC_CLKEN\t(1 << 0)\t \n#define     ATMEL_TC_CLKDIS\t(1 << 1)\t \n#define     ATMEL_TC_SWTRG\t(1 << 2)\t \n\n#define ATMEL_TC_CMR\t0x04\t\t \n\n \n#define     ATMEL_TC_TCCLKS\t(7 << 0)\t \n#define        ATMEL_TC_TIMER_CLOCK1\t(0 << 0)\n#define        ATMEL_TC_TIMER_CLOCK2\t(1 << 0)\n#define        ATMEL_TC_TIMER_CLOCK3\t(2 << 0)\n#define        ATMEL_TC_TIMER_CLOCK4\t(3 << 0)\n#define        ATMEL_TC_TIMER_CLOCK5\t(4 << 0)\n#define        ATMEL_TC_XC0\t\t(5 << 0)\n#define        ATMEL_TC_XC1\t\t(6 << 0)\n#define        ATMEL_TC_XC2\t\t(7 << 0)\n#define     ATMEL_TC_CLKI\t(1 << 3)\t \n#define     ATMEL_TC_BURST\t(3 << 4)\t \n#define        ATMEL_TC_GATE_NONE\t(0 << 4)\n#define        ATMEL_TC_GATE_XC0\t(1 << 4)\n#define        ATMEL_TC_GATE_XC1\t(2 << 4)\n#define        ATMEL_TC_GATE_XC2\t(3 << 4)\n#define     ATMEL_TC_WAVE\t(1 << 15)\t \n\n \n#define     ATMEL_TC_LDBSTOP\t(1 << 6)\t \n#define     ATMEL_TC_LDBDIS\t(1 << 7)\t \n#define     ATMEL_TC_ETRGEDG\t(3 << 8)\t \n#define        ATMEL_TC_ETRGEDG_NONE\t(0 << 8)\n#define        ATMEL_TC_ETRGEDG_RISING\t(1 << 8)\n#define        ATMEL_TC_ETRGEDG_FALLING\t(2 << 8)\n#define        ATMEL_TC_ETRGEDG_BOTH\t(3 << 8)\n#define     ATMEL_TC_ABETRG\t(1 << 10)\t \n#define     ATMEL_TC_CPCTRG\t(1 << 14)\t \n#define     ATMEL_TC_LDRA\t(3 << 16)\t \n#define        ATMEL_TC_LDRA_NONE\t(0 << 16)\n#define        ATMEL_TC_LDRA_RISING\t(1 << 16)\n#define        ATMEL_TC_LDRA_FALLING\t(2 << 16)\n#define        ATMEL_TC_LDRA_BOTH\t(3 << 16)\n#define     ATMEL_TC_LDRB\t(3 << 18)\t \n#define        ATMEL_TC_LDRB_NONE\t(0 << 18)\n#define        ATMEL_TC_LDRB_RISING\t(1 << 18)\n#define        ATMEL_TC_LDRB_FALLING\t(2 << 18)\n#define        ATMEL_TC_LDRB_BOTH\t(3 << 18)\n\n \n#define     ATMEL_TC_CPCSTOP\t(1 <<  6)\t \n#define     ATMEL_TC_CPCDIS\t(1 <<  7)\t \n#define     ATMEL_TC_EEVTEDG\t(3 <<  8)\t \n#define        ATMEL_TC_EEVTEDG_NONE\t(0 << 8)\n#define        ATMEL_TC_EEVTEDG_RISING\t(1 << 8)\n#define        ATMEL_TC_EEVTEDG_FALLING\t(2 << 8)\n#define        ATMEL_TC_EEVTEDG_BOTH\t(3 << 8)\n#define     ATMEL_TC_EEVT\t(3 << 10)\t \n#define        ATMEL_TC_EEVT_TIOB\t(0 << 10)\n#define        ATMEL_TC_EEVT_XC0\t(1 << 10)\n#define        ATMEL_TC_EEVT_XC1\t(2 << 10)\n#define        ATMEL_TC_EEVT_XC2\t(3 << 10)\n#define     ATMEL_TC_ENETRG\t(1 << 12)\t \n#define     ATMEL_TC_WAVESEL\t(3 << 13)\t \n#define        ATMEL_TC_WAVESEL_UP\t(0 << 13)\n#define        ATMEL_TC_WAVESEL_UPDOWN\t(1 << 13)\n#define        ATMEL_TC_WAVESEL_UP_AUTO\t(2 << 13)\n#define        ATMEL_TC_WAVESEL_UPDOWN_AUTO (3 << 13)\n#define     ATMEL_TC_ACPA\t(3 << 16)\t \n#define        ATMEL_TC_ACPA_NONE\t(0 << 16)\n#define        ATMEL_TC_ACPA_SET\t(1 << 16)\n#define        ATMEL_TC_ACPA_CLEAR\t(2 << 16)\n#define        ATMEL_TC_ACPA_TOGGLE\t(3 << 16)\n#define     ATMEL_TC_ACPC\t(3 << 18)\t \n#define        ATMEL_TC_ACPC_NONE\t(0 << 18)\n#define        ATMEL_TC_ACPC_SET\t(1 << 18)\n#define        ATMEL_TC_ACPC_CLEAR\t(2 << 18)\n#define        ATMEL_TC_ACPC_TOGGLE\t(3 << 18)\n#define     ATMEL_TC_AEEVT\t(3 << 20)\t \n#define        ATMEL_TC_AEEVT_NONE\t(0 << 20)\n#define        ATMEL_TC_AEEVT_SET\t(1 << 20)\n#define        ATMEL_TC_AEEVT_CLEAR\t(2 << 20)\n#define        ATMEL_TC_AEEVT_TOGGLE\t(3 << 20)\n#define     ATMEL_TC_ASWTRG\t(3 << 22)\t \n#define        ATMEL_TC_ASWTRG_NONE\t(0 << 22)\n#define        ATMEL_TC_ASWTRG_SET\t(1 << 22)\n#define        ATMEL_TC_ASWTRG_CLEAR\t(2 << 22)\n#define        ATMEL_TC_ASWTRG_TOGGLE\t(3 << 22)\n#define     ATMEL_TC_BCPB\t(3 << 24)\t \n#define        ATMEL_TC_BCPB_NONE\t(0 << 24)\n#define        ATMEL_TC_BCPB_SET\t(1 << 24)\n#define        ATMEL_TC_BCPB_CLEAR\t(2 << 24)\n#define        ATMEL_TC_BCPB_TOGGLE\t(3 << 24)\n#define     ATMEL_TC_BCPC\t(3 << 26)\t \n#define        ATMEL_TC_BCPC_NONE\t(0 << 26)\n#define        ATMEL_TC_BCPC_SET\t(1 << 26)\n#define        ATMEL_TC_BCPC_CLEAR\t(2 << 26)\n#define        ATMEL_TC_BCPC_TOGGLE\t(3 << 26)\n#define     ATMEL_TC_BEEVT\t(3 << 28)\t \n#define        ATMEL_TC_BEEVT_NONE\t(0 << 28)\n#define        ATMEL_TC_BEEVT_SET\t(1 << 28)\n#define        ATMEL_TC_BEEVT_CLEAR\t(2 << 28)\n#define        ATMEL_TC_BEEVT_TOGGLE\t(3 << 28)\n#define     ATMEL_TC_BSWTRG\t(3 << 30)\t \n#define        ATMEL_TC_BSWTRG_NONE\t(0 << 30)\n#define        ATMEL_TC_BSWTRG_SET\t(1 << 30)\n#define        ATMEL_TC_BSWTRG_CLEAR\t(2 << 30)\n#define        ATMEL_TC_BSWTRG_TOGGLE\t(3 << 30)\n\n#define ATMEL_TC_CV\t0x10\t\t \n#define ATMEL_TC_RA\t0x14\t\t \n#define ATMEL_TC_RB\t0x18\t\t \n#define ATMEL_TC_RC\t0x1c\t\t \n\n#define ATMEL_TC_SR\t0x20\t\t \n \n#define     ATMEL_TC_CLKSTA\t(1 << 16)\t \n#define     ATMEL_TC_MTIOA\t(1 << 17)\t \n#define     ATMEL_TC_MTIOB\t(1 << 18)\t \n\n#define ATMEL_TC_IER\t0x24\t\t \n#define ATMEL_TC_IDR\t0x28\t\t \n#define ATMEL_TC_IMR\t0x2c\t\t \n\n \n#define     ATMEL_TC_COVFS\t(1 <<  0)\t \n#define     ATMEL_TC_LOVRS\t(1 <<  1)\t \n#define     ATMEL_TC_CPAS\t(1 <<  2)\t \n#define     ATMEL_TC_CPBS\t(1 <<  3)\t \n#define     ATMEL_TC_CPCS\t(1 <<  4)\t \n#define     ATMEL_TC_LDRAS\t(1 <<  5)\t \n#define     ATMEL_TC_LDRBS\t(1 <<  6)\t \n#define     ATMEL_TC_ETRGS\t(1 <<  7)\t \n#define     ATMEL_TC_ALL_IRQ\t(ATMEL_TC_COVFS\t| ATMEL_TC_LOVRS | \\\n\t\t\t\t ATMEL_TC_CPAS | ATMEL_TC_CPBS | \\\n\t\t\t\t ATMEL_TC_CPCS | ATMEL_TC_LDRAS | \\\n\t\t\t\t ATMEL_TC_LDRBS | ATMEL_TC_ETRGS) \\\n\t\t\t\t  \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}