<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CMSISv2p00_LPC1102: /home/piro8/Documentos/TINOC2/TINOC2_FIRMWARE_FREERTOS/CMSISv2p00_LPC1102/inc/core_cm0.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="pastedimage1486834625336v2.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CMSISv2p00_LPC1102
   &#160;<span id="projectnumber">2</span>
   </div>
   <div id="projectbrief">CMSIS2 adaptado al LPC1102 con modificaciones</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core_cm0.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm0_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#if defined ( __ICCARM__ )                   </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CORE_CM0_H_GENERIC</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#a1c7b83f58ef7b4d6b5f50ec1e294b34e">   32</a></span>&#160;<span class="preprocessor">#define __CORE_CM0_H_GENERIC</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/*  CMSIS CM0 definitions */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gacd01bf0a654a7f15f606593aa636bc72">   80</a></span>&#160;<span class="preprocessor">#define __CM0_CMSIS_VERSION_MAIN  (0x02)                                                       </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gab6a85b0d3b2fbcfb62003006ece175cc">   81</a></span>&#160;<span class="preprocessor">#define __CM0_CMSIS_VERSION_SUB   (0x00)                                                       </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaf233a7b7b2818cc6194e7a9386faccd8">   82</a></span>&#160;<span class="preprocessor">#define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN &lt;&lt; 16) | __CM0_CMSIS_VERSION_SUB) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#ga63ea62503c88acab19fcf3d5743009e3">   84</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x00)                                                       </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM   )</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">  #define __ASM           __asm                                       </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">  #define __INLINE        inline                                      </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#elif defined   (  __GNUC__  )</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#elif defined   (  __TASKING__  )</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span>                      </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_instr_8h.html">core_cmInstr.h</a>&quot;</span>                </div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_func_8h.html">core_cmFunc.h</a>&quot;</span>                 </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0_H_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#ifndef __CORE_CM0_H_DEPENDANT</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gac1e2acb34ba7f2543bcb2249bead4aee">  115</a></span>&#160;<span class="preprocessor">#define __CORE_CM0_H_DEPENDANT</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">  #define     __I     volatile           </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">  121</a></span>&#160;<span class="preprocessor">  #define     __I     volatile const     </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">  123</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">  124</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *                 Register Abstraction</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html">  149</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#afbce95646fd514c10aa85ec0a33db728">  154</a></span>&#160;    uint32_t _reserved0:27;              </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    uint32_t _reserved0:16;              </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    uint32_t GE:4;                       </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    uint32_t _reserved1:7;               </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a22d10913489d24ab08bd83457daa88de">  160</a></span>&#160;    uint32_t Q:1;                        </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a8004d224aacb78ca37774c35f9156e7e">  161</a></span>&#160;    uint32_t V:1;                        </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a86e2c5b891ecef1ab55b1edac0da79a6">  162</a></span>&#160;    uint32_t C:1;                        </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">  163</a></span>&#160;    uint32_t Z:1;                        </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">  164</a></span>&#160;    uint32_t N:1;                        </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  } b;                                   </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">  166</a></span>&#160;  uint32_t <a class="code" href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;} <a class="code" href="union_a_p_s_r___type.html">APSR_Type</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html">  172</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  {</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">  176</a></span>&#160;    uint32_t ISR:9;                      </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#ad2eb0a06de4f03f58874a727716aa9aa">  177</a></span>&#160;    uint32_t _reserved0:23;              </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  } b;                                   </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">  179</a></span>&#160;  uint32_t <a class="code" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;} <a class="code" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html">  185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  {</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a3e9120dcf1a829fc8d2302b4d0673970">  189</a></span>&#160;    uint32_t ISR:9;                      </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#af438e0f407357e914a70b5bd4d6a97c5">  191</a></span>&#160;    uint32_t _reserved0:15;              </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    uint32_t _reserved0:7;               </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    uint32_t GE:4;                       </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    uint32_t _reserved1:4;               </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a7eed9fe24ae8d354cd76ae1c1110a658">  197</a></span>&#160;    uint32_t T:1;                        </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a3200966922a194d84425e2807a7f1328">  198</a></span>&#160;    uint32_t IT:2;                       </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#add7cbd2b0abd8954d62cd7831796ac7c">  199</a></span>&#160;    uint32_t Q:1;                        </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#af14df16ea0690070c45b95f2116b7a0a">  200</a></span>&#160;    uint32_t V:1;                        </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">  201</a></span>&#160;    uint32_t C:1;                        </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a1e5d9801013d5146f2e02d9b7b3da562">  202</a></span>&#160;    uint32_t Z:1;                        </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a2db9a52f6d42809627d1a7a607c5dbc5">  203</a></span>&#160;    uint32_t N:1;                        </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  } b;                                   </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">  205</a></span>&#160;  uint32_t <a class="code" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">w</a>;                            </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;} <a class="code" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html">  211</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  {</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a35c1732cf153b7b5c4bd321cf1de9605">  215</a></span>&#160;    uint32_t nPRIV:1;                    </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a8cc085fea1c50a8bd9adea63931ee8e2">  216</a></span>&#160;    uint32_t SPSEL:1;                    </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#ac62cfff08e6f055e0101785bad7094cd">  217</a></span>&#160;    uint32_t FPCA:1;                     </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#af8c314273a1e4970a5671bd7f8184f50">  218</a></span>&#160;    uint32_t _reserved0:29;              </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  } b;                                   </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">  220</a></span>&#160;  uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">w</a>;                            </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;} <a class="code" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html">  234</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;{</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a1f17e124416ac253386a3e3a339adebf">  236</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[1];                 </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a52b6b330b9662b8e8962afd2bc22eab2">  237</a></span>&#160;       uint32_t RESERVED0[31];</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a1d18c89c94cf0f7ece8db0d5351aced9">  238</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[1];                 </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a97b6f852da06799a309457b83d4801d9">  239</a></span>&#160;       uint32_t RSERVED1[31];</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#ae6195c2f637c22c97d01ca5c71305bc3">  240</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[1];                 </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#ad65f1d8ada494ac3e4a01b5d8fc0e4af">  241</a></span>&#160;       uint32_t RESERVED2[31];</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a0dccb8954db63a673212815f56031625">  242</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[1];                 </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a9416f445547a08e24c3fdda87abb0fa6">  243</a></span>&#160;       uint32_t RESERVED3[31];</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a86c49460af6ebd251da0b08a0e9049f7">  244</a></span>&#160;       uint32_t RESERVED4[64];</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a2e29b486ab9ebee3eba25091aff18ec6">  245</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPR[8];                  </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;}  <a class="code" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html">  259</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#afa7a9ee34dfa1da0b60b4525da285032">  261</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#afa7a9ee34dfa1da0b60b4525da285032">CPUID</a>;                   </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a3e66570ab689d28aebefa7e84e85dc4a">  262</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a3e66570ab689d28aebefa7e84e85dc4a">ICSR</a>;                    </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a10960cdc703f661c83a237d9c69db23c">  263</a></span>&#160;       uint32_t <a class="code" href="struct_s_c_b___type.html#a10960cdc703f661c83a237d9c69db23c">RESERVED0</a>;                                      </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a6ed3c9064013343ea9fd0a73a734f29d">  264</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a6ed3c9064013343ea9fd0a73a734f29d">AIRCR</a>;                   </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#abfad14e7b4534d73d329819625d77a16">  265</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#abfad14e7b4534d73d329819625d77a16">SCR</a>;                     </div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">  266</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">CCR</a>;                     </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#adddd65958c1c4c0301f62ede0a9bf12e">  267</a></span>&#160;       uint32_t <a class="code" href="struct_s_c_b___type.html#adddd65958c1c4c0301f62ede0a9bf12e">RESERVED1</a>;                                      </div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a2eeb91c03a8ec3a4c50737bac62d4fc9">  268</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHP[2];                  </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;} <a class="code" href="struct_s_c_b___type.html">SCB_Type</a>;                                                </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  272</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  273</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  275</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  276</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">  278</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">  279</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  281</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  282</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  284</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  285</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  288</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  289</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  291</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  292</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  294</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  295</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  297</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  298</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  300</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  301</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  303</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  304</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  306</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  307</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  309</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  310</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  312</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  313</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  316</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  317</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  319</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  320</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  322</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  323</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  325</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  326</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  328</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  329</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  332</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  333</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  335</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  336</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  338</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  339</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">  342</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">  343</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  345</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  346</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html">  359</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;{</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">  361</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">CTRL</a>;                    </div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#ae7bc9d3eac1147f3bba8d73a8395644f">  362</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#ae7bc9d3eac1147f3bba8d73a8395644f">LOAD</a>;                    </div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a0997ff20f11817f8246e8f0edac6f4e4">  363</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a0997ff20f11817f8246e8f0edac6f4e4">VAL</a>;                     </div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">  364</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_sys_tick___type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">CALIB</a>;                   </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;} <a class="code" href="struct_sys_tick___type.html">SysTick_Type</a>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  368</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  369</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  371</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">  372</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  374</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">  375</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  377</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  378</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  381</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  382</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  385</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  386</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  389</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  390</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  392</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">  393</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  395</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">  396</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M0 Hardware */</span><span class="preprocessor"></span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga3c14ed93192c8d9143322bbf77ebf770">  416</a></span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga680604dbcda9e9b31a1639fcffe5230b">  417</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga58effaac0b93006b756d33209e814646">  418</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gaa0288691785a5f868238e0468b39523d">  419</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">  420</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">  422</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type *)           SCB_BASE)         </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">  423</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type *)       SysTick_BASE)     </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">  424</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type *)          NVIC_BASE)        </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* Interrupt Priorities are WORD accessible only under ARMv6M                   */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">  450</a></span>&#160;<span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  (((uint32_t)(IRQn)       )    &amp;  0x03) * 8 )</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">  451</a></span>&#160;<span class="preprocessor">#define _SHP_IDX(IRQn)           ( ((((uint32_t)(IRQn) &amp; 0x0F)-8) &gt;&gt;    2)     )</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">  452</a></span>&#160;<span class="preprocessor">#define _IP_IDX(IRQn)            (   ((uint32_t)(IRQn)            &gt;&gt;    2)     )</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(<a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;}</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(<a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;{</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;}</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPendingIRQ(<a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;{</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0));</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;}</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(<a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;}</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(<a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;}</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriority(<a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn, uint32_t priority)</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;{</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">if</span>(IRQn &lt; 0) {</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] = (<a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &amp; ~(0xFF &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) | </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        (((priority &lt;&lt; (8 - <a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xFF) &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)); }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] = (<a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &amp; ~(0xFF &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        (((priority &lt;&lt; (8 - <a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xFF) &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)); }</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;}</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriority(<a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;{</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordflow">if</span>(IRQn &lt; 0) {</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &gt;&gt; (8 - <a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M0 system interrupts */</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &gt;&gt; (8 - <a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;}</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;{</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">                                                                  buffered write are completed before reset */</span>              </div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      | </div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                 <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>              </div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;}</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="keyword">static</span> __INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;{ </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">if</span> (ticks &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                                               </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (ticks &amp; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) - 1;      <span class="comment">/* set reload register */</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  NVIC_SetPriority (<a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;<a class="code" href="group___l_p_c11xx___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1);  <span class="comment">/* set Priority for Cortex-M0 System Interrupts */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> | </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   | </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;}</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0_H_DEPENDANT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;}</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/*lint -restore */</span></div><div class="ttc" id="struct_sys_tick___type_html_a0997ff20f11817f8246e8f0edac6f4e4"><div class="ttname"><a href="struct_sys_tick___type.html#a0997ff20f11817f8246e8f0edac6f4e4">SysTick_Type::VAL</a></div><div class="ttdeci">__IO uint32_t VAL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00363">core_cm0.h:363</a></div></div>
<div class="ttc" id="core__cm_func_8h_html"><div class="ttname"><a href="core__cm_func_8h.html">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File. </div></div>
<div class="ttc" id="struct_s_c_b___type_html_a10960cdc703f661c83a237d9c69db23c"><div class="ttname"><a href="struct_s_c_b___type.html#a10960cdc703f661c83a237d9c69db23c">SCB_Type::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00263">core_cm0.h:263</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__register_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00424">core_cm0.h:424</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_afa7a9ee34dfa1da0b60b4525da285032"><div class="ttname"><a href="struct_s_c_b___type.html#afa7a9ee34dfa1da0b60b4525da285032">SCB_Type::CPUID</a></div><div class="ttdeci">__I uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00261">core_cm0.h:261</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__definitions_html_gaf63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00121">core_cm0.h:121</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__register_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00423">core_cm0.h:423</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00172">core_cm0.h:172</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_a6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00220">core_cm0.h:220</a></div></div>
<div class="ttc" id="group___l_p_c11xx___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___l_p_c11xx___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_l_p_c11xx_8h_source.html#l00067">LPC11xx.h:67</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga53c75b28823441c6153269f0ecbed878"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a></div><div class="ttdeci">#define _BIT_SHIFT(IRQn)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00450">core_cm0.h:450</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_ae7bc9d3eac1147f3bba8d73a8395644f"><div class="ttname"><a href="struct_sys_tick___type.html#ae7bc9d3eac1147f3bba8d73a8395644f">SysTick_Type::LOAD</a></div><div class="ttdeci">__IO uint32_t LOAD</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00362">core_cm0.h:362</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_af2ad94ac83e5d40fc6e34884bc1bec5f"><div class="ttname"><a href="struct_sys_tick___type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">SysTick_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00361">core_cm0.h:361</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00205">core_cm0.h:205</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00259">core_cm0.h:259</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html_a4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00179">core_cm0.h:179</a></div></div>
<div class="ttc" id="group___l_p_c11xx___c_m_s_i_s_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___l_p_c11xx___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> <a href="_l_p_c11xx_8h_source.html#l00060">LPC11xx.h:60</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_abfad14e7b4534d73d329819625d77a16"><div class="ttname"><a href="struct_s_c_b___type.html#abfad14e7b4534d73d329819625d77a16">SCB_Type::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00265">core_cm0.h:265</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_ae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00166">core_cm0.h:166</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_a9c9eda0ea6f6a7c904d2d75a6963e238"><div class="ttname"><a href="struct_sys_tick___type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">SysTick_Type::CALIB</a></div><div class="ttdeci">__I uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00364">core_cm0.h:364</a></div></div>
<div class="ttc" id="struct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00234">core_cm0.h:234</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00359">core_cm0.h:359</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00316">core_cm0.h:316</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_adddd65958c1c4c0301f62ede0a9bf12e"><div class="ttname"><a href="struct_s_c_b___type.html#adddd65958c1c4c0301f62ede0a9bf12e">SCB_Type::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00267">core_cm0.h:267</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga370ec4b1751a6a889d849747df3763a9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a></div><div class="ttdeci">#define _IP_IDX(IRQn)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00452">core_cm0.h:452</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a6ed3c9064013343ea9fd0a73a734f29d"><div class="ttname"><a href="struct_s_c_b___type.html#a6ed3c9064013343ea9fd0a73a734f29d">SCB_Type::AIRCR</a></div><div class="ttdeci">__IO uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00264">core_cm0.h:264</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00326">core_cm0.h:326</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00149">core_cm0.h:149</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00382">core_cm0.h:382</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00211">core_cm0.h:211</a></div></div>
<div class="ttc" id="group___l_p_c11xx___c_m_s_i_s_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___l_p_c11xx___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="group___c_m_s_i_s__core__definitions_html_gaec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00124">core_cm0.h:124</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00372">core_cm0.h:372</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00378">core_cm0.h:378</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a6d273c6b90bad15c91dfbbad0f6e92d8"><div class="ttname"><a href="struct_s_c_b___type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">SCB_Type::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00266">core_cm0.h:266</a></div></div>
<div class="ttc" id="core__cm_instr_8h_html"><div class="ttname"><a href="core__cm_instr_8h.html">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File. </div></div>
<div class="ttc" id="unionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00185">core_cm0.h:185</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a3e66570ab689d28aebefa7e84e85dc4a"><div class="ttname"><a href="struct_s_c_b___type.html#a3e66570ab689d28aebefa7e84e85dc4a">SCB_Type::ICSR</a></div><div class="ttdeci">__IO uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00262">core_cm0.h:262</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__register_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00422">core_cm0.h:422</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00375">core_cm0.h:375</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_gaee4f7eb5d7e770ad51489dbceabb1755"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a></div><div class="ttdeci">#define _SHP_IDX(IRQn)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00451">core_cm0.h:451</a></div></div>
<div class="ttc" id="group___l_p_c11xx___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___l_p_c11xx___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> <a href="_l_p_c11xx_8h_source.html#l00112">LPC11xx.h:112</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
