<stg><name>case_1</name>


<trans_list>

<trans id="756" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:75 %in_data_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="in_data_2_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:80 %in_data_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="in_data_7_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:81 %in8 = trunc i16 %in_data_7_read

]]></Node>
<StgValue><ssdm name="in8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:96 %trunc_ln181 = trunc i16 %in_data_2_read

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:97 %sext_ln181 = sext i4 %in8

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:98 %m19 = mul i10 %trunc_ln181, i10 %sext_ln181

]]></Node>
<StgValue><ssdm name="m19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:103 %sext_ln183 = sext i10 %m19

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:104 %mul_ln183 = mul i20 %sext_ln183, i20 %sext_ln183

]]></Node>
<StgValue><ssdm name="mul_ln183"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:105 %specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln183, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:106 %m21 = trunc i20 %mul_ln183

]]></Node>
<StgValue><ssdm name="m21"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:189 %trunc_ln200 = trunc i20 %mul_ln183

]]></Node>
<StgValue><ssdm name="trunc_ln200"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:76 %in5 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="in5"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:77 %in6 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="in6"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:78 %in_data_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="in_data_6_read"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:79 %in7 = trunc i16 %in_data_6_read

]]></Node>
<StgValue><ssdm name="in7"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:89 %in_data_14_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="in_data_14_read"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:90 %in15 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="in15"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:109 %zext_ln184 = zext i16 %in6

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:110 %zext_ln184_1 = zext i9 %in7

]]></Node>
<StgValue><ssdm name="zext_ln184_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:111 %mul_ln184 = mul i19 %zext_ln184, i19 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="mul_ln184"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:112 %m22 = trunc i19 %mul_ln184

]]></Node>
<StgValue><ssdm name="m22"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:113 %specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln184, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:116 %zext_ln185 = zext i16 %in5

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:117 %zext_ln185_1 = zext i10 %m21

]]></Node>
<StgValue><ssdm name="zext_ln185_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:118 %zext_ln185_2 = zext i10 %m21

]]></Node>
<StgValue><ssdm name="zext_ln185_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:119 %mul_ln185 = mul i19 %zext_ln185, i19 %zext_ln185_2

]]></Node>
<StgValue><ssdm name="mul_ln185"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:120 %m23 = trunc i19 %mul_ln185

]]></Node>
<StgValue><ssdm name="m23"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:121 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln185, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:123 %trunc_ln186 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:124 %trunc_ln186_1 = trunc i16 %in_data_6_read

]]></Node>
<StgValue><ssdm name="trunc_ln186_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:125 %m24 = mul i6 %trunc_ln186, i6 %trunc_ln186_1

]]></Node>
<StgValue><ssdm name="m24"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:130 %trunc_ln188 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:132 %zext_ln188_1 = zext i10 %in15

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:133 %mul_ln188 = mul i20 %zext_ln185_1, i20 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="mul_ln188"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:134 %m26 = trunc i20 %mul_ln188

]]></Node>
<StgValue><ssdm name="m26"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:135 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln188, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:83 %in_data_10_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_10

]]></Node>
<StgValue><ssdm name="in_data_10_read"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:84 %in11 = trunc i16 %in_data_10_read

]]></Node>
<StgValue><ssdm name="in11"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:85 %in_data_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_12

]]></Node>
<StgValue><ssdm name="in_data_12_read"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:86 %in13 = trunc i16 %in_data_12_read

]]></Node>
<StgValue><ssdm name="in13"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:87 %in_data_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_13

]]></Node>
<StgValue><ssdm name="in_data_13_read"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:88 %in14 = trunc i16 %in_data_13_read

]]></Node>
<StgValue><ssdm name="in14"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:92 %in_data_16_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="in_data_16_read"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:93 %in17 = trunc i16 %in_data_16_read

]]></Node>
<StgValue><ssdm name="in17"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:94 %in_data_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="in_data_17_read"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:95 %in18 = trunc i16 %in_data_17_read

]]></Node>
<StgValue><ssdm name="in18"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:126 %sext_ln187 = sext i8 %in14

]]></Node>
<StgValue><ssdm name="sext_ln187"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:127 %trunc_ln187 = trunc i16 %in_data_13_read

]]></Node>
<StgValue><ssdm name="trunc_ln187"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:128 %m25 = add i5 %trunc_ln187, i5 %in13

]]></Node>
<StgValue><ssdm name="m25"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:137 %sext_ln189 = sext i6 %m24

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:138 %add_ln189 = add i9 %sext_ln187, i9 %sext_ln189

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="15" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:141 %zext_ln190_1 = zext i9 %m23

]]></Node>
<StgValue><ssdm name="zext_ln190_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:142 %zext_ln190_2 = zext i8 %in14

]]></Node>
<StgValue><ssdm name="zext_ln190_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:143 %mul_ln190 = mul i15 %zext_ln190_1, i15 %zext_ln190_2

]]></Node>
<StgValue><ssdm name="mul_ln190"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:144 %m28 = trunc i15 %mul_ln190

]]></Node>
<StgValue><ssdm name="m28"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:145 %specfucore_ln10 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln190, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln10"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:147 %sext_ln191 = sext i9 %in18

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:148 %sext_ln191_1 = sext i9 %in11

]]></Node>
<StgValue><ssdm name="sext_ln191_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:149 %m29 = add i10 %sext_ln191, i10 %sext_ln191_1

]]></Node>
<StgValue><ssdm name="m29"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:156 %trunc_ln195 = trunc i16 %in_data_16_read

]]></Node>
<StgValue><ssdm name="trunc_ln195"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:157 %m31 = add i10 %trunc_ln195, i10 %m29

]]></Node>
<StgValue><ssdm name="m31"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:158 %m32 = add i10 %trunc_ln195, i10 %sext_ln191

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:159 %m33 = mul i10 %trunc_ln195, i10 %m26

]]></Node>
<StgValue><ssdm name="m33"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:168 %zext_ln197 = zext i9 %in17

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:169 %zext_ln197_1 = zext i9 %m22

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.80:170 %mul_ln197 = mul i18 %zext_ln197_1, i18 %zext_ln197

]]></Node>
<StgValue><ssdm name="mul_ln197"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.80:171 %m35 = trunc i18 %mul_ln197

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:172 %specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln197, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln17"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:190 %trunc_ln200_1 = trunc i10 %m29

]]></Node>
<StgValue><ssdm name="trunc_ln200_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:191 %m38 = mul i5 %trunc_ln200, i5 %trunc_ln200_1

]]></Node>
<StgValue><ssdm name="m38"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:192 %trunc_ln201 = trunc i10 %m29

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:193 %trunc_ln201_1 = trunc i15 %mul_ln190

]]></Node>
<StgValue><ssdm name="trunc_ln201_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:207 %trunc_ln204 = trunc i10 %m29

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:229 %trunc_ln208 = trunc i15 %mul_ln190

]]></Node>
<StgValue><ssdm name="trunc_ln208"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:682 %sext_ln308 = sext i9 %add_ln189

]]></Node>
<StgValue><ssdm name="sext_ln308"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:683 %sext_ln309 = sext i9 %m35

]]></Node>
<StgValue><ssdm name="sext_ln309"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:699 %write_ln308 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln308

]]></Node>
<StgValue><ssdm name="write_ln308"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:700 %write_ln309 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln309

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:82 %in_data_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="in_data_9_read"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:91 %in_data_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="in_data_15_read"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:99 %trunc_ln182 = trunc i16 %in_data_15_read

]]></Node>
<StgValue><ssdm name="trunc_ln182"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:100 %trunc_ln182_1 = trunc i16 %in_data_9_read

]]></Node>
<StgValue><ssdm name="trunc_ln182_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:101 %m20 = mul i3 %trunc_ln182, i3 %trunc_ln182_1

]]></Node>
<StgValue><ssdm name="m20"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:131 %zext_ln188 = zext i3 %trunc_ln188

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:140 %zext_ln190 = zext i9 %m23

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:151 %zext_ln192 = zext i3 %m20

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:152 %mul_ln192 = mul i6 %zext_ln188, i6 %zext_ln192

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:153 %m30 = trunc i6 %mul_ln192

]]></Node>
<StgValue><ssdm name="m30"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:154 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln192, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:161 %sext_ln196 = sext i9 %in18

]]></Node>
<StgValue><ssdm name="sext_ln196"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:162 %zext_ln196 = zext i10 %m31

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:163 %mul_ln196 = mul i19 %zext_ln196, i19 %sext_ln196

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:164 %m34 = trunc i19 %mul_ln196

]]></Node>
<StgValue><ssdm name="m34"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:165 %specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln196, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln16"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:175 %zext_ln198 = zext i10 %m26

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:176 %zext_ln198_1 = zext i10 %m26

]]></Node>
<StgValue><ssdm name="zext_ln198_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:177 %zext_ln198_2 = zext i5 %m25

]]></Node>
<StgValue><ssdm name="zext_ln198_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:178 %mul_ln198 = mul i11 %zext_ln198_1, i11 %zext_ln198_2

]]></Node>
<StgValue><ssdm name="mul_ln198"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:179 %m36 = trunc i11 %mul_ln198

]]></Node>
<StgValue><ssdm name="m36"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:180 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln198, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:183 %zext_ln199 = zext i10 %m32

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:184 %zext_ln199_1 = zext i10 %m32

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:185 %mul_ln199 = mul i19 %zext_ln190, i19 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="mul_ln199"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:186 %m37 = trunc i19 %mul_ln199

]]></Node>
<StgValue><ssdm name="m37"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:187 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln199, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:194 %m39 = mul i3 %trunc_ln201, i3 %trunc_ln201_1

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:196 %sext_ln202 = sext i7 %m28

]]></Node>
<StgValue><ssdm name="sext_ln202"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:197 %mul_ln202 = mul i15 %zext_ln198, i15 %sext_ln202

]]></Node>
<StgValue><ssdm name="mul_ln202"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:198 %trunc_ln212 = trunc i15 %mul_ln202

]]></Node>
<StgValue><ssdm name="trunc_ln212"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:199 %specfucore_ln22 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln202, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln22"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:212 %zext_ln205 = zext i10 %m33

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:213 %mul_ln205 = mul i20 %zext_ln205, i20 %zext_ln199

]]></Node>
<StgValue><ssdm name="mul_ln205"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:214 %m43 = trunc i20 %mul_ln205

]]></Node>
<StgValue><ssdm name="m43"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:215 %specfucore_ln25 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln205, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln25"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:227 %trunc_ln207 = trunc i19 %mul_ln196

]]></Node>
<StgValue><ssdm name="trunc_ln207"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:202 %zext_ln203 = zext i3 %m39

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:203 %mul_ln203 = mul i7 %zext_ln203, i7 %m28

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:204 %m41 = trunc i7 %mul_ln203

]]></Node>
<StgValue><ssdm name="m41"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:205 %specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln203, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln23"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:208 %sext_ln204 = sext i3 %m30

]]></Node>
<StgValue><ssdm name="sext_ln204"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:209 %add_ln207 = add i8 %sext_ln204, i8 %trunc_ln204

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:210 %m42 = trunc i8 %add_ln207

]]></Node>
<StgValue><ssdm name="m42"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:218 %zext_ln206 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:220 %zext_ln206_2 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206_2"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:221 %zext_ln206_3 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206_3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:222 %zext_ln206_4 = zext i5 %m38

]]></Node>
<StgValue><ssdm name="zext_ln206_4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:223 %mul_ln206 = mul i11 %zext_ln206_4, i11 %zext_ln206_3

]]></Node>
<StgValue><ssdm name="mul_ln206"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:224 %m44 = trunc i11 %mul_ln206

]]></Node>
<StgValue><ssdm name="m44"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:225 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln206, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:228 %m45 = mul i8 %trunc_ln207, i8 %add_ln207

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:235 %mul_ln210 = mul i20 %zext_ln205, i20 %zext_ln206_2

]]></Node>
<StgValue><ssdm name="mul_ln210"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:236 %trunc_ln227 = trunc i20 %mul_ln210

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:237 %specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln210, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln30"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:248 %zext_ln213 = zext i10 %m34

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:249 %mul_ln213 = mul i20 %zext_ln213, i20 %zext_ln206_2

]]></Node>
<StgValue><ssdm name="mul_ln213"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:250 %trunc_ln227_1 = trunc i20 %mul_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln227_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:251 %specfucore_ln33 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln213, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln33"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:252 %m51 = trunc i20 %mul_ln213

]]></Node>
<StgValue><ssdm name="m51"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:255 %zext_ln214 = zext i9 %m37

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:256 %mul_ln214 = mul i19 %zext_ln214, i19 %zext_ln206

]]></Node>
<StgValue><ssdm name="mul_ln214"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:257 %m52 = trunc i19 %mul_ln214

]]></Node>
<StgValue><ssdm name="m52"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:258 %specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln214, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln34"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:219 %zext_ln206_1 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206_1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:230 %m46 = mul i5 %m44, i5 %trunc_ln208

]]></Node>
<StgValue><ssdm name="m46"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:232 %zext_ln209 = zext i5 %m44

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:240 %zext_ln211 = zext i7 %m42

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:241 %mul_ln211 = mul i15 %zext_ln206_1, i15 %zext_ln211

]]></Node>
<StgValue><ssdm name="mul_ln211"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:242 %m49 = trunc i15 %mul_ln211

]]></Node>
<StgValue><ssdm name="m49"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:243 %specfucore_ln31 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln211, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln31"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:245 %sext_ln212 = sext i5 %m44

]]></Node>
<StgValue><ssdm name="sext_ln212"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:246 %m50 = mul i7 %trunc_ln212, i7 %sext_ln212

]]></Node>
<StgValue><ssdm name="m50"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:267 %sext_ln216 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln216"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:269 %trunc_ln216 = trunc i15 %mul_ln211

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:271 %trunc_ln222 = trunc i7 %m50

]]></Node>
<StgValue><ssdm name="trunc_ln222"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:278 %mul_ln220 = mul i7 %zext_ln209, i7 %sext_ln216

]]></Node>
<StgValue><ssdm name="mul_ln220"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:279 %m58 = trunc i7 %mul_ln220

]]></Node>
<StgValue><ssdm name="m58"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:280 %specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln220, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln40"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:300 %trunc_ln225 = trunc i7 %m50

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:684 %sext_ln310 = sext i5 %m46

]]></Node>
<StgValue><ssdm name="sext_ln310"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:701 %write_ln310 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln310

]]></Node>
<StgValue><ssdm name="write_ln310"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:231 %sext_ln209 = sext i5 %m44

]]></Node>
<StgValue><ssdm name="sext_ln209"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:233 %m47 = mul i8 %m45, i8 %sext_ln209

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:268 %sext_ln216_1 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln216_1"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:270 %m54 = add i4 %trunc_ln216, i4 %sext_ln216_1

]]></Node>
<StgValue><ssdm name="m54"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:272 %m55 = add i7 %m49, i7 %m50

]]></Node>
<StgValue><ssdm name="m55"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:275 %sext_ln219 = sext i8 %m45

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:276 %add_ln233 = add i10 %m43, i10 %sext_ln219

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:283 %sext_ln221 = sext i3 %m58

]]></Node>
<StgValue><ssdm name="sext_ln221"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:284 %mul_ln221 = mul i8 %sext_ln209, i8 %sext_ln221

]]></Node>
<StgValue><ssdm name="mul_ln221"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:285 %specfucore_ln41 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln221, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln41"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:286 %m59 = trunc i8 %mul_ln221

]]></Node>
<StgValue><ssdm name="m59"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:288 %trunc_ln222_1 = trunc i4 %m54

]]></Node>
<StgValue><ssdm name="trunc_ln222_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.80:289 %m60 = add i2 %trunc_ln222_1, i2 %trunc_ln222

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:290 %sext_ln223 = sext i7 %m50

]]></Node>
<StgValue><ssdm name="sext_ln223"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:291 %sext_ln223_1 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln223_1"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:292 %m61 = add i8 %sext_ln223, i8 %sext_ln223_1

]]></Node>
<StgValue><ssdm name="m61"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:294 %sext_ln224 = sext i7 %m49

]]></Node>
<StgValue><ssdm name="sext_ln224"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:295 %sext_ln224_1 = sext i8 %m45

]]></Node>
<StgValue><ssdm name="sext_ln224_1"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:296 %mul_ln224 = mul i15 %sext_ln224_1, i15 %sext_ln224

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:297 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln224, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:298 %m62 = trunc i15 %mul_ln224

]]></Node>
<StgValue><ssdm name="m62"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:301 %trunc_ln225_1 = trunc i4 %m54

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:302 %m63 = mul i3 %trunc_ln225_1, i3 %trunc_ln225

]]></Node>
<StgValue><ssdm name="m63"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:303 %sext_ln226 = sext i7 %m55

]]></Node>
<StgValue><ssdm name="sext_ln226"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:304 %sext_ln226_1 = sext i9 %m52

]]></Node>
<StgValue><ssdm name="sext_ln226_1"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:305 %add_ln226 = add i10 %sext_ln226_1, i10 %sext_ln226

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:306 %sext_ln226_2 = sext i10 %add_ln226

]]></Node>
<StgValue><ssdm name="sext_ln226_2"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:357 %sext_ln236 = sext i3 %m58

]]></Node>
<StgValue><ssdm name="sext_ln236"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:358 %trunc_ln236 = trunc i10 %add_ln233

]]></Node>
<StgValue><ssdm name="trunc_ln236"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:359 %m74 = mul i4 %trunc_ln236, i4 %sext_ln236

]]></Node>
<StgValue><ssdm name="m74"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:685 %sext_ln311 = sext i8 %m47

]]></Node>
<StgValue><ssdm name="sext_ln311"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:702 %write_ln311 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln311

]]></Node>
<StgValue><ssdm name="write_ln311"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:703 %write_ln312 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln226_2

]]></Node>
<StgValue><ssdm name="write_ln312"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:261 %zext_ln215 = zext i5 %m36

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:262 %sext_ln215 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:263 %mul_ln215 = mul i8 %zext_ln215, i8 %sext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:264 %m53 = trunc i8 %mul_ln215

]]></Node>
<StgValue><ssdm name="m53"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:265 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln215, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:273 %trunc_ln218 = trunc i8 %mul_ln215

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:319 %sext_ln229 = sext i3 %m63

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:320 %sext_ln229_1 = sext i8 %m61

]]></Node>
<StgValue><ssdm name="sext_ln229_1"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:321 %mul_ln229 = mul i11 %sext_ln229_1, i11 %sext_ln229

]]></Node>
<StgValue><ssdm name="mul_ln229"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:322 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln229, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:323 %m67 = trunc i11 %mul_ln229

]]></Node>
<StgValue><ssdm name="m67"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="232" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:274 %m56 = mul i4 %m54, i4 %trunc_ln218

]]></Node>
<StgValue><ssdm name="m56"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:307 %m65 = mul i10 %trunc_ln227_1, i10 %trunc_ln227

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:312 %sext_ln228_3 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln228_3"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:313 %zext_ln228 = zext i10 %add_ln233

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:314 %mul_ln228 = mul i13 %zext_ln228, i13 %sext_ln228_3

]]></Node>
<StgValue><ssdm name="mul_ln228"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:315 %m66 = trunc i13 %mul_ln228

]]></Node>
<StgValue><ssdm name="m66"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:316 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln228, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:326 %sext_ln230 = sext i8 %m67

]]></Node>
<StgValue><ssdm name="sext_ln230"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:327 %zext_ln230 = zext i8 %m67

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:328 %sext_ln230_1 = sext i4 %m54

]]></Node>
<StgValue><ssdm name="sext_ln230_1"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:329 %mul_ln230 = mul i9 %zext_ln230, i9 %sext_ln230_1

]]></Node>
<StgValue><ssdm name="mul_ln230"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:330 %m68 = trunc i9 %mul_ln230

]]></Node>
<StgValue><ssdm name="m68"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:331 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln230, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="17" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:334 %zext_ln231 = zext i9 %m51

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:335 %mul_ln231 = mul i17 %zext_ln231, i17 %sext_ln230

]]></Node>
<StgValue><ssdm name="mul_ln231"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:336 %m69 = trunc i17 %mul_ln231

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:337 %specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln231, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln51"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:345 %sext_ln233 = sext i3 %m58

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:346 %m71 = add i10 %add_ln233, i10 %sext_ln233

]]></Node>
<StgValue><ssdm name="m71"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:348 %sext_ln234 = sext i4 %m56

]]></Node>
<StgValue><ssdm name="sext_ln234"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:349 %sext_ln234_1 = sext i4 %m54

]]></Node>
<StgValue><ssdm name="sext_ln234_1"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:350 %mul_ln234 = mul i8 %sext_ln234, i8 %sext_ln234_1

]]></Node>
<StgValue><ssdm name="mul_ln234"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:351 %specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln234, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln54"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:352 %m72 = trunc i8 %mul_ln234

]]></Node>
<StgValue><ssdm name="m72"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:686 %sext_ln313 = sext i4 %m68

]]></Node>
<StgValue><ssdm name="sext_ln313"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:704 %write_ln313 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln313

]]></Node>
<StgValue><ssdm name="write_ln313"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="258" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:307 %m65 = mul i10 %trunc_ln227_1, i10 %trunc_ln227

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:309 %sext_ln228 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:310 %sext_ln228_1 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln228_1"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:311 %sext_ln228_2 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln228_2"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:340 %zext_ln232 = zext i5 %m53

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:341 %mul_ln232 = mul i10 %zext_ln232, i10 %sext_ln228_2

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:342 %trunc_ln248 = trunc i10 %mul_ln232

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:343 %specfucore_ln52 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln232, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln52"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:354 %sext_ln235 = sext i9 %m69

]]></Node>
<StgValue><ssdm name="sext_ln235"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:355 %sext_ln235_1 = sext i6 %m66

]]></Node>
<StgValue><ssdm name="sext_ln235_1"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:356 %add_ln235 = add i10 %sext_ln235, i10 %sext_ln235_1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:361 %sext_ln237 = sext i9 %m69

]]></Node>
<StgValue><ssdm name="sext_ln237"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:362 %zext_ln237 = zext i9 %m69

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:363 %zext_ln237_1 = zext i9 %m69

]]></Node>
<StgValue><ssdm name="zext_ln237_1"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:364 %mul_ln237 = mul i14 %zext_ln237_1, i14 %sext_ln228_1

]]></Node>
<StgValue><ssdm name="mul_ln237"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:365 %m75 = trunc i14 %mul_ln237

]]></Node>
<StgValue><ssdm name="m75"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:366 %specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln237, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln57"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.80:369 %sext_ln238 = sext i2 %m60

]]></Node>
<StgValue><ssdm name="sext_ln238"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:370 %m76 = mul i7 %sext_ln228, i7 %sext_ln238

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:371 %specfucore_ln58 = specfucore void @_ssdm_op_SpecFUCore, i7 %m76, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln58"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:375 %zext_ln239_1 = zext i10 %m71

]]></Node>
<StgValue><ssdm name="zext_ln239_1"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:376 %mul_ln239 = mul i11 %zext_ln239_1, i11 %zext_ln237

]]></Node>
<StgValue><ssdm name="mul_ln239"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:377 %m77 = trunc i11 %mul_ln239

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:378 %specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln59"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:381 %sext_ln240 = sext i4 %m72

]]></Node>
<StgValue><ssdm name="sext_ln240"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:382 %mul_ln240 = mul i13 %sext_ln237, i13 %sext_ln240

]]></Node>
<StgValue><ssdm name="mul_ln240"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:383 %specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln240, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln60"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:384 %m78 = trunc i13 %mul_ln240

]]></Node>
<StgValue><ssdm name="m78"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:387 %sext_ln241 = sext i4 %m74

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:388 %mul_ln241 = mul i13 %sext_ln237, i13 %sext_ln241

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:389 %specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln241, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln61"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:390 %m79 = trunc i13 %mul_ln241

]]></Node>
<StgValue><ssdm name="m79"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:437 %trunc_ln252_1 = trunc i13 %mul_ln241

]]></Node>
<StgValue><ssdm name="trunc_ln252_1"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:687 %sext_ln314 = sext i8 %m75

]]></Node>
<StgValue><ssdm name="sext_ln314"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:705 %write_ln314 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln314

]]></Node>
<StgValue><ssdm name="write_ln314"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="293" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:307 %m65 = mul i10 %trunc_ln227_1, i10 %trunc_ln227

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:393 %zext_ln242 = zext i8 %m62

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:394 %zext_ln242_1 = zext i8 %m78

]]></Node>
<StgValue><ssdm name="zext_ln242_1"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:395 %zext_ln242_2 = zext i8 %m78

]]></Node>
<StgValue><ssdm name="zext_ln242_2"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:396 %mul_ln242 = mul i16 %zext_ln242_2, i16 %zext_ln242

]]></Node>
<StgValue><ssdm name="mul_ln242"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:397 %m80 = trunc i16 %mul_ln242

]]></Node>
<StgValue><ssdm name="m80"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:398 %specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln242, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln62"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:400 %sext_ln243 = sext i9 %m79

]]></Node>
<StgValue><ssdm name="sext_ln243"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:401 %sext_ln243_1 = sext i10 %add_ln235

]]></Node>
<StgValue><ssdm name="sext_ln243_1"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:402 %mul_ln243 = mul i19 %sext_ln243_1, i19 %sext_ln243

]]></Node>
<StgValue><ssdm name="mul_ln243"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:403 %m81 = trunc i19 %mul_ln243

]]></Node>
<StgValue><ssdm name="m81"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:404 %sext_ln244 = sext i5 %m77

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:405 %m82 = add i10 %m65, i10 %sext_ln244

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:415 %sext_ln246 = sext i7 %m76

]]></Node>
<StgValue><ssdm name="sext_ln246"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:416 %mul_ln246 = mul i15 %zext_ln242_1, i15 %sext_ln246

]]></Node>
<StgValue><ssdm name="mul_ln246"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:417 %m84 = trunc i15 %mul_ln246

]]></Node>
<StgValue><ssdm name="m84"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:418 %specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln246, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln66"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:420 %sext_ln247 = sext i8 %m67

]]></Node>
<StgValue><ssdm name="sext_ln247"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:421 %m85 = mul i10 %m71, i10 %sext_ln247

]]></Node>
<StgValue><ssdm name="m85"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:422 %m86 = mul i5 %trunc_ln248, i5 %m77

]]></Node>
<StgValue><ssdm name="m86"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:423 %sext_ln249 = sext i10 %add_ln235

]]></Node>
<StgValue><ssdm name="sext_ln249"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:424 %sext_ln249_1 = sext i7 %m76

]]></Node>
<StgValue><ssdm name="sext_ln249_1"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:425 %m87 = mul i13 %sext_ln249, i13 %sext_ln249_1

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:433 %specfucore_ln71 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln246, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln71"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:434 %m89 = trunc i15 %mul_ln246

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:436 %trunc_ln252 = trunc i19 %mul_ln243

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:438 %m90 = add i8 %trunc_ln252, i8 %trunc_ln252_1

]]></Node>
<StgValue><ssdm name="m90"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:440 %trunc_ln253 = trunc i15 %mul_ln246

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:441 %trunc_ln253_1 = trunc i13 %m87

]]></Node>
<StgValue><ssdm name="trunc_ln253_1"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:446 %trunc_ln255 = trunc i13 %m87

]]></Node>
<StgValue><ssdm name="trunc_ln255"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:447 %m93 = add i10 %trunc_ln255, i10 %m81

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:448 %trunc_ln256_1 = trunc i10 %m85

]]></Node>
<StgValue><ssdm name="trunc_ln256_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:374 %zext_ln239 = zext i10 %m71

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:405 %m82 = add i10 %m65, i10 %sext_ln244

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:408 %zext_ln245_1 = zext i8 %m80

]]></Node>
<StgValue><ssdm name="zext_ln245_1"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:409 %zext_ln245_2 = zext i8 %m80

]]></Node>
<StgValue><ssdm name="zext_ln245_2"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:410 %mul_ln245 = mul i17 %zext_ln239, i17 %zext_ln245_2

]]></Node>
<StgValue><ssdm name="mul_ln245"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:411 %m83 = trunc i17 %mul_ln245

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:412 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln245, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:427 %sext_ln250 = sext i5 %m77

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:428 %mul_ln250 = mul i13 %zext_ln245_1, i13 %sext_ln250

]]></Node>
<StgValue><ssdm name="mul_ln250"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:429 %trunc_ln256 = trunc i13 %mul_ln250

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:430 %specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln250, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln70"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:442 %m91 = mul i4 %trunc_ln253, i4 %trunc_ln253_1

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:443 %sext_ln254 = sext i6 %m89

]]></Node>
<StgValue><ssdm name="sext_ln254"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:444 %sext_ln254_1 = sext i8 %m90

]]></Node>
<StgValue><ssdm name="sext_ln254_1"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:445 %m92 = mul i13 %sext_ln254_1, i13 %sext_ln254

]]></Node>
<StgValue><ssdm name="m92"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:460 %sext_ln259 = sext i8 %m90

]]></Node>
<StgValue><ssdm name="sext_ln259"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:461 %sext_ln259_1 = sext i10 %m85

]]></Node>
<StgValue><ssdm name="sext_ln259_1"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:462 %mul_ln259 = mul i16 %sext_ln259_1, i16 %sext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln259"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:463 %m98 = mul i10 %m93, i10 %m82

]]></Node>
<StgValue><ssdm name="m98"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:491 %zext_ln265 = zext i5 %m86

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:492 %zext_ln265_1 = zext i10 %m93

]]></Node>
<StgValue><ssdm name="zext_ln265_1"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:493 %mul_ln265 = mul i11 %zext_ln265_1, i11 %zext_ln265

]]></Node>
<StgValue><ssdm name="mul_ln265"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:494 %m103 = trunc i11 %mul_ln265

]]></Node>
<StgValue><ssdm name="m103"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:495 %specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln265, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln85"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:507 %trunc_ln268_1 = trunc i13 %mul_ln250

]]></Node>
<StgValue><ssdm name="trunc_ln268_1"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:509 %trunc_ln269 = trunc i10 %m98

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:688 %sext_ln315 = sext i8 %m83

]]></Node>
<StgValue><ssdm name="sext_ln315"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:689 %sext_ln316 = sext i4 %m91

]]></Node>
<StgValue><ssdm name="sext_ln316"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:706 %write_ln315 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln315

]]></Node>
<StgValue><ssdm name="write_ln315"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:707 %write_ln316 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln316

]]></Node>
<StgValue><ssdm name="write_ln316"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:708 %write_ln317 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %mul_ln259

]]></Node>
<StgValue><ssdm name="write_ln317"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:407 %zext_ln245 = zext i8 %m80

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="19" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:439 %sext_ln253 = sext i6 %m89

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:449 %m94 = mul i8 %trunc_ln256, i8 %trunc_ln256_1

]]></Node>
<StgValue><ssdm name="m94"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:451 %zext_ln257 = zext i10 %m82

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:452 %zext_ln257_1 = zext i10 %m82

]]></Node>
<StgValue><ssdm name="zext_ln257_1"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:453 %mul_ln257 = mul i15 %zext_ln257_1, i15 %zext_ln245

]]></Node>
<StgValue><ssdm name="mul_ln257"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:454 %trunc_ln268 = trunc i15 %mul_ln257

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:455 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln257, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:467 %zext_ln262 = zext i10 %m98

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:468 %zext_ln262_1 = zext i10 %m98

]]></Node>
<StgValue><ssdm name="zext_ln262_1"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:469 %mul_ln262 = mul i20 %zext_ln262_1, i20 %zext_ln257

]]></Node>
<StgValue><ssdm name="mul_ln262"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:470 %m100 = trunc i20 %mul_ln262

]]></Node>
<StgValue><ssdm name="m100"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:471 %specfucore_ln82 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln262, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln82"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="15" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:474 %zext_ln263 = zext i13 %m92

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="19" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:475 %zext_ln263_1 = zext i13 %m92

]]></Node>
<StgValue><ssdm name="zext_ln263_1"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:476 %mul_ln263 = mul i19 %zext_ln263_1, i19 %sext_ln253

]]></Node>
<StgValue><ssdm name="mul_ln263"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:477 %trunc_ln275 = trunc i19 %mul_ln263

]]></Node>
<StgValue><ssdm name="trunc_ln275"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:478 %specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln263, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln83"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:503 %mul_ln267 = mul i15 %zext_ln262, i15 %zext_ln263

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:504 %m105 = trunc i15 %mul_ln267

]]></Node>
<StgValue><ssdm name="m105"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:505 %specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln267, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln87"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:457 %sext_ln258 = sext i6 %m89

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:458 %sext_ln258_1 = sext i8 %m84

]]></Node>
<StgValue><ssdm name="sext_ln258_1"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:459 %add_ln258 = add i9 %sext_ln258_1, i9 %sext_ln258

]]></Node>
<StgValue><ssdm name="add_ln258"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:464 %sext_ln261 = sext i9 %add_ln258

]]></Node>
<StgValue><ssdm name="sext_ln261"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:465 %m99 = mul i10 %m82, i10 %sext_ln261

]]></Node>
<StgValue><ssdm name="m99"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:482 %zext_ln264_1 = zext i8 %m94

]]></Node>
<StgValue><ssdm name="zext_ln264_1"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:484 %zext_ln264_3 = zext i10 %m100

]]></Node>
<StgValue><ssdm name="zext_ln264_3"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:485 %zext_ln264_4 = zext i10 %m100

]]></Node>
<StgValue><ssdm name="zext_ln264_4"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:486 %mul_ln264 = mul i17 %zext_ln264_4, i17 %zext_ln264_1

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:487 %m102 = trunc i17 %mul_ln264

]]></Node>
<StgValue><ssdm name="m102"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:488 %specfucore_ln84 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln264, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln84"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:498 %mul_ln266 = mul i20 %zext_ln262_1, i20 %zext_ln264_3

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:499 %m104 = trunc i20 %mul_ln266

]]></Node>
<StgValue><ssdm name="m104"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:500 %specfucore_ln86 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln266, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln86"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:508 %m106 = mul i7 %trunc_ln268, i7 %trunc_ln268_1

]]></Node>
<StgValue><ssdm name="m106"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:510 %trunc_ln269_1 = trunc i20 %mul_ln266

]]></Node>
<StgValue><ssdm name="trunc_ln269_1"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="7" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:518 %trunc_ln271 = trunc i17 %mul_ln264

]]></Node>
<StgValue><ssdm name="trunc_ln271"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:519 %trunc_ln271_1 = trunc i9 %add_ln258

]]></Node>
<StgValue><ssdm name="trunc_ln271_1"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:541 %m113 = mul i9 %trunc_ln275, i9 %add_ln258

]]></Node>
<StgValue><ssdm name="m113"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:483 %zext_ln264_2 = zext i10 %m100

]]></Node>
<StgValue><ssdm name="zext_ln264_2"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:511 %m107 = add i8 %trunc_ln269, i8 %trunc_ln269_1

]]></Node>
<StgValue><ssdm name="m107"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:520 %m109 = mul i7 %trunc_ln271, i7 %trunc_ln271_1

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:543 %zext_ln276 = zext i7 %m106

]]></Node>
<StgValue><ssdm name="zext_ln276"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:545 %mul_ln276 = mul i15 %zext_ln264_2, i15 %zext_ln276

]]></Node>
<StgValue><ssdm name="mul_ln276"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:546 %m114 = trunc i15 %mul_ln276

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:547 %specfucore_ln96 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln276, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln96"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:549 %sext_ln277 = sext i7 %m105

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:550 %m115 = mul i8 %m102, i8 %sext_ln277

]]></Node>
<StgValue><ssdm name="m115"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:563 %zext_ln281 = zext i10 %m104

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:564 %mul_ln281 = mul i15 %zext_ln281, i15 %zext_ln281

]]></Node>
<StgValue><ssdm name="mul_ln281"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:565 %m119 = trunc i15 %mul_ln281

]]></Node>
<StgValue><ssdm name="m119"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:566 %specfucore_ln101 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln281, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln101"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:691 %sext_ln319 = sext i7 %m119

]]></Node>
<StgValue><ssdm name="sext_ln319"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:710 %write_ln319 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln319

]]></Node>
<StgValue><ssdm name="write_ln319"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:481 %zext_ln264 = zext i8 %m94

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:522 %zext_ln272 = zext i5 %m103

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:524 %zext_ln272_2 = zext i8 %m107

]]></Node>
<StgValue><ssdm name="zext_ln272_2"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:525 %mul_ln272 = mul i11 %zext_ln272_2, i11 %zext_ln272

]]></Node>
<StgValue><ssdm name="mul_ln272"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:526 %m110 = trunc i11 %mul_ln272

]]></Node>
<StgValue><ssdm name="m110"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:527 %specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln272, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln92"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:536 %zext_ln274 = zext i7 %m109

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:537 %mul_ln274 = mul i15 %zext_ln274, i15 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln274"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:538 %m112 = trunc i15 %mul_ln274

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:539 %specfucore_ln94 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln274, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln94"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:690 %sext_ln318 = sext i7 %m112

]]></Node>
<StgValue><ssdm name="sext_ln318"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:709 %write_ln318 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln318

]]></Node>
<StgValue><ssdm name="write_ln318"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:530 %zext_ln273 = zext i5 %m110

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:531 %mul_ln273 = mul i10 %zext_ln273, i10 %zext_ln273

]]></Node>
<StgValue><ssdm name="mul_ln273"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:532 %m111 = trunc i10 %mul_ln273

]]></Node>
<StgValue><ssdm name="m111"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:533 %specfucore_ln93 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln273, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln93"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:513 %sext_ln270 = sext i7 %m105

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:514 %mul_ln270 = mul i14 %sext_ln270, i14 %sext_ln270

]]></Node>
<StgValue><ssdm name="mul_ln270"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:515 %specfucore_ln90 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln270, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln90"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:516 %m108 = trunc i14 %mul_ln270

]]></Node>
<StgValue><ssdm name="m108"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="15" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:552 %sext_ln279 = sext i5 %m111

]]></Node>
<StgValue><ssdm name="sext_ln279"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:553 %zext_ln279 = zext i10 %m99

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:554 %mul_ln279 = mul i15 %zext_ln279, i15 %sext_ln279

]]></Node>
<StgValue><ssdm name="mul_ln279"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:555 %trunc_ln280 = trunc i15 %mul_ln279

]]></Node>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:556 %specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln279, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln99"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:557 %m117 = trunc i15 %mul_ln279

]]></Node>
<StgValue><ssdm name="m117"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:623 %trunc_ln300_1 = trunc i15 %mul_ln279

]]></Node>
<StgValue><ssdm name="trunc_ln300_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:523 %zext_ln272_1 = zext i8 %m107

]]></Node>
<StgValue><ssdm name="zext_ln272_1"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:544 %zext_ln276_1 = zext i7 %m106

]]></Node>
<StgValue><ssdm name="zext_ln276_1"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:559 %zext_ln280 = zext i7 %m117

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:560 %sext_ln280 = sext i8 %m108

]]></Node>
<StgValue><ssdm name="sext_ln280"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:561 %m118 = mul i10 %trunc_ln280, i10 %sext_ln280

]]></Node>
<StgValue><ssdm name="m118"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:569 %sext_ln282 = sext i8 %m108

]]></Node>
<StgValue><ssdm name="sext_ln282"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:570 %mul_ln282 = mul i16 %zext_ln272_1, i16 %sext_ln282

]]></Node>
<StgValue><ssdm name="mul_ln282"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:571 %m120 = trunc i16 %mul_ln282

]]></Node>
<StgValue><ssdm name="m120"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:572 %specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln282, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln102"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:575 %mul_ln283 = mul i14 %zext_ln280, i14 %zext_ln276_1

]]></Node>
<StgValue><ssdm name="mul_ln283"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="7" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:576 %m121 = trunc i14 %mul_ln283

]]></Node>
<StgValue><ssdm name="m121"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:577 %specfucore_ln103 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln283, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln103"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:600 %sext_ln287 = sext i9 %m113

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:601 %m125 = add i10 %sext_ln287, i10 %m118

]]></Node>
<StgValue><ssdm name="m125"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:629 %trunc_ln294_1 = trunc i10 %m125

]]></Node>
<StgValue><ssdm name="trunc_ln294_1"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:635 %trunc_ln295 = trunc i10 %m125

]]></Node>
<StgValue><ssdm name="trunc_ln295"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:581 %zext_ln284_1 = zext i10 %m118

]]></Node>
<StgValue><ssdm name="zext_ln284_1"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:582 %mul_ln284 = mul i15 %zext_ln284_1, i15 %sext_ln279

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:583 %m122 = trunc i15 %mul_ln284

]]></Node>
<StgValue><ssdm name="m122"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:584 %specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln284, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln104"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.80:602 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %m111, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:622 %trunc_ln300 = trunc i15 %mul_ln284

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:628 %sext_ln294 = sext i10 %m125

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:647 %sext_ln298 = sext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:648 %mul_ln298 = mul i16 %sext_ln294, i16 %sext_ln298

]]></Node>
<StgValue><ssdm name="mul_ln298"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:649 %specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln298, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln118"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:650 %m136 = trunc i16 %mul_ln298

]]></Node>
<StgValue><ssdm name="m136"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:693 %sext_ln321 = sext i11 %m136

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:712 %write_ln321 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln321

]]></Node>
<StgValue><ssdm name="write_ln321"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="467" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:587 %zext_ln285 = zext i10 %m122

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:588 %zext_ln285_1 = zext i10 %m122

]]></Node>
<StgValue><ssdm name="zext_ln285_1"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:589 %zext_ln285_2 = zext i8 %m115

]]></Node>
<StgValue><ssdm name="zext_ln285_2"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:590 %mul_ln285 = mul i17 %zext_ln285_1, i17 %zext_ln285_2

]]></Node>
<StgValue><ssdm name="mul_ln285"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:591 %m123 = trunc i17 %mul_ln285

]]></Node>
<StgValue><ssdm name="m123"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:592 %specfucore_ln105 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln285, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln105"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:604 %sext_ln289 = sext i7 %m114

]]></Node>
<StgValue><ssdm name="sext_ln289"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:605 %mul_ln289 = mul i17 %zext_ln285_1, i17 %sext_ln289

]]></Node>
<StgValue><ssdm name="mul_ln289"/></StgValue>
</operation>

<operation id="475" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:606 %m127 = trunc i17 %mul_ln289

]]></Node>
<StgValue><ssdm name="m127"/></StgValue>
</operation>

<operation id="476" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:607 %specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln289, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln109"/></StgValue>
</operation>

<operation id="477" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:616 %zext_ln291 = zext i8 %m120

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="478" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:617 %mul_ln291 = mul i13 %zext_ln285, i13 %zext_ln291

]]></Node>
<StgValue><ssdm name="mul_ln291"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:618 %m129 = trunc i13 %mul_ln291

]]></Node>
<StgValue><ssdm name="m129"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:619 %specfucore_ln111 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln291, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln111"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:624 %mul_ln300 = mul i9 %trunc_ln300, i9 %trunc_ln300_1

]]></Node>
<StgValue><ssdm name="mul_ln300"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="4" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:626 %trunc_ln294 = trunc i17 %mul_ln289

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:636 %m133 = mul i8 %trunc_ln295, i8 %m120

]]></Node>
<StgValue><ssdm name="m133"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:644 %trunc_ln297 = trunc i17 %mul_ln289

]]></Node>
<StgValue><ssdm name="trunc_ln297"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:678 %trunc_ln306 = trunc i8 %m133

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:692 %sext_ln320 = sext i6 %m129

]]></Node>
<StgValue><ssdm name="sext_ln320"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:711 %write_ln320 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln320

]]></Node>
<StgValue><ssdm name="write_ln320"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="488" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:595 %zext_ln286 = zext i8 %m123

]]></Node>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:596 %mul_ln286 = mul i17 %zext_ln285_1, i17 %zext_ln286

]]></Node>
<StgValue><ssdm name="mul_ln286"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:597 %m124 = trunc i17 %mul_ln286

]]></Node>
<StgValue><ssdm name="m124"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:598 %specfucore_ln106 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln286, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln106"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:621 %m130 = mul i10 %m127, i10 %m104

]]></Node>
<StgValue><ssdm name="m130"/></StgValue>
</operation>

<operation id="493" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:624 %mul_ln300 = mul i9 %trunc_ln300, i9 %trunc_ln300_1

]]></Node>
<StgValue><ssdm name="mul_ln300"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:627 %zext_ln294 = zext i4 %trunc_ln294

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="495" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:630 %zext_ln294_1 = zext i4 %trunc_ln294_1

]]></Node>
<StgValue><ssdm name="zext_ln294_1"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:631 %mul_ln294 = mul i8 %zext_ln294, i8 %zext_ln294_1

]]></Node>
<StgValue><ssdm name="mul_ln294"/></StgValue>
</operation>

<operation id="497" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:632 %m132 = trunc i8 %mul_ln294

]]></Node>
<StgValue><ssdm name="m132"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:633 %specfucore_ln114 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln294, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln114"/></StgValue>
</operation>

<operation id="499" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:638 %sext_ln296 = sext i8 %m133

]]></Node>
<StgValue><ssdm name="sext_ln296"/></StgValue>
</operation>

<operation id="500" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:639 %sext_ln296_1 = sext i7 %m121

]]></Node>
<StgValue><ssdm name="sext_ln296_1"/></StgValue>
</operation>

<operation id="501" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:640 %mul_ln296 = mul i15 %sext_ln296, i15 %sext_ln296_1

]]></Node>
<StgValue><ssdm name="mul_ln296"/></StgValue>
</operation>

<operation id="502" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:641 %specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln296, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="503" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:642 %m134 = trunc i15 %mul_ln296

]]></Node>
<StgValue><ssdm name="m134"/></StgValue>
</operation>

<operation id="504" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:659 %trunc_ln300_2 = trunc i10 %m130

]]></Node>
<StgValue><ssdm name="trunc_ln300_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:580 %zext_ln284 = zext i10 %m118

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="18" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:610 %sext_ln290 = sext i8 %m124

]]></Node>
<StgValue><ssdm name="sext_ln290"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.80:611 %mul_ln290 = mul i18 %zext_ln284, i18 %sext_ln290

]]></Node>
<StgValue><ssdm name="mul_ln290"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.80:612 %m128 = trunc i18 %mul_ln290

]]></Node>
<StgValue><ssdm name="m128"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:613 %specfucore_ln110 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln290, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln110"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:624 %mul_ln300 = mul i9 %trunc_ln300, i9 %trunc_ln300_1

]]></Node>
<StgValue><ssdm name="mul_ln300"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:645 %mul_ln297 = mul i8 %m124, i8 %trunc_ln297

]]></Node>
<StgValue><ssdm name="mul_ln297"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:653 %zext_ln299 = zext i8 %m120

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:654 %zext_ln299_1 = zext i4 %m132

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:655 %mul_ln299 = mul i9 %zext_ln299_1, i9 %zext_ln299

]]></Node>
<StgValue><ssdm name="mul_ln299"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:656 %m137 = trunc i9 %mul_ln299

]]></Node>
<StgValue><ssdm name="m137"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:657 %specfucore_ln119 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln299, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln119"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:660 %m138 = add i9 %trunc_ln300_2, i9 %mul_ln300

]]></Node>
<StgValue><ssdm name="m138"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:663 %zext_ln302 = zext i10 %m134

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:664 %zext_ln302_1 = zext i10 %m130

]]></Node>
<StgValue><ssdm name="zext_ln302_1"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:665 %mul_ln302 = mul i20 %zext_ln302_1, i20 %zext_ln302

]]></Node>
<StgValue><ssdm name="mul_ln302"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:666 %m140 = trunc i20 %mul_ln302

]]></Node>
<StgValue><ssdm name="m140"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:667 %specfucore_ln122 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln302, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln122"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:695 %sext_ln323 = sext i10 %m140

]]></Node>
<StgValue><ssdm name="sext_ln323"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:714 %write_ln323 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln323

]]></Node>
<StgValue><ssdm name="write_ln323"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="525" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:645 %mul_ln297 = mul i8 %m124, i8 %trunc_ln297

]]></Node>
<StgValue><ssdm name="mul_ln297"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:660 %m138 = add i9 %trunc_ln300_2, i9 %mul_ln300

]]></Node>
<StgValue><ssdm name="m138"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:670 %zext_ln303 = zext i9 %m128

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:671 %sext_ln303 = sext i4 %m137

]]></Node>
<StgValue><ssdm name="sext_ln303"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:672 %mul_ln303 = mul i13 %zext_ln303, i13 %sext_ln303

]]></Node>
<StgValue><ssdm name="mul_ln303"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:673 %m141 = trunc i13 %mul_ln303

]]></Node>
<StgValue><ssdm name="m141"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:674 %specfucore_ln123 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln303, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln123"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:679 %sext_ln306 = sext i4 %m137

]]></Node>
<StgValue><ssdm name="sext_ln306"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:680 %mul_ln306 = mul i7 %trunc_ln306, i7 %sext_ln306

]]></Node>
<StgValue><ssdm name="mul_ln306"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.80:681 %m144 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %mul_ln306, i1 0

]]></Node>
<StgValue><ssdm name="m144"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:694 %sext_ln322 = sext i9 %m138

]]></Node>
<StgValue><ssdm name="sext_ln322"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:696 %sext_ln324 = sext i9 %m141

]]></Node>
<StgValue><ssdm name="sext_ln324"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:698 %sext_ln326 = sext i8 %m144

]]></Node>
<StgValue><ssdm name="sext_ln326"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:713 %write_ln322 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln322

]]></Node>
<StgValue><ssdm name="write_ln322"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:715 %write_ln324 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:717 %write_ln326 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln326

]]></Node>
<StgValue><ssdm name="write_ln326"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="541" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:645 %mul_ln297 = mul i8 %m124, i8 %trunc_ln297

]]></Node>
<StgValue><ssdm name="mul_ln297"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:661 %sext_ln301 = sext i7 %m121

]]></Node>
<StgValue><ssdm name="sext_ln301"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:676 %add_ln304 = add i8 %mul_ln297, i8 %sext_ln301

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="544" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:0 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_51

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:102 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:107 %rend159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend159"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:108 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:114 %rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend155"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:115 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:122 %rend153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend153"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:129 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:136 %rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend149"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:139 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:146 %rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend145"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:150 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:155 %rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend141"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:160 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:166 %rend133 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend133"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:167 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:173 %rend131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend131"/></StgValue>
</operation>

<operation id="635" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:174 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:181 %rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend129"/></StgValue>
</operation>

<operation id="637" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:182 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:188 %rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend127"/></StgValue>
</operation>

<operation id="639" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:195 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="640" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:200 %rend125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend125"/></StgValue>
</operation>

<operation id="641" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:201 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="642" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:206 %rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend123"/></StgValue>
</operation>

<operation id="643" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:211 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="644" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:216 %rend121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend121"/></StgValue>
</operation>

<operation id="645" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:217 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:226 %rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend119"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:234 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:238 %rend117 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend117"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:239 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="650" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:244 %rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend115"/></StgValue>
</operation>

<operation id="651" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:247 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="652" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:253 %rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend111"/></StgValue>
</operation>

<operation id="653" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:254 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:259 %rend109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend109"/></StgValue>
</operation>

<operation id="655" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:260 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="656" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:266 %rend107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend107"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:277 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:281 %rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend101"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:282 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:287 %rend99 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend99"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:293 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:299 %rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend97"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:308 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:317 %rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend93"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:318 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:324 %rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend89"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:325 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:332 %rend87 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend87"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:333 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:338 %rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend85"/></StgValue>
</operation>

<operation id="671" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:339 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="672" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:344 %rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend83"/></StgValue>
</operation>

<operation id="673" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:347 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="674" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:353 %rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend79"/></StgValue>
</operation>

<operation id="675" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:360 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="676" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:367 %rend77 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend77"/></StgValue>
</operation>

<operation id="677" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:368 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="678" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:372 %rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend75"/></StgValue>
</operation>

<operation id="679" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:373 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="680" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:379 %rend73 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend73"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:380 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:385 %rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend71"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:386 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:391 %rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend67"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:392 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:399 %rend65 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend65"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:406 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:413 %rend63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend63"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:414 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:419 %rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend61"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:426 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:431 %rend59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend59"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:432 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="694" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:435 %rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend57"/></StgValue>
</operation>

<operation id="695" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:450 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="696" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:456 %rend51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend51"/></StgValue>
</operation>

<operation id="697" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:466 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="698" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:472 %rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend49"/></StgValue>
</operation>

<operation id="699" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:473 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="700" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:479 %rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend45"/></StgValue>
</operation>

<operation id="701" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:480 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="702" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:489 %rend43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend43"/></StgValue>
</operation>

<operation id="703" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:490 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="704" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:496 %rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend41"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:497 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:501 %rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend39"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:502 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:506 %rend37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend37"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:512 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="710" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:517 %rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend35"/></StgValue>
</operation>

<operation id="711" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:521 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="712" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:528 %rend33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend33"/></StgValue>
</operation>

<operation id="713" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:529 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="714" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:534 %rend31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend31"/></StgValue>
</operation>

<operation id="715" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:535 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="716" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:540 %rend29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend29"/></StgValue>
</operation>

<operation id="717" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:542 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="718" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:548 %rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend27"/></StgValue>
</operation>

<operation id="719" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:551 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="720" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:558 %rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="721" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:562 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="722" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:567 %rend21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend21"/></StgValue>
</operation>

<operation id="723" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:568 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="724" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:573 %rend19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend19"/></StgValue>
</operation>

<operation id="725" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:574 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="726" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:578 %rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend17"/></StgValue>
</operation>

<operation id="727" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:579 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="728" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:585 %rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend15"/></StgValue>
</operation>

<operation id="729" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:586 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="730" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:593 %rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend13"/></StgValue>
</operation>

<operation id="731" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:594 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="732" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:599 %rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend11"/></StgValue>
</operation>

<operation id="733" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:603 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:608 %rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend5"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:609 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:614 %rend161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend161"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:615 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:620 %rend157 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend157"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:625 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:634 %rend135 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend135"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:637 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:643 %rend113 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend113"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:646 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:651 %rend91 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend91"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:652 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:658 %rend69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend69"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:662 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:668 %rend25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend25"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:669 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:675 %rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend3"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:676 %add_ln304 = add i8 %mul_ln297, i8 %sext_ln301

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:677 %m142 = add i8 %add_ln304, i8 %m133

]]></Node>
<StgValue><ssdm name="m142"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:697 %sext_ln325 = sext i8 %m142

]]></Node>
<StgValue><ssdm name="sext_ln325"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:716 %write_ln325 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln325

]]></Node>
<StgValue><ssdm name="write_ln325"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0">
<![CDATA[
fpga_resource_hint.entry.80:718 %ret_ln329 = ret

]]></Node>
<StgValue><ssdm name="ret_ln329"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
