<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2483" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2483{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_2483{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2483{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2483{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2483{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t6_2483{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_2483{left:70px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t8_2483{left:70px;bottom:1022px;}
#t9_2483{left:96px;bottom:1025px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ta_2483{left:70px;bottom:999px;}
#tb_2483{left:96px;bottom:1002px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tc_2483{left:96px;bottom:985px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#td_2483{left:70px;bottom:959px;}
#te_2483{left:96px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#tf_2483{left:96px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_2483{left:96px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#th_2483{left:96px;bottom:912px;letter-spacing:-0.27px;word-spacing:-0.29px;}
#ti_2483{left:70px;bottom:886px;}
#tj_2483{left:96px;bottom:889px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#tk_2483{left:96px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_2483{left:96px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tm_2483{left:96px;bottom:839px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#tn_2483{left:70px;bottom:812px;}
#to_2483{left:96px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_2483{left:70px;bottom:789px;}
#tq_2483{left:96px;bottom:793px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tr_2483{left:70px;bottom:766px;}
#ts_2483{left:96px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_2483{left:70px;bottom:744px;}
#tu_2483{left:96px;bottom:747px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tv_2483{left:96px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tw_2483{left:96px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_2483{left:70px;bottom:687px;}
#ty_2483{left:96px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_2483{left:96px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t10_2483{left:96px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t11_2483{left:70px;bottom:619px;letter-spacing:0.13px;}
#t12_2483{left:70px;bottom:594px;letter-spacing:-0.12px;}
#t13_2483{left:70px;bottom:576px;letter-spacing:-0.12px;}
#t14_2483{left:70px;bottom:558px;letter-spacing:-0.12px;}
#t15_2483{left:70px;bottom:539px;letter-spacing:-0.11px;}
#t16_2483{left:70px;bottom:521px;letter-spacing:-0.11px;}
#t17_2483{left:70px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_2483{left:70px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t19_2483{left:70px;bottom:448px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_2483{left:70px;bottom:429px;letter-spacing:-0.1px;}
#t1b_2483{left:91px;bottom:411px;letter-spacing:-0.09px;}
#t1c_2483{left:91px;bottom:393px;letter-spacing:-0.13px;}
#t1d_2483{left:118px;bottom:374px;letter-spacing:-0.12px;}
#t1e_2483{left:91px;bottom:356px;letter-spacing:-0.11px;}
#t1f_2483{left:118px;bottom:338px;letter-spacing:-0.11px;}
#t1g_2483{left:91px;bottom:319px;letter-spacing:-0.07px;}
#t1h_2483{left:70px;bottom:301px;letter-spacing:-0.16px;}
#t1i_2483{left:70px;bottom:283px;letter-spacing:-0.1px;}
#t1j_2483{left:91px;bottom:264px;letter-spacing:-0.09px;}
#t1k_2483{left:91px;bottom:246px;letter-spacing:-0.09px;}
#t1l_2483{left:91px;bottom:228px;letter-spacing:-0.13px;}
#t1m_2483{left:91px;bottom:209px;letter-spacing:-0.13px;}
#t1n_2483{left:118px;bottom:191px;letter-spacing:-0.11px;}
#t1o_2483{left:91px;bottom:173px;letter-spacing:-0.07px;}
#t1p_2483{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t1q_2483{left:70px;bottom:136px;letter-spacing:-0.16px;}
#t1r_2483{left:70px;bottom:118px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_2483{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2483{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2483{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_2483{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_2483{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2483{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_2483{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2483" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2483Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2483" style="-webkit-user-select: none;"><object width="935" height="1210" data="2483/2483.svg" type="image/svg+xml" id="pdf2483" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2483" class="t s1_2483">VPGATHERDQ/VPGATHERQQ—Gather Packed Qword Values Using Signed Dword/Qword Indices </span>
<span id="t2_2483" class="t s2_2483">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2483" class="t s1_2483">Vol. 2C </span><span id="t4_2483" class="t s1_2483">5-521 </span>
<span id="t5_2483" class="t s3_2483">VEX.256 version: The instruction will gather four qword values. For dword indices, only the lower four indices in the </span>
<span id="t6_2483" class="t s3_2483">vector index register are used. </span>
<span id="t7_2483" class="t s3_2483">Note that: </span>
<span id="t8_2483" class="t s4_2483">• </span><span id="t9_2483" class="t s3_2483">If any pair of the index, mask, or destination registers are the same, this instruction results a UD fault. </span>
<span id="ta_2483" class="t s4_2483">• </span><span id="tb_2483" class="t s3_2483">The values may be read from memory in any order. Memory ordering with other instructions follows the Intel- </span>
<span id="tc_2483" class="t s3_2483">64 memory-ordering model. </span>
<span id="td_2483" class="t s4_2483">• </span><span id="te_2483" class="t s3_2483">Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all </span>
<span id="tf_2483" class="t s3_2483">elements closer to the LSB of the destination will be completed (and non-faulting). Individual elements closer </span>
<span id="tg_2483" class="t s3_2483">to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the </span>
<span id="th_2483" class="t s3_2483">conventional order. </span>
<span id="ti_2483" class="t s4_2483">• </span><span id="tj_2483" class="t s3_2483">Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to </span>
<span id="tk_2483" class="t s3_2483">the left of a faulting one may be gathered before the fault is delivered. A given implementation of this </span>
<span id="tl_2483" class="t s3_2483">instruction is repeatable - given the same input values and architectural state, the same set of elements to the </span>
<span id="tm_2483" class="t s3_2483">left of the faulting one will be gathered. </span>
<span id="tn_2483" class="t s4_2483">• </span><span id="to_2483" class="t s3_2483">This instruction does not perform AC checks, and so will never deliver an AC fault. </span>
<span id="tp_2483" class="t s4_2483">• </span><span id="tq_2483" class="t s3_2483">This instruction will cause a #UD if the address size attribute is 16-bit. </span>
<span id="tr_2483" class="t s4_2483">• </span><span id="ts_2483" class="t s3_2483">This instruction will cause a #UD if the memory operand is encoded without the SIB byte. </span>
<span id="tt_2483" class="t s4_2483">• </span><span id="tu_2483" class="t s3_2483">This instruction should not be used to access memory mapped I/O as the ordering of the individual loads it does </span>
<span id="tv_2483" class="t s3_2483">is implementation specific, and some implementations may use loads larger than the data element size or load </span>
<span id="tw_2483" class="t s3_2483">elements an indeterminate number of times. </span>
<span id="tx_2483" class="t s4_2483">• </span><span id="ty_2483" class="t s3_2483">The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32- </span>
<span id="tz_2483" class="t s3_2483">bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address </span>
<span id="t10_2483" class="t s3_2483">bits are ignored. </span>
<span id="t11_2483" class="t s5_2483">Operation </span>
<span id="t12_2483" class="t s6_2483">DEST := SRC1; </span>
<span id="t13_2483" class="t s6_2483">BASE_ADDR: base register encoded in VSIB addressing; </span>
<span id="t14_2483" class="t s6_2483">VINDEX: the vector index register encoded by VSIB addressing; </span>
<span id="t15_2483" class="t s6_2483">SCALE: scale factor encoded by SIB:[7:6]; </span>
<span id="t16_2483" class="t s6_2483">DISP: optional 1, 4 byte displacement; </span>
<span id="t17_2483" class="t s6_2483">MASK := SRC3; </span>
<span id="t18_2483" class="t s7_2483">VPGATHERDQ (VEX.128 version) </span>
<span id="t19_2483" class="t s6_2483">MASK[MAXVL-1:128] := 0; </span>
<span id="t1a_2483" class="t s6_2483">FOR j := 0 to 1 </span>
<span id="t1b_2483" class="t s6_2483">i := j * 64; </span>
<span id="t1c_2483" class="t s6_2483">IF MASK[63+i] THEN </span>
<span id="t1d_2483" class="t s6_2483">MASK[i +63:i] := FFFFFFFF_FFFFFFFFH; // extend from most significant bit </span>
<span id="t1e_2483" class="t s6_2483">ELSE </span>
<span id="t1f_2483" class="t s6_2483">MASK[i +63:i] := 0; </span>
<span id="t1g_2483" class="t s6_2483">FI; </span>
<span id="t1h_2483" class="t s6_2483">ENDFOR </span>
<span id="t1i_2483" class="t s6_2483">FOR j := 0 to 1 </span>
<span id="t1j_2483" class="t s6_2483">k := j * 32; </span>
<span id="t1k_2483" class="t s6_2483">i := j * 64; </span>
<span id="t1l_2483" class="t s6_2483">DATA_ADDR := BASE_ADDR + (SignExtend(VINDEX[k+31:k])*SCALE + DISP); </span>
<span id="t1m_2483" class="t s6_2483">IF MASK[63+i] THEN </span>
<span id="t1n_2483" class="t s6_2483">DEST[i +63:i] := FETCH_64BITS(DATA_ADDR); // a fault exits the instruction </span>
<span id="t1o_2483" class="t s6_2483">FI; </span>
<span id="t1p_2483" class="t s6_2483">MASK[i +63:i] := 0; </span>
<span id="t1q_2483" class="t s6_2483">ENDFOR </span>
<span id="t1r_2483" class="t s6_2483">DEST[MAXVL-1:128] := 0; </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
