
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v' to AST representation.
Generating RTLIL representation for module `\aes_ip'.
Generating RTLIL representation for module `\aes_core'.
/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:334: Warning: Identifier `\enc_dec' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:339: Warning: Identifier `\key_derivation_en' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:340: Warning: Identifier `\end_comp' is implicitly declared.
Generating RTLIL representation for module `\control_unit'.
Generating RTLIL representation for module `\datapath'.
Warning: Replacing memory \key with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1425
Warning: Replacing memory \key_host with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1424
Warning: Replacing memory \col with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1357
Warning: Replacing memory \bkp_1 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1293
Warning: Replacing memory \bkp with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1292
Warning: Replacing memory \iv with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1291
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1245.1-1258.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1378.1-1393.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1457.1-1470.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\data_swap'.
Generating RTLIL representation for module `\host_interface'.
Generating RTLIL representation for module `\key_expander'.
Generating RTLIL representation for module `\mix_columns'.
Generating RTLIL representation for module `\sBox'.
Generating RTLIL representation for module `\sBox_8'.
Generating RTLIL representation for module `\shift_rows'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shift_rows          
root of   0 design levels: sBox_8              
root of   1 design levels: sBox                
root of   0 design levels: mix_columns         
root of   0 design levels: key_expander        
root of   0 design levels: host_interface      
root of   0 design levels: data_swap           
root of   2 design levels: datapath            
root of   0 design levels: control_unit        
root of   3 design levels: aes_core            
root of   4 design levels: aes_ip              
Automatically selected aes_ip as design top module.

2.2. Analyzing design hierarchy..
Top module:  \aes_ip
Used module:     \aes_core
Used module:         \control_unit
Used module:         \datapath
Used module:             \mix_columns
Used module:             \key_expander
Used module:             \sBox
Used module:                 \sBox_8
Used module:             \shift_rows
Used module:             \data_swap
Used module:     \host_interface

2.3. Analyzing design hierarchy..
Top module:  \aes_ip
Used module:     \aes_core
Used module:         \control_unit
Used module:         \datapath
Used module:             \mix_columns
Used module:             \key_expander
Used module:             \sBox
Used module:                 \sBox_8
Used module:             \shift_rows
Used module:             \data_swap
Used module:     \host_interface
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
Found and cleaned up 1 empty switch in `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$169'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$164'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$159'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$154'.
Cleaned up 6 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 20 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2317$373 in module key_expander.
Marked 20 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2304$342 in module key_expander.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2111$326 in module host_interface.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2096$312 in module host_interface.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2075$286 in module host_interface.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2063$284 in module host_interface.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275 in module host_interface.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1995$267 in module host_interface.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1979$261 in module host_interface.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1935$236 in module host_interface.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1907$230 in module host_interface.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$219 in module data_swap.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$219 in module data_swap.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$210 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$202 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$194 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$186 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$184 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$182 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$180 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$178 in module datapath.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$169 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$164 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$159 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$154 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1481$143 in module datapath.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1457$140 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1457$140 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1378$126 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1333$120 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1264$107 in module datapath.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1245$95 in module datapath.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:962$84 in module control_unit.
Marked 18 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44 in module control_unit.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:646$26 in module control_unit.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:646$26 in module control_unit.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:619$7 in module control_unit.
Removed a total of 4 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 393 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRESETn in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2096$312'.
Found async reset \PRESETn in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2075$286'.
Found async reset \PRESETn in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2063$284'.
Found async reset \PRESETn in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1979$261'.
Found async reset \PRESETn in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1935$236'.
Found async reset \PRESETn in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1907$230'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$210'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$202'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$194'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$186'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$184'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$182'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$180'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$178'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$169'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$164'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$159'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$154'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
Found async reset \rst_n in `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:962$84'.
Found async reset \rst_n in `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:619$7'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2817$544'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$503'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$493'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$483'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$474'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$465'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$456'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$447'.
Creating decoders for process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
Creating decoders for process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2317$373'.
     1/20: $20\rc_inv[7:0]
     2/20: $19\rc_inv[7:0]
     3/20: $18\rc_inv[7:0]
     4/20: $17\rc_inv[7:0]
     5/20: $16\rc_inv[7:0]
     6/20: $15\rc_inv[7:0]
     7/20: $14\rc_inv[7:0]
     8/20: $13\rc_inv[7:0]
     9/20: $12\rc_inv[7:0]
    10/20: $11\rc_inv[7:0]
    11/20: $10\rc_inv[7:0]
    12/20: $9\rc_inv[7:0]
    13/20: $8\rc_inv[7:0]
    14/20: $7\rc_inv[7:0]
    15/20: $6\rc_inv[7:0]
    16/20: $5\rc_inv[7:0]
    17/20: $4\rc_inv[7:0]
    18/20: $3\rc_inv[7:0]
    19/20: $2\rc_inv[7:0]
    20/20: $1\rc_inv[7:0]
Creating decoders for process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2304$342'.
     1/20: $20\rc_dir[7:0]
     2/20: $19\rc_dir[7:0]
     3/20: $18\rc_dir[7:0]
     4/20: $17\rc_dir[7:0]
     5/20: $16\rc_dir[7:0]
     6/20: $15\rc_dir[7:0]
     7/20: $14\rc_dir[7:0]
     8/20: $13\rc_dir[7:0]
     9/20: $12\rc_dir[7:0]
    10/20: $11\rc_dir[7:0]
    11/20: $10\rc_dir[7:0]
    12/20: $9\rc_dir[7:0]
    13/20: $8\rc_dir[7:0]
    14/20: $7\rc_dir[7:0]
    15/20: $6\rc_dir[7:0]
    16/20: $5\rc_dir[7:0]
    17/20: $4\rc_dir[7:0]
    18/20: $3\rc_dir[7:0]
    19/20: $2\rc_dir[7:0]
    20/20: $1\rc_dir[7:0]
Creating decoders for process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2111$326'.
     1/4: $4\bus_out_mux[31:0]
     2/4: $3\bus_out_mux[31:0]
     3/4: $2\bus_out_mux[31:0]
     4/4: $1\bus_out_mux[31:0]
Creating decoders for process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2096$312'.
     1/1: $0\dma_req[0:0]
Creating decoders for process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2075$286'.
     1/1: $0\cnt[1:0]
Creating decoders for process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2063$284'.
     1/1: $0\first_block[0:0]
Creating decoders for process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275'.
     1/11: $5\cnt_en[0:0]
     2/11: $2\enable_clear[0:0]
     3/11: $4\cnt_en[0:0]
     4/11: $3\cnt_en[0:0]
     5/11: $2\cnt_en[0:0]
     6/11: $1\cnt_en[0:0]
     7/11: $1\first_block_set[0:0]
     8/11: $1\access_permission[0:0]
     9/11: $1\first_block_clear[0:0]
    10/11: $1\enable_clear[0:0]
    11/11: $1\start_core[0:0]
Creating decoders for process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1995$267'.
     1/3: $3\next_state[2:0]
     2/3: $2\next_state[2:0]
     3/3: $1\next_state[2:0]
Creating decoders for process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1979$261'.
     1/1: $0\state[2:0]
Creating decoders for process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1935$236'.
     1/3: $0\ccf[0:0]
     2/3: $0\rd_err[0:0]
     3/3: $0\wr_err[0:0]
Creating decoders for process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1907$230'.
     1/5: $0\aes_cr[10:0] [10:7]
     2/5: $0\aes_cr[10:0] [6:5]
     3/5: $0\aes_cr[10:0] [4:3]
     4/5: $0\aes_cr[10:0] [2:1]
     5/5: $0\aes_cr[10:0] [0]
Creating decoders for process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$222'.
Creating decoders for process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$219'.
     1/1: $1$mem2reg_rd$\words$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1684$218_DATA[31:0]$221
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$210'.
     1/2: $0\key[0][31:0]
     2/2: $0\key_host[0][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$202'.
     1/2: $0\key[1][31:0]
     2/2: $0\key_host[1][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$194'.
     1/2: $0\key[2][31:0]
     2/2: $0\key_host[2][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$186'.
     1/2: $0\key[3][31:0]
     2/2: $0\key_host[3][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$184'.
     1/1: $0\col[0][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$182'.
     1/1: $0\col[1][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$180'.
     1/1: $0\col[2][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$178'.
     1/1: $0\col[3][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$169'.
     1/3: $0\bkp_1[3][31:0]
     2/3: $0\bkp[3][31:0]
     3/3: $0\iv[3][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$164'.
     1/3: $0\bkp_1[2][31:0]
     2/3: $0\bkp[2][31:0]
     3/3: $0\iv[2][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$159'.
     1/3: $0\bkp_1[1][31:0]
     2/3: $0\bkp[1][31:0]
     3/3: $0\iv[1][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$154'.
     1/3: $0\bkp_1[0][31:0]
     2/3: $0\bkp[0][31:0]
     3/3: $0\iv[0][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
     1/15: $0\last_round_pp2[0:0]
     2/15: $0\last_round_pp1[0:0]
     3/15: $0\rk_out_sel_pp2[0:0]
     4/15: $0\rk_out_sel_pp1[0:0]
     5/15: $0\rk_sel_pp2[1:0]
     6/15: $0\rk_sel_pp1[1:0]
     7/15: $0\key_out_sel_pp2[1:0]
     8/15: $0\key_out_sel_pp1[1:0]
     9/15: $0\round_pp1[3:0]
    10/15: $0\key_sel_pp1[0:0]
    11/15: $0\col_sel_pp2[1:0]
    12/15: $0\col_sel_pp1[1:0]
    13/15: $0\key_en_pp1[3:0]
    14/15: $0\col_en_cnt_unit_pp2[3:0]
    15/15: $0\col_en_cnt_unit_pp1[3:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1481$143'.
     1/1: $1\add_rd_key_in[31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1457$140'.
     1/1: $1\key_mux_out[31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1407$129'.
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1378$126'.
     1/1: $1\sbox_input[31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1333$120'.
     1/1: $1\col_in[127:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1264$107'.
     1/1: $1\data_in[31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1245$95'.
     1/8: $4\bkp_mux_out[31:0]
     2/8: $4\iv_mux_out[31:0]
     3/8: $3\bkp_mux_out[31:0]
     4/8: $3\iv_mux_out[31:0]
     5/8: $2\bkp_mux_out[31:0]
     6/8: $2\iv_mux_out[31:0]
     7/8: $1\bkp_mux_out[31:0]
     8/8: $1\iv_mux_out[31:0]
Creating decoders for process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:962$84'.
     1/1: $0\rd_count[3:0]
Creating decoders for process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
     1/34: $2\key_derivation_en[0:0]
     2/34: $2\iv_cnt_sel[0:0]
     3/34: $2\iv_cnt_en[0:0]
     4/34: $3\col_en[3:0]
     5/34: $7\col_sel[1:0]
     6/34: $6\col_sel[1:0]
     7/34: $8\key_en[3:0]
     8/34: $5\col_sel[1:0]
     9/34: $7\key_en[3:0]
    10/34: $4\col_sel[1:0]
    11/34: $6\key_en[3:0]
    12/34: $2\col_en[3:0]
    13/34: $3\col_sel[1:0]
    14/34: $2\col_sel[1:0]
    15/34: $5\key_en[3:0]
    16/34: $4\key_en[3:0]
    17/34: $4\key_sel[0:0]
    18/34: $3\key_en[3:0]
    19/34: $3\key_sel[0:0]
    20/34: $2\key_en[3:0]
    21/34: $2\key_sel[0:0]
    22/34: $1\col_en[3:0]
    23/34: $1\col_sel[1:0]
    24/34: $1\key_out_sel[1:0]
    25/34: $1\bypass_key_en[0:0]
    26/34: $1\bypass_rk[0:0]
    27/34: $1\rk_sel[1:0]
    28/34: $1\sbox_sel[2:0]
    29/34: $1\rd_count_en[0:0]
    30/34: $1\key_derivation_en[0:0]
    31/34: $1\iv_cnt_sel[0:0]
    32/34: $1\iv_cnt_en[0:0]
    33/34: $1\key_sel[0:0]
    34/34: $1\key_en[3:0]
Creating decoders for process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:646$26'.
     1/6: $6\next_state[3:0]
     2/6: $5\next_state[3:0]
     3/6: $4\next_state[3:0]
     4/6: $3\next_state[3:0]
     5/6: $2\next_state[3:0]
     6/6: $1\next_state[3:0]
Creating decoders for process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:619$7'.
     1/1: $0\state[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\shift_rows.\state[0]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[1]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[2]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[3]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[4]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[5]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[6]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[7]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[8]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[9]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[10]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[11]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[12]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[13]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[14]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state[15]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[0]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[1]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[2]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[3]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[4]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[5]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[6]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[7]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[8]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[9]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[10]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[11]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[12]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[13]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[14]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_l[15]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[0]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[1]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[2]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[3]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[4]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[5]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[6]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[7]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[8]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[9]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[10]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[11]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[12]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[13]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[14]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\shift_rows.\state_sft_r[15]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$524.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r5' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r6' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r7' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r8' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r9' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2826$541.r10' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$523.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r5' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r6' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r7' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r8' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r9' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2825$540.r10' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2823$522.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2823$527.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2823$527.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2823$527.c' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2823$527.in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2823$527.in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2823$527.out_gf_mul4_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2823$527.out_gf_mul4_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2823$527.out_gf_inv4_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.out_gf_mul_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.out_gf_mul_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.out_gf_sq2_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.in_sq2_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.xor_in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2746$528.xor_in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_sq_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2652$529.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_sq_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2652$529.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2653$530.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2653$530.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2653$530.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2653$530.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2653$530.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2654$531.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2654$531.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2654$531.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2654$531.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2654$531.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.in1_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.in1_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.in2_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.in2_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.xor_in1_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.xor_in2_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.out_gf_mul_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.out_gf_mul_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2747$532.out_gf_mul_scl_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$533.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$533.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$533.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$533.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$533.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$534.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$534.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$534.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$534.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$534.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$535.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$535.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$535.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$535.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$535.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$535.nand_in1_in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$535.nand_in3_in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.in1_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.in1_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.in2_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.in2_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.xor_in1_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.xor_in2_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.out_gf_mul_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.out_gf_mul_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2748$536.out_gf_mul_scl_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$537.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$537.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$537.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$537.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2701$537.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$538.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$538.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$538.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$538.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2702$538.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$539.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$539.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$539.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$539.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$539.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$539.nand_in1_in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2703$539.nand_in3_in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2815$521.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2815$526.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2815$526.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2815$526.in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2815$526.in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2815$526.c1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2815$526.c2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2815$526.c3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$520.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.r1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.r2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.r3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.r4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.r5' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.r6' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.r7' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.r8' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.r9' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.enc' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2812$525.dec' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
No latch inferred for signal `\mix_columns.\col[0]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\col[1]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\col[2]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\col[3]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\sum_p[0]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\sum_p[1]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\sum_p[2]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\sum_p[3]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\y[0]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\y[1]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\y[2]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2471$436.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$503'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2471$443.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$503'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2471$443.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$503'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2470$435.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$493'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2470$442.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$493'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2470$442.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$493'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2469$434.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$483'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2469$441.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$483'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2469$441.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$483'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$433.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$474'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$440.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$474'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$440.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$474'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$432.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$465'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$439.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$465'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$439.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$465'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$431.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$456'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$438.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$456'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$438.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$456'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$430.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$447'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$437.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$447'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2462$437.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$447'.
No latch inferred for signal `\key_expander.\key[0]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
No latch inferred for signal `\key_expander.\key[1]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
No latch inferred for signal `\key_expander.\key[2]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
No latch inferred for signal `\key_expander.\key[3]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
No latch inferred for signal `\key_expander.\rot_in[0]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
No latch inferred for signal `\key_expander.\rot_in[1]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
No latch inferred for signal `\key_expander.\rot_in[2]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
No latch inferred for signal `\key_expander.\rot_in[3]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
No latch inferred for signal `\key_expander.\rc_inv' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2317$373'.
No latch inferred for signal `\key_expander.\RC_INV.i' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2317$373'.
No latch inferred for signal `\key_expander.\rc_dir' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2304$342'.
No latch inferred for signal `\key_expander.\RC_DIR.i' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2304$342'.
No latch inferred for signal `\host_interface.\bus_out_mux' from process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2111$326'.
No latch inferred for signal `\host_interface.\start_core' from process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275'.
No latch inferred for signal `\host_interface.\cnt_en' from process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275'.
No latch inferred for signal `\host_interface.\enable_clear' from process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275'.
No latch inferred for signal `\host_interface.\access_permission' from process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275'.
No latch inferred for signal `\host_interface.\first_block_set' from process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275'.
No latch inferred for signal `\host_interface.\first_block_clear' from process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275'.
No latch inferred for signal `\host_interface.\next_state' from process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1995$267'.
No latch inferred for signal `\data_swap.\words[0]' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$222'.
No latch inferred for signal `\data_swap.\words[1]' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$222'.
No latch inferred for signal `\data_swap.\words[2]' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$222'.
No latch inferred for signal `\data_swap.\words[3]' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$222'.
No latch inferred for signal `\data_swap.$mem2reg_rd$\words$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1684$218_DATA' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$219'.
No latch inferred for signal `\datapath.\add_rd_key_in' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1481$143'.
No latch inferred for signal `\datapath.\key_mux_out' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1457$140'.
No latch inferred for signal `\datapath.\sbox_input' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1378$126'.
No latch inferred for signal `\datapath.\col_in' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1333$120'.
No latch inferred for signal `\datapath.\data_in' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1264$107'.
No latch inferred for signal `\datapath.\iv_mux_out' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1245$95'.
No latch inferred for signal `\datapath.\bkp_mux_out' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1245$95'.
No latch inferred for signal `\datapath.\IV_BKP_MUX.i' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1245$95'.
No latch inferred for signal `\control_unit.\key_en' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\key_sel' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\rk_sel' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\key_out_sel' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\sbox_sel' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\col_sel' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\bypass_rk' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\bypass_key_en' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\iv_cnt_en' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\iv_cnt_sel' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\key_derivation_en' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\col_en' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\rd_count_en' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
No latch inferred for signal `\control_unit.\next_state' from process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:646$26'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sBox_8.\out_gf_pp' using process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2817$544'.
  created $dff cell `$procdff$1866' with positive edge clock.
Creating register for signal `\sBox_8.\base_new_pp' using process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2817$544'.
  created $dff cell `$procdff$1867' with positive edge clock.
Creating register for signal `\host_interface.\dma_req' using process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2096$312'.
  created $adff cell `$procdff$1868' with positive edge clock and negative level reset.
Creating register for signal `\host_interface.\cnt' using process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2075$286'.
  created $adff cell `$procdff$1869' with positive edge clock and negative level reset.
Creating register for signal `\host_interface.\first_block' using process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2063$284'.
  created $adff cell `$procdff$1870' with positive edge clock and negative level reset.
Creating register for signal `\host_interface.\state' using process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1979$261'.
  created $adff cell `$procdff$1871' with positive edge clock and negative level reset.
Creating register for signal `\host_interface.\wr_err' using process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1935$236'.
  created $adff cell `$procdff$1872' with positive edge clock and negative level reset.
Creating register for signal `\host_interface.\rd_err' using process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1935$236'.
  created $adff cell `$procdff$1873' with positive edge clock and negative level reset.
Creating register for signal `\host_interface.\ccf' using process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1935$236'.
  created $adff cell `$procdff$1874' with positive edge clock and negative level reset.
Creating register for signal `\host_interface.\aes_cr' using process `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1907$230'.
  created $adff cell `$procdff$1875' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_host[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$210'.
  created $adff cell `$procdff$1876' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$210'.
  created $adff cell `$procdff$1877' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_host[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$202'.
  created $adff cell `$procdff$1878' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$202'.
  created $adff cell `$procdff$1879' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_host[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$194'.
  created $adff cell `$procdff$1880' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$194'.
  created $adff cell `$procdff$1881' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_host[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$186'.
  created $adff cell `$procdff$1882' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$186'.
  created $adff cell `$procdff$1883' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$184'.
  created $adff cell `$procdff$1884' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$182'.
  created $adff cell `$procdff$1885' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$180'.
  created $adff cell `$procdff$1886' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$178'.
  created $adff cell `$procdff$1887' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\iv[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$169'.
  created $adff cell `$procdff$1888' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$169'.
  created $adff cell `$procdff$1889' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp_1[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$169'.
  created $adff cell `$procdff$1890' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\iv[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$164'.
  created $adff cell `$procdff$1891' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$164'.
  created $adff cell `$procdff$1892' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp_1[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$164'.
  created $adff cell `$procdff$1893' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\iv[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$159'.
  created $adff cell `$procdff$1894' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$159'.
  created $adff cell `$procdff$1895' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp_1[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$159'.
  created $adff cell `$procdff$1896' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\iv[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$154'.
  created $adff cell `$procdff$1897' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$154'.
  created $adff cell `$procdff$1898' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp_1[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$154'.
  created $adff cell `$procdff$1899' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col_en_cnt_unit_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1900' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col_en_cnt_unit_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1901' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_en_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1902' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\round_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1903' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1904' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col_sel_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1905' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_out_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1906' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_out_sel_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1907' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\rk_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1908' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\rk_sel_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1909' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1910' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\rk_out_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1911' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\rk_out_sel_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1912' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\last_round_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1913' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\last_round_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
  created $adff cell `$procdff$1914' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\sbox_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1407$129'.
  created $dff cell `$procdff$1915' with positive edge clock.
Creating register for signal `\control_unit.\rd_count' using process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:962$84'.
  created $adff cell `$procdff$1916' with positive edge clock and negative level reset.
Creating register for signal `\control_unit.\state' using process `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:619$7'.
  created $adff cell `$procdff$1917' with positive edge clock and negative level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$869'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$837'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$810'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$644'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$583'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$547'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2817$544'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$511'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$503'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$493'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$483'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$474'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$465'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$456'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$447'.
Removing empty process `key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$421'.
Found and cleaned up 20 empty switches in `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2317$373'.
Removing empty process `key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2317$373'.
Found and cleaned up 20 empty switches in `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2304$342'.
Removing empty process `key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2304$342'.
Found and cleaned up 4 empty switches in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2111$326'.
Removing empty process `host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2111$326'.
Removing empty process `host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2096$312'.
Found and cleaned up 2 empty switches in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2075$286'.
Removing empty process `host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2075$286'.
Found and cleaned up 2 empty switches in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2063$284'.
Removing empty process `host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2063$284'.
Found and cleaned up 6 empty switches in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275'.
Removing empty process `host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2021$275'.
Found and cleaned up 3 empty switches in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1995$267'.
Removing empty process `host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1995$267'.
Found and cleaned up 1 empty switch in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1979$261'.
Removing empty process `host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1979$261'.
Found and cleaned up 6 empty switches in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1935$236'.
Removing empty process `host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1935$236'.
Found and cleaned up 4 empty switches in `\host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1907$230'.
Removing empty process `host_interface.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1907$230'.
Removing empty process `data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$222'.
Found and cleaned up 1 empty switch in `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$219'.
Removing empty process `data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:0$219'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$210'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$210'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$202'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$202'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$194'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$194'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$186'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1420$186'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$184'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$184'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$182'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$182'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$180'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$180'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$178'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1354$178'.
Found and cleaned up 4 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$169'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$169'.
Found and cleaned up 3 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$164'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$164'.
Found and cleaned up 3 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$159'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$159'.
Found and cleaned up 3 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$154'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1287$154'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1506$150'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1481$143'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1481$143'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1457$140'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1457$140'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1407$129'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1378$126'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1378$126'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1333$120'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1333$120'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1264$107'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1264$107'.
Found and cleaned up 4 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1245$95'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1245$95'.
Found and cleaned up 2 empty switches in `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:962$84'.
Removing empty process `control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:962$84'.
Found and cleaned up 18 empty switches in `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
Removing empty process `control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:768$44'.
Found and cleaned up 6 empty switches in `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:646$26'.
Removing empty process `control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:646$26'.
Found and cleaned up 1 empty switch in `\control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:619$7'.
Removing empty process `control_unit.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:619$7'.
Cleaned up 132 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_rows.
Optimizing module sBox_8.
Optimizing module sBox.
Optimizing module mix_columns.
<suppressed ~7 debug messages>
Optimizing module key_expander.
<suppressed ~10 debug messages>
Optimizing module host_interface.
<suppressed ~14 debug messages>
Optimizing module data_swap.
<suppressed ~1 debug messages>
Optimizing module datapath.
<suppressed ~9 debug messages>
Optimizing module control_unit.
<suppressed ~18 debug messages>
Optimizing module aes_core.
Optimizing module aes_ip.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_rows.
Optimizing module sBox_8.
Optimizing module sBox.
Optimizing module mix_columns.
Optimizing module key_expander.
Optimizing module host_interface.
Optimizing module data_swap.
Optimizing module datapath.
Optimizing module control_unit.
Optimizing module aes_core.
Optimizing module aes_ip.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_rows'.
Finding identical cells in module `\sBox_8'.
<suppressed ~63 debug messages>
Finding identical cells in module `\sBox'.
Finding identical cells in module `\mix_columns'.
<suppressed ~12 debug messages>
Finding identical cells in module `\key_expander'.
<suppressed ~192 debug messages>
Finding identical cells in module `\host_interface'.
<suppressed ~192 debug messages>
Finding identical cells in module `\data_swap'.
Finding identical cells in module `\datapath'.
<suppressed ~54 debug messages>
Finding identical cells in module `\control_unit'.
<suppressed ~396 debug messages>
Finding identical cells in module `\aes_core'.
Finding identical cells in module `\aes_ip'.
Removed a total of 303 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_rows..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sBox_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sBox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mix_columns..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \key_expander..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1048.
    dead port 2/2 on $mux $procmux$1048.
    dead port 1/2 on $mux $procmux$883.
    dead port 2/2 on $mux $procmux$883.
    dead port 1/2 on $mux $procmux$1045.
    dead port 2/2 on $mux $procmux$1045.
    dead port 1/2 on $mux $procmux$1042.
    dead port 2/2 on $mux $procmux$1042.
    dead port 1/2 on $mux $procmux$1039.
    dead port 2/2 on $mux $procmux$1039.
    dead port 1/2 on $mux $procmux$880.
    dead port 2/2 on $mux $procmux$880.
    dead port 1/2 on $mux $procmux$1036.
    dead port 2/2 on $mux $procmux$1036.
    dead port 1/2 on $mux $procmux$1033.
    dead port 2/2 on $mux $procmux$1033.
    dead port 1/2 on $mux $procmux$1030.
    dead port 2/2 on $mux $procmux$1030.
    dead port 1/2 on $mux $procmux$1027.
    dead port 2/2 on $mux $procmux$1027.
    dead port 1/2 on $mux $procmux$1024.
    dead port 2/2 on $mux $procmux$1024.
    dead port 1/2 on $mux $procmux$1021.
    dead port 2/2 on $mux $procmux$1021.
    dead port 1/2 on $mux $procmux$874.
    dead port 1/2 on $mux $procmux$1018.
    dead port 2/2 on $mux $procmux$1018.
    dead port 1/2 on $mux $procmux$1015.
    dead port 2/2 on $mux $procmux$1015.
    dead port 1/2 on $mux $procmux$1012.
    dead port 2/2 on $mux $procmux$1012.
    dead port 1/2 on $mux $procmux$1009.
    dead port 2/2 on $mux $procmux$1009.
    dead port 1/2 on $mux $procmux$1006.
    dead port 2/2 on $mux $procmux$1006.
    dead port 1/2 on $mux $procmux$1003.
    dead port 2/2 on $mux $procmux$1003.
    dead port 1/2 on $mux $procmux$1000.
    dead port 2/2 on $mux $procmux$1000.
    dead port 1/2 on $mux $procmux$997.
    dead port 2/2 on $mux $procmux$997.
    dead port 1/2 on $mux $procmux$994.
    dead port 2/2 on $mux $procmux$994.
    dead port 1/2 on $mux $procmux$991.
    dead port 2/2 on $mux $procmux$991.
    dead port 1/2 on $mux $procmux$988.
    dead port 2/2 on $mux $procmux$988.
    dead port 1/2 on $mux $procmux$985.
    dead port 2/2 on $mux $procmux$985.
    dead port 1/2 on $mux $procmux$982.
    dead port 2/2 on $mux $procmux$982.
    dead port 1/2 on $mux $procmux$979.
    dead port 2/2 on $mux $procmux$979.
    dead port 1/2 on $mux $procmux$976.
    dead port 2/2 on $mux $procmux$976.
    dead port 1/2 on $mux $procmux$973.
    dead port 2/2 on $mux $procmux$973.
    dead port 1/2 on $mux $procmux$970.
    dead port 2/2 on $mux $procmux$970.
    dead port 1/2 on $mux $procmux$964.
    dead port 1/2 on $mux $procmux$958.
    dead port 2/2 on $mux $procmux$958.
    dead port 1/2 on $mux $procmux$955.
    dead port 2/2 on $mux $procmux$955.
    dead port 1/2 on $mux $procmux$952.
    dead port 2/2 on $mux $procmux$952.
    dead port 1/2 on $mux $procmux$949.
    dead port 2/2 on $mux $procmux$949.
    dead port 1/2 on $mux $procmux$946.
    dead port 2/2 on $mux $procmux$946.
    dead port 1/2 on $mux $procmux$943.
    dead port 2/2 on $mux $procmux$943.
    dead port 1/2 on $mux $procmux$940.
    dead port 2/2 on $mux $procmux$940.
    dead port 1/2 on $mux $procmux$937.
    dead port 2/2 on $mux $procmux$937.
    dead port 1/2 on $mux $procmux$934.
    dead port 2/2 on $mux $procmux$934.
    dead port 1/2 on $mux $procmux$931.
    dead port 2/2 on $mux $procmux$931.
    dead port 1/2 on $mux $procmux$928.
    dead port 2/2 on $mux $procmux$928.
    dead port 1/2 on $mux $procmux$925.
    dead port 2/2 on $mux $procmux$925.
    dead port 1/2 on $mux $procmux$922.
    dead port 2/2 on $mux $procmux$922.
    dead port 1/2 on $mux $procmux$919.
    dead port 2/2 on $mux $procmux$919.
    dead port 1/2 on $mux $procmux$916.
    dead port 2/2 on $mux $procmux$916.
    dead port 1/2 on $mux $procmux$913.
    dead port 2/2 on $mux $procmux$913.
    dead port 1/2 on $mux $procmux$910.
    dead port 2/2 on $mux $procmux$910.
    dead port 1/2 on $mux $procmux$907.
    dead port 2/2 on $mux $procmux$907.
    dead port 1/2 on $mux $procmux$904.
    dead port 2/2 on $mux $procmux$904.
    dead port 1/2 on $mux $procmux$901.
    dead port 2/2 on $mux $procmux$901.
    dead port 1/2 on $mux $procmux$898.
    dead port 2/2 on $mux $procmux$898.
    dead port 1/2 on $mux $procmux$895.
    dead port 2/2 on $mux $procmux$895.
    dead port 1/2 on $mux $procmux$892.
    dead port 2/2 on $mux $procmux$892.
    dead port 1/2 on $mux $procmux$889.
    dead port 2/2 on $mux $procmux$889.
    dead port 1/2 on $mux $procmux$886.
    dead port 2/2 on $mux $procmux$886.
Running muxtree optimizer on module \host_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1069.
    dead port 2/2 on $mux $procmux$1106.
    dead port 2/2 on $mux $procmux$1061.
    dead port 2/2 on $mux $procmux$1054.
    dead port 2/2 on $mux $procmux$1174.
    dead port 2/2 on $mux $procmux$1172.
    dead port 2/2 on $mux $procmux$1164.
    dead port 2/2 on $mux $procmux$1099.
    dead port 2/2 on $mux $procmux$1092.
    dead port 2/2 on $mux $procmux$1125.
    dead port 2/2 on $mux $procmux$1115.
Running muxtree optimizer on module \data_swap..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1566.
    dead port 2/2 on $mux $procmux$1549.
    dead port 2/2 on $mux $procmux$1533.
    dead port 2/2 on $mux $procmux$1517.
    dead port 2/2 on $mux $procmux$1503.
    dead port 2/2 on $mux $procmux$1489.
    dead port 1/2 on $mux $procmux$1487.
    dead port 2/2 on $mux $procmux$1472.
    dead port 2/2 on $mux $procmux$1458.
    dead port 2/2 on $mux $procmux$1445.
    dead port 2/2 on $mux $procmux$1432.
    dead port 2/2 on $mux $procmux$1420.
    dead port 2/2 on $mux $procmux$1408.
    dead port 2/2 on $mux $procmux$1397.
    dead port 2/2 on $mux $procmux$1386.
    dead port 1/2 on $mux $procmux$1384.
    dead port 2/2 on $mux $procmux$1372.
    dead port 2/2 on $mux $procmux$1361.
    dead port 2/2 on $mux $procmux$1350.
    dead port 2/2 on $mux $procmux$1339.
    dead port 2/2 on $mux $procmux$1844.
    dead port 2/2 on $mux $procmux$1774.
    dead port 2/2 on $mux $procmux$1824.
    dead port 2/2 on $mux $procmux$1822.
    dead port 2/2 on $mux $procmux$1583.
    dead port 2/2 on $mux $procmux$1601.
    dead port 2/2 on $mux $procmux$1799.
    dead port 2/2 on $mux $procmux$1784.
    dead port 2/2 on $mux $procmux$1619.
Running muxtree optimizer on module \aes_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \aes_ip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 150 multiplexer ports.
<suppressed ~89 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_rows.
  Optimizing cells in module \sBox_8.
  Optimizing cells in module \sBox.
  Optimizing cells in module \mix_columns.
  Optimizing cells in module \key_expander.
  Optimizing cells in module \host_interface.
  Optimizing cells in module \data_swap.
  Optimizing cells in module \datapath.
  Optimizing cells in module \control_unit.
    New ctrl vector for $pmux cell $procmux$1706: { $auto$opt_reduce.cc:134:opt_mux$1925 $auto$opt_reduce.cc:134:opt_mux$1923 $auto$opt_reduce.cc:134:opt_mux$1921 $auto$opt_reduce.cc:134:opt_mux$1919 }
    New ctrl vector for $pmux cell $procmux$1685: $auto$opt_reduce.cc:134:opt_mux$1927
    New ctrl vector for $pmux cell $procmux$1666: $auto$opt_reduce.cc:134:opt_mux$1929
    New ctrl vector for $pmux cell $procmux$1657: { $auto$opt_reduce.cc:134:opt_mux$1935 $auto$opt_reduce.cc:134:opt_mux$1933 $auto$opt_reduce.cc:134:opt_mux$1931 }
    New ctrl vector for $pmux cell $procmux$1744: { $procmux$1860_CMP $procmux$1859_CMP $procmux$1858_CMP $auto$opt_reduce.cc:134:opt_mux$1937 }
    New ctrl vector for $pmux cell $procmux$1642: { $procmux$1861_CMP $auto$opt_reduce.cc:134:opt_mux$1939 $procmux$1858_CMP $procmux$1855_CMP $procmux$1854_CMP $procmux$1853_CMP $procmux$1852_CMP }
    New ctrl vector for $pmux cell $procmux$1816: { $procmux$1820_CMP $procmux$1819_CMP $auto$opt_reduce.cc:134:opt_mux$1941 }
    New ctrl vector for $pmux cell $procmux$1720: $auto$opt_reduce.cc:134:opt_mux$1943
    New ctrl vector for $pmux cell $procmux$1627: { $procmux$1861_CMP $procmux$1858_CMP $procmux$1855_CMP $auto$opt_reduce.cc:134:opt_mux$1947 $auto$opt_reduce.cc:134:opt_mux$1945 $procmux$1852_CMP }
  Optimizing cells in module \control_unit.
  Optimizing cells in module \aes_core.
  Optimizing cells in module \aes_ip.
Performed a total of 9 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_rows'.
Finding identical cells in module `\sBox_8'.
Finding identical cells in module `\sBox'.
Finding identical cells in module `\mix_columns'.
Finding identical cells in module `\key_expander'.
Finding identical cells in module `\host_interface'.
<suppressed ~6 debug messages>
Finding identical cells in module `\data_swap'.
Finding identical cells in module `\datapath'.
Finding identical cells in module `\control_unit'.
<suppressed ~54 debug messages>
Finding identical cells in module `\aes_core'.
Finding identical cells in module `\aes_ip'.
Removed a total of 20 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1869 ($adff) from module host_interface (D = $procmux$1081_Y, Q = \cnt).
Adding EN signal on $procdff$1870 ($adff) from module host_interface (D = $procmux$1086_Y, Q = \first_block).
Adding EN signal on $procdff$1871 ($adff) from module host_interface (D = $procmux$1184_Y, Q = \state).
Adding EN signal on $procdff$1872 ($adff) from module host_interface (D = $procmux$1199_Y, Q = \wr_err).
Adding EN signal on $procdff$1873 ($adff) from module host_interface (D = $procmux$1194_Y, Q = \rd_err).
Adding EN signal on $procdff$1875 ($adff) from module host_interface (D = { \PWDATA [12:9] \PWDATA [6:5] $procmux$1206_Y \PWDATA [2:1] }, Q = \aes_cr [10:1]).
Adding EN signal on $procdff$1875 ($adff) from module host_interface (D = $procmux$1215_Y, Q = \aes_cr [0]).
Adding EN signal on $procdff$1896 ($adff) from module datapath (D = $procmux$1297_Y [63:32], Q = \bkp_1[1]).
Adding EN signal on $procdff$1897 ($adff) from module datapath (D = \bus_in, Q = \iv[0]).
Adding EN signal on $procdff$1898 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1320$158_Y, Q = \bkp[0]).
Adding EN signal on $procdff$1899 ($adff) from module datapath (D = $procmux$1297_Y [31:0], Q = \bkp_1[0]).
Adding EN signal on $procdff$1900 ($adff) from module datapath (D = \col_en_cnt_unit, Q = \col_en_cnt_unit_pp1).
Adding EN signal on $procdff$1901 ($adff) from module datapath (D = \col_en_cnt_unit_pp1, Q = \col_en_cnt_unit_pp2).
Adding EN signal on $procdff$1902 ($adff) from module datapath (D = \key_en, Q = \key_en_pp1).
Adding EN signal on $procdff$1876 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1430$213_Y, Q = \key_host[0]).
Adding EN signal on $procdff$1877 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1433$217_Y, Q = \key[0]).
Adding EN signal on $procdff$1878 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1430$205_Y, Q = \key_host[1]).
Adding EN signal on $procdff$1879 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1433$209_Y, Q = \key[1]).
Adding EN signal on $procdff$1880 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1430$197_Y, Q = \key_host[2]).
Adding EN signal on $procdff$1881 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1433$201_Y, Q = \key[2]).
Adding EN signal on $procdff$1882 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1430$189_Y, Q = \key_host[3]).
Adding EN signal on $procdff$1883 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1433$193_Y, Q = \key[3]).
Adding EN signal on $procdff$1884 ($adff) from module datapath (D = $procmux$1297_Y [127:96], Q = \col[0]).
Adding EN signal on $procdff$1885 ($adff) from module datapath (D = $procmux$1297_Y [95:64], Q = \col[1]).
Adding EN signal on $procdff$1886 ($adff) from module datapath (D = $procmux$1297_Y [63:32], Q = \col[2]).
Adding EN signal on $procdff$1887 ($adff) from module datapath (D = $procmux$1297_Y [31:0], Q = \col[3]).
Adding EN signal on $procdff$1888 ($adff) from module datapath (D = $procmux$1251_Y, Q = \iv[3]).
Adding EN signal on $procdff$1889 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1320$177_Y, Q = \bkp[3]).
Adding EN signal on $procdff$1890 ($adff) from module datapath (D = $procmux$1297_Y [127:96], Q = \bkp_1[3]).
Adding EN signal on $procdff$1891 ($adff) from module datapath (D = \bus_in, Q = \iv[2]).
Adding EN signal on $procdff$1892 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1320$168_Y, Q = \bkp[2]).
Adding EN signal on $procdff$1893 ($adff) from module datapath (D = $procmux$1297_Y [95:64], Q = \bkp_1[2]).
Adding EN signal on $procdff$1894 ($adff) from module datapath (D = \bus_in, Q = \iv[1]).
Adding EN signal on $procdff$1895 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1320$163_Y, Q = \bkp[1]).
Adding EN signal on $procdff$1916 ($adff) from module control_unit (D = $procmux$1333_Y, Q = \rd_count).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_rows..
Finding unused cells or wires in module \sBox_8..
Finding unused cells or wires in module \sBox..
Finding unused cells or wires in module \mix_columns..
Finding unused cells or wires in module \key_expander..
Finding unused cells or wires in module \host_interface..
Finding unused cells or wires in module \data_swap..
Finding unused cells or wires in module \datapath..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \aes_core..
Finding unused cells or wires in module \aes_ip..
Removed 38 unused cells and 1232 unused wires.
<suppressed ~53 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_core.
Optimizing module aes_ip.
Optimizing module control_unit.
<suppressed ~1 debug messages>
Optimizing module data_swap.
Optimizing module datapath.
Optimizing module host_interface.
<suppressed ~5 debug messages>
Optimizing module key_expander.
Optimizing module mix_columns.
Optimizing module sBox.
Optimizing module sBox_8.
Optimizing module shift_rows.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \aes_ip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_swap..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \host_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \key_expander..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mix_columns..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sBox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sBox_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_rows..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_core.
  Optimizing cells in module \aes_ip.
  Optimizing cells in module \control_unit.
    New ctrl vector for $pmux cell $procmux$1642: { $procmux$1635_CMP $auto$opt_reduce.cc:134:opt_mux$1939 $procmux$1534_CMP $procmux$1473_CMP $auto$opt_reduce.cc:134:opt_mux$2006 $procmux$1351_CMP }
    New ctrl vector for $pmux cell $procmux$1696: $auto$opt_reduce.cc:134:opt_mux$2008
    New ctrl vector for $pmux cell $procmux$1744: { $auto$opt_reduce.cc:134:opt_mux$2010 $auto$opt_reduce.cc:134:opt_mux$1937 }
    New ctrl vector for $pmux cell $procmux$1758: { $procmux$1602_CMP $procmux$1567_CMP \key_gen $procmux$1473_CMP $procmux$1446_CMP $procmux$1421_CMP $auto$opt_reduce.cc:134:opt_mux$2012 $eq$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:631$14_Y $eq$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:631$16_Y $eq$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:631$18_Y }
  Optimizing cells in module \control_unit.
  Optimizing cells in module \data_swap.
  Optimizing cells in module \datapath.
  Optimizing cells in module \host_interface.
  Optimizing cells in module \key_expander.
  Optimizing cells in module \mix_columns.
  Optimizing cells in module \sBox.
  Optimizing cells in module \sBox_8.
  Optimizing cells in module \shift_rows.
Performed a total of 4 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_core'.
Finding identical cells in module `\aes_ip'.
Finding identical cells in module `\control_unit'.
<suppressed ~3 debug messages>
Finding identical cells in module `\data_swap'.
Finding identical cells in module `\datapath'.
Finding identical cells in module `\host_interface'.
<suppressed ~3 debug messages>
Finding identical cells in module `\key_expander'.
Finding identical cells in module `\mix_columns'.
Finding identical cells in module `\sBox'.
Finding identical cells in module `\sBox_8'.
Finding identical cells in module `\shift_rows'.
Removed a total of 2 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_core..
Finding unused cells or wires in module \aes_ip..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_swap..
Finding unused cells or wires in module \datapath..
Finding unused cells or wires in module \host_interface..
Finding unused cells or wires in module \key_expander..
Finding unused cells or wires in module \mix_columns..
Finding unused cells or wires in module \sBox..
Finding unused cells or wires in module \sBox_8..
Finding unused cells or wires in module \shift_rows..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_core.
Optimizing module aes_ip.
Optimizing module control_unit.
Optimizing module data_swap.
Optimizing module datapath.
Optimizing module host_interface.
Optimizing module key_expander.
Optimizing module mix_columns.
Optimizing module sBox.
Optimizing module sBox_8.
Optimizing module shift_rows.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \aes_ip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_swap..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \host_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \key_expander..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mix_columns..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sBox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sBox_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_rows..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_core.
  Optimizing cells in module \aes_ip.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \data_swap.
  Optimizing cells in module \datapath.
  Optimizing cells in module \host_interface.
  Optimizing cells in module \key_expander.
  Optimizing cells in module \mix_columns.
  Optimizing cells in module \sBox.
  Optimizing cells in module \sBox_8.
  Optimizing cells in module \shift_rows.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_core'.
Finding identical cells in module `\aes_ip'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_swap'.
Finding identical cells in module `\datapath'.
Finding identical cells in module `\host_interface'.
Finding identical cells in module `\key_expander'.
Finding identical cells in module `\mix_columns'.
Finding identical cells in module `\sBox'.
Finding identical cells in module `\sBox_8'.
Finding identical cells in module `\shift_rows'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_core..
Finding unused cells or wires in module \aes_ip..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_swap..
Finding unused cells or wires in module \datapath..
Finding unused cells or wires in module \host_interface..
Finding unused cells or wires in module \key_expander..
Finding unused cells or wires in module \mix_columns..
Finding unused cells or wires in module \sBox..
Finding unused cells or wires in module \sBox_8..
Finding unused cells or wires in module \shift_rows..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_core.
Optimizing module aes_ip.
Optimizing module control_unit.
Optimizing module data_swap.
Optimizing module datapath.
Optimizing module host_interface.
Optimizing module key_expander.
Optimizing module mix_columns.
Optimizing module sBox.
Optimizing module sBox_8.
Optimizing module shift_rows.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== aes_core ===

   Number of wires:                 45
   Number of wire bits:            210
   Number of public wires:          44
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and                            6
     $shl                            4

=== aes_ip ===

   Number of wires:                 31
   Number of wire bits:            203
   Number of public wires:          31
   Number of public wire bits:     203
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== control_unit ===

   Number of wires:                122
   Number of wire bits:            250
   Number of public wires:          34
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $add                            4
     $adff                           4
     $adffe                          4
     $eq                            78
     $logic_and                      5
     $logic_not                     11
     $logic_or                       8
     $mux                          147
     $or                             1
     $pmux                          24
     $reduce_bool                    2
     $reduce_or                     40

=== data_swap ===

   Number of wires:                 11
   Number of wire bits:            198
   Number of public wires:           7
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             6
     $logic_not                      2
     $pmux                          32

=== datapath ===

   Number of wires:                201
   Number of wire bits:           3797
   Number of public wires:         112
   Number of public wire bits:    2424
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $add                           32
     $adff                          21
     $adffe                        780
     $and                            9
     $dff                           32
     $eq                            26
     $logic_and                      6
     $logic_not                     11
     $logic_or                      16
     $mux                         1490
     $ne                             2
     $or                            20
     $pmux                         224
     $reduce_and                     2
     $xor                           96

=== host_interface ===

   Number of wires:                157
   Number of wire bits:            518
   Number of public wires:          61
   Number of public wire bits:     293
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $add                            2
     $adff                           2
     $adffe                         19
     $and                           32
     $eq                            64
     $logic_and                     20
     $logic_not                      9
     $logic_or                       3
     $mux                          172
     $ne                            15
     $not                            7
     $or                             1
     $pmux                          36
     $reduce_and                     2
     $reduce_bool                   13
     $reduce_or                     10
     $shr                            4
     $xor                            1

=== key_expander ===

   Number of wires:                 36
   Number of wire bits:            770
   Number of public wires:          21
   Number of public wire bits:     606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $eq                            12
     $logic_not                      4
     $mux                          104
     $shl                            8
     $shr                           32
     $sub                           32
     $xor                          200

=== mix_columns ===

   Number of wires:                 45
   Number of wire bits:            432
   Number of public wires:          25
   Number of public wire bits:     272
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $and                           72
     $xor                          240

=== sBox ===

   Number of wires:                  5
   Number of wire bits:             98
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4

=== sBox_8 ===

   Number of wires:                244
   Number of wire bits:            490
   Number of public wires:         130
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $and                           34
     $dff                           12
     $mux                            8
     $not                           66
     $or                             6
     $reduce_xor                    24
     $xnor                          13
     $xor                           81

=== shift_rows ===

   Number of wires:                 51
   Number of wire bits:            768
   Number of public wires:          51
   Number of public wire bits:     768
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   aes_ip                            1
     aes_core                        0
       control_unit                  0
       datapath                      0
         data_swap                   0
         key_expander                0
         mix_columns                 0
         sBox                        0
           sBox_8                    0
         shift_rows                  0
     host_interface                  0

   Number of wires:                 31
   Number of wire bits:            203
   Number of public wires:          31
   Number of public wire bits:     203
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

Warnings: 9 unique messages, 9 total
End of script. Logfile hash: 5c81455fc5, CPU: user 0.63s system 0.02s, MEM: 24.95 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 2x read_verilog (0 sec), 23% 5x opt_expr (0 sec), ...
