<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="top" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="PA5M100T" VendorTechnology_DieVoltage="1.0" VendorTechnology_Family="PolarFire" VendorTechnology_PART_RANGE="EXT" VendorTechnology_Package="fcvg484" VendorTechnology_Speed="-1"><advancedoptions IO_DEFT_STD="LVCMOS18" RESERVEMIGRATIONPINS="1" RESTRICTPROBEPINS="1" RESTRICTSPIPINS="0" SYSTEM_CONTROLLER_SUSPEND_MODE="0" TARGETDEVICESFORMIGRATION="PA5M100T" TEMPR="EXT" UNUSED_MSS_IO_RESISTOR_PULL="None" VCCI_1.2_VOLTR="EXT" VCCI_1.5_VOLTR="EXT" VCCI_1.8_VOLTR="EXT" VCCI_2.5_VOLTR="EXT" VCCI_3.3_VOLTR="EXT" VOLTR="EXT"/></device><global_include_path path=""/><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="TUNEPOSTLAYOUT" library="Tool" name="TunePostLayout" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="false" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="1" vendor="Synopsys" version="1.2.106"><configuration><spirit:hwParameter spirit:name="ACTIVE_IMPLEMENTATION">synthesis</spirit:hwParameter><spirit:hwParameter spirit:name="AUTO_COMPILE_POINT">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_MODE">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_PLACEMENT_CONFLICTS">ERROR</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_ROUTING_CONFLICTS">LOCK</spirit:hwParameter><spirit:hwParameter spirit:name="CDC_MIN_NUM_SYNC_REGS">2</spirit:hwParameter><spirit:hwParameter spirit:name="CDC_REPORT">true</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_ASYNC">800</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_DATA">5000</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GATE_ENABLE">false</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GATE_ENABLE_THRESHOLD_GLOBAL">1000</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GATE_ENABLE_THRESHOLD_ROW">100</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GLOBAL">2</spirit:hwParameter><spirit:hwParameter spirit:name="CREATE_IMPLEMENTATION_IDENTIFY"/><spirit:hwParameter spirit:name="CREATE_IMPLEMENTATION_SYNTHESIS"/><spirit:hwParameter spirit:name="PA4_GB_COUNT">36</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MAX_RCLKINT_INSERTION">16</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT">1000</spirit:hwParameter><spirit:hwParameter spirit:name="RAM_OPTIMIZED_FOR_POWER">false</spirit:hwParameter><spirit:hwParameter spirit:name="RETIMING">false</spirit:hwParameter><spirit:hwParameter spirit:name="ROM_TO_LOGIC">true</spirit:hwParameter><spirit:hwParameter spirit:name="SEQSHIFT_TO_URAM">1</spirit:hwParameter><spirit:hwParameter spirit:name="SYNPLIFY_OPTIONS"/><spirit:hwParameter spirit:name="SYNPLIFY_TCL_FILE"/></configuration><input_files><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_defaultslavesm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257300</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257300</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257300</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257300</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1649234903</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1649234903</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1649234903</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_LSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_registers.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177180</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\PF_NGMUX\1.0.101\ICB_NGMUX_pre_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1581374464</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\PF_NGMUX\1.0.101\ICB_NGMUX_syn_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1581374464</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1635774720</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AHBtoAPB\AHBtoAPB.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350035</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AXI4_Interconnect\AXI4_Interconnect.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350013</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AXItoAHBL\AXItoAHBL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350921</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\core\CoreAXItoAHBL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350921</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AXItoAPB\AXItoAPB.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CLK_DIV2\CLK_DIV2.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CLK_DIV2\CLK_DIV2_0\CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreAXI4_Lite\CoreAXI4_Lite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_stream_slave_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_cache.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_control_registers.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ctrl_if_mux_cdc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_controller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_start_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_tran_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dscrptr_src_mux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_fixed_priority_arbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_0_ControllerFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_1_ControllerFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_2_ControllerFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_3_ControllerFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_queue.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_utility_functions.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_bd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_cache.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350808</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350809</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350809</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350808</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350809</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_IO_CTRL\CoreDMA_IO_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_AHBL\Core_AHBL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350056</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350055</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_APB\Core_APB.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350882</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\Clock_gen.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\fifo_256x8_g5.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\NGMUX\NGMUX.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\NGMUX\NGMUX_0\NGMUX_NGMUX_0_PF_NGMUX.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\OSC_160MHz\OSC_160MHz.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\OSC_160MHz\OSC_160MHz_0\OSC_160MHz_OSC_160MHz_0_PF_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350555</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_EP\PCIe_EP.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350555</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350554</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350262</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR_0\PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350262</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_TL_CLK\PCIe_TL_CLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1600370880</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_TX_PLL\PCIe_TX_PLL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_TX_PLL\PCIe_TX_PLL_0\PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_CCC_C0\PF_CCC_C0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1598490682</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1598490682</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\CCC_0\PF_DDR4_SS_CCC_0_PF_CCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351057</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\DDRCTRL_0\CoreDDRMemCtrlr_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351058</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\DDRCTRL_0\sdram_lb_defines_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351057</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\DLL_0\PF_DDR4_SS_DLL_0_PF_CCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351058</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\PF_DDR4_SS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351058</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350998</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350996</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350997</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350997</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350999</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351000</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351001</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351002</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351002</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351003</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351004</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351005</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_REF_CLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351005</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351006</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_WE_N\PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351007</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351011</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351010</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351009</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351011</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351012</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351012</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351013</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351015</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351014</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351014</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351016</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351018</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_RESET\PF_RESET.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350303</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350303</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350381</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350381</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350381</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350381</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\PF_TPSRAM_AHB_AXI_0\SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350382</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\SRAM_AXI.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350382</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\top\top.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1672844544</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tpsram\tpsram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374468</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tpsram\tpsram_0\tpsram_tpsram_0_PF_TPSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374468</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\UART_SD\UART_SD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374468</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\AXI4DMA_INIT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\AXI_IO_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\CMD_CTRLR.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\Debounce.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\PATTERN_GEN_CHECKER.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\SW_Debounce.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>constraint\top_derived_constraints.sdc</path><type>SDC_ROOT</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1672845811</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\top_vm.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1672846169</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files><file><path>synthesis\top.vm</path><type>VM</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1672846167</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></output_files><report_files><file><path>synthesis\synplify.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\top.srr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\top.areasrr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\run_options.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\top_dsp_rpt.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\top_ram_rpt.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_compile_netlist_resources.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_compile_netlist_hier_resources.csv</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_compile_netlist_combinational_loops.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_rwnetlist.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_compile_netlist.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\top_cdc.csv</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_compile_ioff.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SPM_OTP" library="Tool" name="SPMG5OTP" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="permanently_disable_debugging">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_dpk">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_factory_access">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_prog_interfaces">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_upk1">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_disable_upk2">false</spirit:hwParameter><spirit:hwParameter spirit:name="permanently_write_protect_fabric">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SPM" library="Tool" name="SPMG5" state="0" vendor="Actel" version="1.0.102"><configuration><spirit:hwParameter spirit:name="back_level_protection">true</spirit:hwParameter><spirit:hwParameter spirit:name="debug_passkey"/><spirit:hwParameter spirit:name="disable_authenticate_action">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_autoprog_iap_services">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_debug_jtag_boundary_scan">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_debug_read_temp_volt">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_debug_ujtag">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_external_digest_check">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_ext_zeroization">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_jtag">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_program_action">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_puf_emulation">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_smartdebug_debug">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_smartdebug_live_probe">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_smartdebug_snvm">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_spi_slave">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_1">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_2">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_verify_action">false</spirit:hwParameter><spirit:hwParameter spirit:name="fabric_update_protection">open</spirit:hwParameter><spirit:hwParameter spirit:name="security_factory_access">open</spirit:hwParameter><spirit:hwParameter spirit:name="security_key_mode">default</spirit:hwParameter><spirit:hwParameter spirit:name="snvm_update_protection">open</spirit:hwParameter><spirit:hwParameter spirit:name="user_encryption_key_1"/><spirit:hwParameter spirit:name="user_encryption_key_2"/><spirit:hwParameter spirit:name="user_passkey_1"/><spirit:hwParameter spirit:name="user_passkey_2"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SMARTDEBUG" library="Tool" name="SmartDebug" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SELECT_PROGRAMMER" library="Tool" name="SelectProgrammer" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAMMER_INFO" library="Tool" name="ProgrammerInfo" state="0" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="flashpro3_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_vpump">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_vpump">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_vpump">ON</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_force_sck_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_force_tck_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_sck_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_tck_freq">400000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_vpump">ON</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="NLVIEW" library="Tool" name="NetlistViewer" state="0" vendor="Actel" version="1.0.0"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="IO_PROGRAMMING_STATE" library="Tool" name="IoProgramState" state="0" vendor="Actel" version="1.0.103"><configuration><spirit:hwParameter spirit:name="ios_file"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="INIT_LOCK_G5" library="Tool" name="g5lock" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="CONFIGURATION_OVERRIDE_FILE"/><spirit:hwParameter spirit:name="INIT_LOCK_FILE"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATE_SPI_FLASH_IMAGE" library="Tool" name="GenerateSpiFlashImage" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAM_SPI_FLASH_IMAGE" library="Tool" name="ProgramSpiFlashG5" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="spi_flash_prog_action"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORT_SPIFLASH" library="Tool" name="ExportSpiFlashImage" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTNETLIST" library="Tool" name="netlist_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="EXPORT_HDL_TYPE">VERILOG</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTDEVMEMINIT" library="Tool" name="ExportDevMemInit" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITIO_PRESYNTH" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITFLOORPLAN_PRECOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITCP_POSTCOMPILE" library="Tool" name="ChipPlanner" state="0" vendor="Actel" version="1.0.102"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="DEV_MEM_INIT" library="Tool" name="DeviceAndMemoryInitialization" state="0" vendor="Actel" version="1.0.27"><configuration><spirit:hwParameter spirit:name="DEV_MEM_INIT_AUTO_CALIB_TIMEOUT">3000</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_FIRST_STAGE_START_ADDRESS">00000000</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_OVERRIDE_FILE"/><spirit:hwParameter spirit:name="DEV_MEM_INIT_RAMS_BROADCAST_OPTION">1</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_SECOND_STAGE_MEMORY_TYPE_REPLACE_FLOW"/><spirit:hwParameter spirit:name="DEV_MEM_INIT_SNVM_SECOND_STAGE_START_ADDRESS">00000000</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_SPI_BINDING">SPIFLASH_NO_BINDING_PLAINTEXT</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_SPI_CLOCK_DIVIDER">0</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_SPI_SECOND_STAGE_START_ADDRESS">00000400</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_TIMEOUT">255</spirit:hwParameter><spirit:hwParameter spirit:name="DEV_MEM_INIT_UPROM_SECOND_STAGE_START_ADDRESS">00000000</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CORES_MANAGEMENT" library="Tool" name="Viewandgeneratecores" state="0" vendor="Actel" version="1.0.10"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONSTRAINT_MANAGEMENT" library="Tool" name="Constraintmanagement" state="0" vendor="Actel" version="1.0.10"><configuration/><input_files><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_defaultslavesm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257324</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257300</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257300</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257300</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670257300</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1649234903</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1649234903</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1649234903</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1632843445</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_LSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_registers.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670258092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177113</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1642177180</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\PF_NGMUX\1.0.101\ICB_NGMUX_pre_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1581374464</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\PF_NGMUX\1.0.101\ICB_NGMUX_syn_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1581374464</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1635774720</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AHBtoAPB\AHBtoAPB.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350035</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AXI4_Interconnect\AXI4_Interconnect.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350013</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AXItoAHBL\AXItoAHBL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350921</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\core\CoreAXItoAHBL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350921</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\AXItoAPB\AXItoAPB.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CLK_DIV2\CLK_DIV2.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CLK_DIV2\CLK_DIV2_0\CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreAXI4_Lite\CoreAXI4_Lite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_stream_slave_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_cache.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_control_registers.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ctrl_if_mux_cdc.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_controller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_start_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_tran_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dscrptr_src_mux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_fixed_priority_arbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_0_ControllerFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_1_ControllerFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_2_ControllerFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_3_ControllerFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_queue.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_utility_functions.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_bd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_cache.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350808</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350807</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350810</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350809</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350809</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350808</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350809</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreDMA_IO_CTRL\CoreDMA_IO_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_AHBL\Core_AHBL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350056</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350055</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_APB\Core_APB.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350882</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\Clock_gen.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\fifo_256x8_g5.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350205</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\NGMUX\NGMUX.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\NGMUX\NGMUX_0\NGMUX_NGMUX_0_PF_NGMUX.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\OSC_160MHz\OSC_160MHz.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\OSC_160MHz\OSC_160MHz_0\OSC_160MHz_OSC_160MHz_0_PF_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350555</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_EP\PCIe_EP.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350555</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350554</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350262</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR_0\PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350262</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_TL_CLK\PCIe_TL_CLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1600370880</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_TX_PLL\PCIe_TX_PLL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PCIe_TX_PLL\PCIe_TX_PLL_0\PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_CCC_C0\PF_CCC_C0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1598490682</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1598490682</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\CCC_0\PF_DDR4_SS_CCC_0_PF_CCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351057</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\DDRCTRL_0\CoreDDRMemCtrlr_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351058</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\DDRCTRL_0\sdram_lb_defines_0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1670351057</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\DLL_0\PF_DDR4_SS_DLL_0_PF_CCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351058</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS\PF_DDR4_SS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351058</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350998</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350996</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350997</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350997</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350999</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351000</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351001</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351002</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351002</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351003</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351004</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351005</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_REF_CLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351005</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351006</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_WE_N\PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351007</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351008</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351011</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351010</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351009</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351011</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351012</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351012</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351013</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351015</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351014</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351014</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351016</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670351018</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_RESET\PF_RESET.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350303</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350303</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350381</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350381</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350381</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350381</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\PF_TPSRAM_AHB_AXI_0\SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350382</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\SRAM_AXI\SRAM_AXI.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1670350382</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\top\top.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1672844544</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tpsram\tpsram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374468</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\tpsram\tpsram_0\tpsram_tpsram_0_PF_TPSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374468</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\UART_SD\UART_SD.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374468</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\AXI4DMA_INIT.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\AXI_IO_CTRL.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\CMD_CTRLR.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\Debounce.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\PATTERN_GEN_CHECKER.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\SW_Debounce.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1581374472</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONFIGURE_PROG_OPTIONS" library="Tool" name="ConfigureProgOptionsG5Tool" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="back_level_version">0</spirit:hwParameter><spirit:hwParameter spirit:name="design_version">0</spirit:hwParameter><spirit:hwParameter spirit:name="silicon_signature"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONFIGURE_CHAIN" library="Tool" name="ConfigureChain" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONFIGURE_ACTION_PROCEDURES" library="Tool" name="ConfigureActionProcedures" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="prog_optional_procedures">""</spirit:hwParameter><spirit:hwParameter spirit:name="skip_recommended_procedures">""</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="COMPILE" library="Tool" name="g4compile" state="0" vendor="Actel" version="1.0.51"><configuration><spirit:hwParameter spirit:name="BLOCK_MODE">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_PLACEMENT_CONFLICTS">ERROR</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_ROUTING_CONFLICTS">LOCK</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_COUNT">36</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MAX_FANOUT_DATA_MOVE">5000</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MAX_RCLKINT_INSERTION">16</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT">1000</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="LANGUAGE">verilog</spirit:hwParameter><spirit:hwParameter spirit:name="LIB">UserBlock</spirit:hwParameter><spirit:hwParameter spirit:name="NAME">Block</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter><spirit:hwParameter spirit:name="VENDOR">Company</spirit:hwParameter><spirit:hwParameter spirit:name="VERSION">1.0</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="false" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PLACEROUTE" library="Tool" name="g5layout_placer" state="1" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="DELAY_ANALYSIS">MAX</spirit:hwParameter><spirit:hwParameter spirit:name="EFFORT_LEVEL">false</spirit:hwParameter><spirit:hwParameter spirit:name="GB_DEMOTION">true</spirit:hwParameter><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="IOREG_COMBINING">false</spirit:hwParameter><spirit:hwParameter spirit:name="MULTI_PASS_CRITERIA">VIOLATIONS</spirit:hwParameter><spirit:hwParameter spirit:name="MULTI_PASS_LAYOUT">false</spirit:hwParameter><spirit:hwParameter spirit:name="NUM_MULTI_PASSES">5</spirit:hwParameter><spirit:hwParameter spirit:name="PDPR">false</spirit:hwParameter><spirit:hwParameter spirit:name="RANDOM_SEED">0</spirit:hwParameter><spirit:hwParameter spirit:name="REPAIR_MIN_DELAY">false</spirit:hwParameter><spirit:hwParameter spirit:name="REPLICATION">false</spirit:hwParameter><spirit:hwParameter spirit:name="RGB_COUNT">18</spirit:hwParameter><spirit:hwParameter spirit:name="SLACK_CRITERIA">WORST_SLACK</spirit:hwParameter><spirit:hwParameter spirit:name="SPECIFIC_CLOCK"/><spirit:hwParameter spirit:name="START_SEED_INDEX">1</spirit:hwParameter><spirit:hwParameter spirit:name="STOP_ON_FIRST_PASS">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter><spirit:hwParameter spirit:name="USE_RAM_MATH_INTERFACE_LOGIC">true</spirit:hwParameter></configuration><input_files><file><path>constraint\io\user.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1672845729</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>constraint\fp\user.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1598493916</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\top_vm.sdc</path><type>SDC_SYN</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1672846169</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>constraint\top_derived_constraints.sdc</path><type>SDC_PRJ</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1672845811</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files/><report_files><file><path>designer\top\top_glb_net_report.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_mindelay_repair_report.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_iteration_summary.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_layout_combinational_loops.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_place_and_route_constraint_coverage.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\place_and_route_jitter_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_pinrpt_name.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_pinrpt_number.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_pinrpt_boardlayout.csv</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_pinrpt_boardlayout.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_bankrpt.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_delayinstance.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_layout_ioff.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\top_layout_log.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATEDEBUGDATA" library="Tool" name="g4layout_mapper" state="0" vendor="Actel" version="1.0.2"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="g4layout_mapper" state="1" vendor="Actel" version="1.0.2"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATE_INIT_DATA" library="Tool" name="GenerateInitializationData" state="1" vendor="Actel" version="1.0.20"><configuration/><input_files/><output_files/><report_files><file><path>designer\top\Design_Initialization_Data_Report.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\top\Design_Initialization_Data_Report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTSMARTDEBUGDATA" library="Tool" name="ExportSmartDebugDataG5" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTJOBDATA" library="Tool" name="ExportJobDataG5" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTPROGRAMMINGJOB" library="Tool" name="ExportProgJobG5" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgFileG5" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATEPROGRAMMINGFILE" library="Tool" name="GenerateBitstreamG5" state="4" vendor="Actel" version="1.0.102"><configuration><spirit:hwParameter spirit:name="program_fabric">true</spirit:hwParameter><spirit:hwParameter spirit:name="program_security">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_snvm">true</spirit:hwParameter><spirit:hwParameter spirit:name="sanitize_snvm">false</spirit:hwParameter></configuration><input_files/><output_files><file><path>designer\top\top.ipd</path><type>FPRO</type><fileset>PROG_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></output_files><report_files><file><path>designer\top\top_fp\top_generateBitstream.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDeviceG5" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="prog_action"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTSDF" library="Tool" name="g4ba" state="0" vendor="Actel" version="1.0.13"><configuration><spirit:hwParameter spirit:name="DELAY_TYPE">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTG5IBIS" library="Tool" name="ExportG5IBIS" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTBSDL" library="Tool" name="ExportBSDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTPIN" library="Tool" name="pinrpt" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SSNANALYZER" library="Tool" name="SSNAnalyzer" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="VERIFYPOWER" library="Tool" name="SmartPower" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="VERIFYTIMING_ST" library="Tool" name="st_analysis_st" state="0" vendor="Actel" version="1.0.0"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="false" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="VERIFYTIMING" library="Tool" name="st_analysis" state="0" vendor="Actel" version="1.0.18"><configuration><spirit:hwParameter spirit:name="CONSTRAINTS_COVERAGE">true</spirit:hwParameter><spirit:hwParameter spirit:name="FORMAT">XML</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_EXPANDED_PATHS_TIMING">1</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_EXPANDED_PATHS_VIOLATION">0</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PARALLEL_PATHS_TIMING">1</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PARALLEL_PATHS_VIOLATION">1</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PATHS_INTERACTIVE_REPORT">1000</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PATHS_TIMING">5</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PATHS_VIOLATION">20</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="SLACK_THRESHOLD_VIOLATION">0.0</spirit:hwParameter><spirit:hwParameter spirit:name="SMART_INTERACTIVE">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool></toolSetting>