$date
	Sat Oct 31 00:59:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " EN $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module A1 $end
$var wire 1 ' D $end
$var wire 1 " EN $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 ( KN $end
$var wire 1 ) QN $end
$var wire 1 * Y1 $end
$var wire 1 + Y2 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module A1 $end
$var wire 1 ' C $end
$var wire 1 " EN $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 ! D $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#2
0'
0*
1)
0!
1(
0+
0$
0#
1"
1&
0%
#3
1%
#4
0%
#5
1%
#6
0%
#7
1%
0&
#8
0%
#9
1%
#10
0%
#11
1%
#12
1'
1+
0%
1#
#13
0+
1*
0)
1!
1%
#14
0%
#15
1%
#16
0%
#17
0'
0*
0(
1%
1$
#18
0%
#19
1'
1+
1)
0!
1%
#20
0%
#21
0'
0+
0)
1!
1%
#22
0%
0#
#23
1)
0!
1%
#24
0%
#25
1%
#26
0%
#27
1'
1(
1+
1%
0$
1#
#28
0%
#29
0+
1*
0)
1!
1%
#30
0%
#31
1%
#32
0%
#33
1%
#34
0%
#35
1%
#36
0%
#37
1%
#38
0%
#39
1%
#40
0%
#41
1%
#42
0%
#43
1%
#44
0%
#45
1%
#46
0%
#47
1%
#48
0%
#49
1%
#50
0%
#51
1%
#52
0%
#53
1%
#54
0%
#55
1%
#56
0%
#57
1%
#58
0%
#59
1%
#60
0%
#61
1%
#62
0%
#63
1%
#64
0%
#65
1%
#66
0%
#67
1%
#68
0%
#69
1%
#70
0%
