
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.004011    1.914414    0.261759   15.878590 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      1.914414    0.000000   15.878590 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.746788    0.483730   16.362320 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.746788    0.000000   16.362320 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.362320   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250040   23.499960   library setup time
                                             23.499960   data required time
---------------------------------------------------------------------------------------------
                                             23.499960   data required time
                                            -16.362320   data arrival time
---------------------------------------------------------------------------------------------
                                              7.137640   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004783    1.765019    0.178941   15.795773 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      1.765019    0.000000   15.795773 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.558171    0.568926   16.364698 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.558171    0.000000   16.364698 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.364698   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.246924   23.503077   library setup time
                                             23.503077   data required time
---------------------------------------------------------------------------------------------
                                             23.503077   data required time
                                            -16.364698   data arrival time
---------------------------------------------------------------------------------------------
                                              7.138377   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004218    2.306123    0.159396   15.776227 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      2.306123    0.000000   15.776227 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002389    0.406266    0.321982   16.098209 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.406266    0.000000   16.098209 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.098209   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.236969   23.513031   library setup time
                                             23.513031   data required time
---------------------------------------------------------------------------------------------
                                             23.513031   data required time
                                            -16.098209   data arrival time
---------------------------------------------------------------------------------------------
                                              7.414821   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004672    1.657508   -0.135584   15.481247 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      1.657508    0.000000   15.481247 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002389    0.673893    0.585775   16.067022 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.673893    0.000000   16.067022 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.067022   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250372   23.499628   library setup time
                                             23.499628   data required time
---------------------------------------------------------------------------------------------
                                             23.499628   data required time
                                            -16.067022   data arrival time
---------------------------------------------------------------------------------------------
                                              7.432606   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004672    1.657508   -0.135584   15.481247 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      1.657508    0.000000   15.481247 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002389    0.673893    0.585775   16.067022 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.673893    0.000000   16.067022 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.067022   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250372   23.499628   library setup time
                                             23.499628   data required time
---------------------------------------------------------------------------------------------
                                             23.499628   data required time
                                            -16.067022   data arrival time
---------------------------------------------------------------------------------------------
                                              7.432606   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004783    1.660534   -0.132475   15.484356 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      1.660534    0.000000   15.484356 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.541037    0.548651   16.033007 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.541037    0.000000   16.033007 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.033007   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.245801   23.504198   library setup time
                                             23.504198   data required time
---------------------------------------------------------------------------------------------
                                             23.504198   data required time
                                            -16.033007   data arrival time
---------------------------------------------------------------------------------------------
                                              7.471192   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    1.109268   -0.350424   15.266407 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      1.109268    0.000000   15.266407 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.529463   15.795870 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.601050    0.000000   15.795870 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.795870   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.795870   data arrival time
---------------------------------------------------------------------------------------------
                                              7.704396   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    1.109268   -0.350424   15.266407 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      1.109268    0.000000   15.266407 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.529463   15.795870 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.601050    0.000000   15.795870 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.795870   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.795870   data arrival time
---------------------------------------------------------------------------------------------
                                              7.704396   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    1.109268   -0.350424   15.266407 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      1.109268    0.000000   15.266407 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.529463   15.795870 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.601050    0.000000   15.795870 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.795870   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.795870   data arrival time
---------------------------------------------------------------------------------------------
                                              7.704396   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    1.109268   -0.350424   15.266407 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      1.109268    0.000000   15.266407 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.529463   15.795870 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.601050    0.000000   15.795870 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.795870   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.795870   data arrival time
---------------------------------------------------------------------------------------------
                                              7.704396   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      1.104502    0.000000   15.261757 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.601050    0.000000   15.748377 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      1.104502    0.000000   15.261757 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.601050    0.000000   15.748377 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      1.104502    0.000000   15.261757 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.601050    0.000000   15.748377 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      1.104502    0.000000   15.261757 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.601050    0.000000   15.748377 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      1.104502    0.000000   15.261757 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.601050    0.000000   15.748377 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      1.104502    0.000000   15.261757 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.601050    0.000000   15.748377 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      1.104502    0.000000   15.261757 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.601050    0.000000   15.748377 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      1.104502    0.000000   15.261757 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.601050    0.000000   15.748377 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      1.104502    0.000000   15.261757 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.601050    0.000000   15.748377 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      1.104502    0.000000   15.261757 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.601050    0.000000   15.748377 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      1.104502    0.000000   15.261757 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.601050    0.000000   15.748377 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      1.104502    0.000000   15.261757 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.601050    0.000000   15.748377 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2219_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      1.104502    0.000000   15.261757 v _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.601050    0.000000   15.748377 ^ _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2238_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      1.104502    0.000000   15.261757 v _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.601050    0.000000   15.748377 ^ _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      1.104502    0.000000   15.261757 v _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.601050    0.000000   15.748377 ^ _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2249_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      1.104502    0.000000   15.261757 v _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.601050    0.000000   15.748377 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      1.104502    0.000000   15.261757 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.521849    0.000000   15.748377 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2096_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      1.104502    0.000000   15.261757 v _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.521849    0.000000   15.748377 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2183_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      1.104502    0.000000   15.261757 v _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.521849    0.000000   15.748377 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      1.104502    0.000000   15.261757 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.521849    0.000000   15.748377 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      1.104502    0.000000   15.261757 v _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.521849    0.000000   15.748377 ^ _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002389    0.212329    0.086480   15.703311 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.212329    0.000000   15.703311 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.703311   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249629   23.500370   library setup time
                                             23.500370   data required time
---------------------------------------------------------------------------------------------
                                             23.500370   data required time
                                            -15.703311   data arrival time
---------------------------------------------------------------------------------------------
                                              7.797059   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004287    1.095227   -0.364123   15.252708 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      1.095227    0.000000   15.252708 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.393601    0.423608   15.676316 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.393601    0.000000   15.676316 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.676316   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.236139   23.513861   library setup time
                                             23.513861   data required time
---------------------------------------------------------------------------------------------
                                             23.513861   data required time
                                            -15.676316   data arrival time
---------------------------------------------------------------------------------------------
                                              7.837544   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      1.091415    0.000000   15.248988 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.364252    0.000000   15.624361 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      1.091415    0.000000   15.248988 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.364252    0.000000   15.624361 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      1.091415    0.000000   15.248988 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.364252    0.000000   15.624361 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      1.091415    0.000000   15.248988 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.364252    0.000000   15.624361 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      1.091415    0.000000   15.248988 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.364252    0.000000   15.624361 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      1.091415    0.000000   15.248988 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.364252    0.000000   15.624361 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      1.091415    0.000000   15.248988 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.364252    0.000000   15.624361 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      1.091415    0.000000   15.248988 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.364252    0.000000   15.624361 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      1.091415    0.000000   15.248988 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.364252    0.000000   15.624361 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004804    1.114180   -0.345631   15.271200 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      1.114180    0.000000   15.271200 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.285729    0.289548   15.560748 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.285729    0.000000   15.560748 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.560748   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.227225   23.522776   library setup time
                                             23.522776   data required time
---------------------------------------------------------------------------------------------
                                             23.522776   data required time
                                            -15.560748   data arrival time
---------------------------------------------------------------------------------------------
                                              7.962028   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      1.319986    0.000000   15.134480 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.344453    0.000000   15.523582 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      1.319986    0.000000   15.134480 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.344453    0.000000   15.523582 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      1.319986    0.000000   15.134480 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.344453    0.000000   15.523582 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      1.319986    0.000000   15.134480 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.344453    0.000000   15.523582 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      1.319986    0.000000   15.134480 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.344453    0.000000   15.523582 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      1.319986    0.000000   15.134480 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.344453    0.000000   15.523582 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      1.319986    0.000000   15.134480 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.344453    0.000000   15.523582 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      1.319986    0.000000   15.134480 v _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.344453    0.000000   15.523582 ^ _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2188_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      1.319986    0.000000   15.134480 v _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.344453    0.000000   15.523582 ^ _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2199_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002389    1.295992   -0.676900   14.939931 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      1.295992    0.000000   14.939931 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.939931   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.633735   23.116264   library setup time
                                             23.116264   data required time
---------------------------------------------------------------------------------------------
                                             23.116264   data required time
                                            -14.939931   data arrival time
---------------------------------------------------------------------------------------------
                                              8.176334   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002389    1.137618   -0.785769   14.831062 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      1.137618    0.000000   14.831062 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.831062   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.578145   23.171854   library setup time
                                             23.171854   data required time
---------------------------------------------------------------------------------------------
                                             23.171854   data required time
                                            -14.831062   data arrival time
---------------------------------------------------------------------------------------------
                                              8.340793   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009453    0.880712    0.889109   10.953242 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.880712    0.000000   10.953242 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.730351    0.161002   11.114244 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.730351    0.000000   11.114244 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.114244   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.435126   23.314875   library setup time
                                             23.314875   data required time
---------------------------------------------------------------------------------------------
                                             23.314875   data required time
                                            -11.114244   data arrival time
---------------------------------------------------------------------------------------------
                                             12.200630   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009185    0.873500    0.882545   10.946677 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.873500    0.000000   10.946677 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.730351    0.161095   11.107773 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.730351    0.000000   11.107773 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.107773   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.435126   23.314875   library setup time
                                             23.314875   data required time
---------------------------------------------------------------------------------------------
                                             23.314875   data required time
                                            -11.107773   data arrival time
---------------------------------------------------------------------------------------------
                                             12.207102   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002789    0.725512    0.957276   11.021409 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.725512    0.000000   11.021409 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.127515    0.300316   11.321725 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.127515    0.000000   11.321725 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.321725   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.208677   23.541323   library setup time
                                             23.541323   data required time
---------------------------------------------------------------------------------------------
                                             23.541323   data required time
                                            -11.321725   data arrival time
---------------------------------------------------------------------------------------------
                                             12.219597   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004783    0.728781    0.753587   10.817719 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.728781    0.000000   10.817719 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007122    0.894351    0.218805   11.036524 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.894351    0.000000   11.036524 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.036524   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.492728   23.257273   library setup time
                                             23.257273   data required time
---------------------------------------------------------------------------------------------
                                             23.257273   data required time
                                            -11.036524   data arrival time
---------------------------------------------------------------------------------------------
                                             12.220748   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.840145    1.146471   11.210604 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.840145    0.000000   11.210604 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.210604   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249614   23.500387   library setup time
                                             23.500387   data required time
---------------------------------------------------------------------------------------------
                                             23.500387   data required time
                                            -11.210604   data arrival time
---------------------------------------------------------------------------------------------
                                             12.289783   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.840145    1.146471   11.210604 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.840145    0.000000   11.210604 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.210604   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249614   23.500387   library setup time
                                             23.500387   data required time
---------------------------------------------------------------------------------------------
                                             23.500387   data required time
                                            -11.210604   data arrival time
---------------------------------------------------------------------------------------------
                                             12.289783   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004540    0.970665    0.817802   10.881935 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.970665    0.000000   10.881935 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.391912    0.253384   11.135319 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.391912    0.000000   11.135319 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.135319   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.310763   23.439238   library setup time
                                             23.439238   data required time
---------------------------------------------------------------------------------------------
                                             23.439238   data required time
                                            -11.135319   data arrival time
---------------------------------------------------------------------------------------------
                                             12.303918   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006607    1.039368    0.878591   10.942724 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.039368    0.000000   10.942724 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002389    0.251260    0.142331   11.085055 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.251260    0.000000   11.085055 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.085055   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.262120   23.487881   library setup time
                                             23.487881   data required time
---------------------------------------------------------------------------------------------
                                             23.487881   data required time
                                            -11.085055   data arrival time
---------------------------------------------------------------------------------------------
                                             12.402825   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009608    0.884883    0.892905   10.957038 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.884883    0.000000   10.957038 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.239284    0.110306   11.067344 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.239284    0.000000   11.067344 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.067344   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.258277   23.491722   library setup time
                                             23.491722   data required time
---------------------------------------------------------------------------------------------
                                             23.491722   data required time
                                            -11.067344   data arrival time
---------------------------------------------------------------------------------------------
                                             12.424379   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009608    0.884883    0.892905   10.957038 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.884883    0.000000   10.957038 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.239284    0.110306   11.067344 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.239284    0.000000   11.067344 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.067344   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.258277   23.491722   library setup time
                                             23.491722   data required time
---------------------------------------------------------------------------------------------
                                             23.491722   data required time
                                            -11.067344   data arrival time
---------------------------------------------------------------------------------------------
                                             12.424379   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009474    0.881277    0.889624   10.953756 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.881277    0.000000   10.953756 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.238693    0.110316   11.064073 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.238693    0.000000   11.064073 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.064073   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.258088   23.491913   library setup time
                                             23.491913   data required time
---------------------------------------------------------------------------------------------
                                             23.491913   data required time
                                            -11.064073   data arrival time
---------------------------------------------------------------------------------------------
                                             12.427840   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009474    0.881277    0.889624   10.953756 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.881277    0.000000   10.953756 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.238693    0.110316   11.064073 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.238693    0.000000   11.064073 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.064073   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.258088   23.491913   library setup time
                                             23.491913   data required time
---------------------------------------------------------------------------------------------
                                             23.491913   data required time
                                            -11.064073   data arrival time
---------------------------------------------------------------------------------------------
                                             12.427840   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.705788    0.000000   11.004308 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.705788    0.000000   11.004308 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.705788    0.000000   11.004308 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.705788    0.000000   11.004308 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.705788    0.000000   11.004308 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.705788    0.000000   11.004308 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.705788    0.000000   11.004308 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.705788    0.000000   11.004308 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.705788    0.000000   11.004308 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.705788    0.000000   11.004308 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.705788    0.000000   11.004308 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.705788    0.000000   11.004308 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002389    1.204037    0.890138   10.954270 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      1.204037    0.000000   10.954270 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.954270   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.240973   23.509026   library setup time
                                             23.509026   data required time
---------------------------------------------------------------------------------------------
                                             23.509026   data required time
                                            -10.954270   data arrival time
---------------------------------------------------------------------------------------------
                                             12.554756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006607    1.039368    0.878591   10.942724 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.039368    0.000000   10.942724 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.942724   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.247870   23.502129   library setup time
                                             23.502129   data required time
---------------------------------------------------------------------------------------------
                                             23.502129   data required time
                                            -10.942724   data arrival time
---------------------------------------------------------------------------------------------
                                             12.559404   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089617    1.528957    1.522852    1.522852 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.528957    0.000000    1.522852 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014418    0.634817    0.339283    1.862135 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.634817    0.000000    1.862135 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014367    0.600262    0.470383    2.332519 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.600262    0.000000    2.332519 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014418    0.382912    0.230149    2.562668 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.382912    0.000000    2.562668 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018694    0.715654    0.491395    3.054063 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.715654    0.000000    3.054063 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008689    0.532609    0.312349    3.366412 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.532609    0.000000    3.366412 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008769    0.760879    0.567269    3.933681 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.760879    0.000000    3.933681 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013824    0.353834    0.226516    4.160197 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.353834    0.000000    4.160197 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014351    0.629245    0.443928    4.604125 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.629245    0.000000    4.604125 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014371    0.506106    0.341143    4.945268 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.506106    0.000000    4.945268 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.009869    0.777572    0.493946    5.439215 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.777572    0.000000    5.439215 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.007498    0.386574    0.256756    5.695970 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.386574    0.000000    5.695970 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.013880    0.953831    0.550323    6.246294 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0773_ (net)
                      0.953831    0.000000    6.246294 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002789    0.335623    0.182231    6.428524 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.335623    0.000000    6.428524 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.014739    0.211975    0.404925    6.833449 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.211975    0.000000    6.833449 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.011358    0.851348    0.479198    7.312647 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0799_ (net)
                      0.851348    0.000000    7.312647 ^ _1422_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004011    0.775245    0.183082    7.495728 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.775245    0.000000    7.495728 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.357075    0.328046    7.823775 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.357075    0.000000    7.823775 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.823775   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233746   23.516254   library setup time
                                             23.516254   data required time
---------------------------------------------------------------------------------------------
                                             23.516254   data required time
                                             -7.823775   data arrival time
---------------------------------------------------------------------------------------------
                                             15.692479   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.407401    0.427920    7.493475 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.407401    0.000000    7.493475 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.493475   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.237044   23.512957   library setup time
                                             23.512957   data required time
---------------------------------------------------------------------------------------------
                                             23.512957   data required time
                                             -7.493475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.019482   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.407401    0.427920    7.493475 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.407401    0.000000    7.493475 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.493475   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.237044   23.512957   library setup time
                                             23.512957   data required time
---------------------------------------------------------------------------------------------
                                             23.512957   data required time
                                             -7.493475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.019482   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.407401    0.427920    7.493475 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.407401    0.000000    7.493475 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.493475   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.237044   23.512957   library setup time
                                             23.512957   data required time
---------------------------------------------------------------------------------------------
                                             23.512957   data required time
                                             -7.493475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.019482   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.395967    0.358908    7.424463 ^ _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.395967    0.000000    7.424463 ^ _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.424463   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.236294   23.513706   library setup time
                                             23.513706   data required time
---------------------------------------------------------------------------------------------
                                             23.513706   data required time
                                             -7.424463   data arrival time
---------------------------------------------------------------------------------------------
                                             16.089243   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.315056    0.348928    7.414483 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.315056    0.000000    7.414483 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.414483   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.230427   23.519573   library setup time
                                             23.519573   data required time
---------------------------------------------------------------------------------------------
                                             23.519573   data required time
                                             -7.414483   data arrival time
---------------------------------------------------------------------------------------------
                                             16.105089   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.315056    0.348928    7.414483 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.315056    0.000000    7.414483 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.414483   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.230427   23.519573   library setup time
                                             23.519573   data required time
---------------------------------------------------------------------------------------------
                                             23.519573   data required time
                                             -7.414483   data arrival time
---------------------------------------------------------------------------------------------
                                             16.105089   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008022    0.724810    0.175096    6.891786 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.724810    0.000000    6.891786 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.347252    0.320251    7.212037 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.347252    0.000000    7.212037 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.212037   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233102   23.516897   library setup time
                                             23.516897   data required time
---------------------------------------------------------------------------------------------
                                             23.516897   data required time
                                             -7.212037   data arrival time
---------------------------------------------------------------------------------------------
                                             16.304861   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008022    0.724810    0.175096    6.891786 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.724810    0.000000    6.891786 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.347252    0.320251    7.212037 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.347252    0.000000    7.212037 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.212037   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233102   23.516897   library setup time
                                             23.516897   data required time
---------------------------------------------------------------------------------------------
                                             23.516897   data required time
                                             -7.212037   data arrival time
---------------------------------------------------------------------------------------------
                                             16.304861   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089617    1.528957    1.522852    1.522852 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.528957    0.000000    1.522852 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014418    0.634817    0.339283    1.862135 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.634817    0.000000    1.862135 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014367    0.600262    0.470383    2.332519 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.600262    0.000000    2.332519 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014418    0.382912    0.230149    2.562668 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.382912    0.000000    2.562668 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018694    0.715654    0.491395    3.054063 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.715654    0.000000    3.054063 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008689    0.532609    0.312349    3.366412 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.532609    0.000000    3.366412 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008769    0.760879    0.567269    3.933681 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.760879    0.000000    3.933681 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013824    0.353834    0.226516    4.160197 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.353834    0.000000    4.160197 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014351    0.629245    0.443928    4.604125 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.629245    0.000000    4.604125 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014371    0.506106    0.341143    4.945268 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.506106    0.000000    4.945268 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.009869    0.777572    0.493946    5.439215 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.777572    0.000000    5.439215 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019386    0.470897    0.333240    5.772454 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.470897    0.000000    5.772454 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014121    0.576410    0.453932    6.226386 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      0.576410    0.000000    6.226386 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004526    0.262839    0.119730    6.346116 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.262839    0.000000    6.346116 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007448    0.244277    0.216048    6.562164 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.244277    0.000000    6.562164 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.002789    0.274196    0.365299    6.927463 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.274196    0.000000    6.927463 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.271150    7.198614 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.181572    0.000000    7.198614 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.198614   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.198614   data arrival time
---------------------------------------------------------------------------------------------
                                             16.335533   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004243    0.705850    0.185302    6.901991 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.705850    0.000000    6.901991 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.287762    0.252762    7.154753 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.287762    0.000000    7.154753 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.154753   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.227447   23.522554   library setup time
                                             23.522554   data required time
---------------------------------------------------------------------------------------------
                                             23.522554   data required time
                                             -7.154753   data arrival time
---------------------------------------------------------------------------------------------
                                             16.367800   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.181572    0.000000    7.129942 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.181572    0.000000    7.129942 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.181572    0.000000    7.129942 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.181572    0.000000    7.129942 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.181572    0.000000    7.129942 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.718789    0.000000    6.784215 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.346079    0.000000    7.103536 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.718789    0.000000    6.784215 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.346079    0.000000    7.103536 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.718789    0.000000    6.784215 v _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.346079    0.000000    7.103536 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.718789    0.000000    6.784215 v _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.346079    0.000000    7.103536 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.718789    0.000000    6.784215 v _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.346079    0.000000    7.103536 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.718789    0.000000    6.784215 v _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.346079    0.000000    7.103536 ^ _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.718789    0.000000    6.784215 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.346079    0.000000    7.103536 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.718789    0.000000    6.784215 v _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.346079    0.000000    7.103536 ^ _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.718789    0.000000    6.784215 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.346079    0.000000    7.103536 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.718789    0.000000    6.784215 v _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.346079    0.000000    7.103536 ^ _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.718789    0.000000    6.784215 v _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.346079    0.000000    7.103536 ^ _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.718789    0.000000    6.784215 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.346079    0.000000    7.103536 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.718789    0.000000    6.784215 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.346079    0.000000    7.103536 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.718789    0.000000    6.784215 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.346079    0.000000    7.103536 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.718789    0.000000    6.784215 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.346079    0.000000    7.103536 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.718789    0.000000    6.784215 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.346079    0.000000    7.103536 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004011    0.606562    0.070158    6.786848 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.606562    0.000000    6.786848 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.324566    0.301882    7.088730 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.324566    0.000000    7.088730 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.088730   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.231465   23.518536   library setup time
                                             23.518536   data required time
---------------------------------------------------------------------------------------------
                                             23.518536   data required time
                                             -7.088730   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429806   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004011    0.606562    0.070158    6.786848 v _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.606562    0.000000    6.786848 v _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.324566    0.301882    7.088730 ^ _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.324566    0.000000    7.088730 ^ _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.088730   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.231465   23.518536   library setup time
                                             23.518536   data required time
---------------------------------------------------------------------------------------------
                                             23.518536   data required time
                                             -7.088730   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429806   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004243    0.722559    0.072558    6.789247 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.722559    0.000000    6.789247 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.290898    0.255321    7.044568 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.290898    0.000000    7.044568 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.044568   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.227790   23.522211   library setup time
                                             23.522211   data required time
---------------------------------------------------------------------------------------------
                                             23.522211   data required time
                                             -7.044568   data arrival time
---------------------------------------------------------------------------------------------
                                             16.477642   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002389    0.160282    0.313400    7.030089 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.160282    0.000000    7.030089 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.030089   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232930   23.517071   library setup time
                                             23.517071   data required time
---------------------------------------------------------------------------------------------
                                             23.517071   data required time
                                             -7.030089   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486980   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002389    0.160282    0.313400    7.030089 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.160282    0.000000    7.030089 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.030089   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232930   23.517071   library setup time
                                             23.517071   data required time
---------------------------------------------------------------------------------------------
                                             23.517071   data required time
                                             -7.030089   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486980   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004243    0.613605    0.076372    6.793061 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.613605    0.000000    6.793061 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.270451    0.238610    7.031672 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.270451    0.000000    7.031672 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.031672   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.225557   23.524443   library setup time
                                             23.524443   data required time
---------------------------------------------------------------------------------------------
                                             23.524443   data required time
                                             -7.031672   data arrival time
---------------------------------------------------------------------------------------------
                                             16.492771   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1330_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004243    0.613605    0.076372    6.793061 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.613605    0.000000    6.793061 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.270451    0.238610    7.031672 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.270451    0.000000    7.031672 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.031672   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.225557   23.524443   library setup time
                                             23.524443   data required time
---------------------------------------------------------------------------------------------
                                             23.524443   data required time
                                             -7.031672   data arrival time
---------------------------------------------------------------------------------------------
                                             16.492771   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.187560    3.145477    2.432411    2.432411 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      3.145477    0.000000    2.432411 ^ pll_out (out)
                                              2.432411   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.432411   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517588   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004218    0.722152    0.072015    6.788705 v _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.722152    0.000000    6.788705 v _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002389    0.208577    0.180030    6.968735 ^ _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.208577    0.000000    6.968735 ^ _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.968735   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.218802   23.531197   library setup time
                                             23.531197   data required time
---------------------------------------------------------------------------------------------
                                             23.531197   data required time
                                             -6.968735   data arrival time
---------------------------------------------------------------------------------------------
                                             16.562462   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.205462    2.042558    1.212412    6.012413 v rst_n (in)
                                                         rst_n (net)
                      2.042558    0.000000    6.012413 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.012413   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.885317   22.864683   library setup time
                                             22.864683   data required time
---------------------------------------------------------------------------------------------
                                             22.864683   data required time
                                             -6.012413   data arrival time
---------------------------------------------------------------------------------------------
                                             16.852272   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021727    0.412213    0.896245    0.896245 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.412213    0.000000    0.896245 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    1.259555    0.882754    1.778999 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      1.259555    0.000000    1.778999 ^ debug_dco_word[0] (out)
                                              1.778999   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.778999   data arrival time
---------------------------------------------------------------------------------------------
                                             17.171001   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098703    1.678645    1.607126    1.607126 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.678645    0.000000    1.607126 ^ debug_dco_word[18] (out)
                                              1.607126   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.607126   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342873   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    1.609594    1.568195    1.568195 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      1.609594    0.000000    1.568195 ^ debug_dco_word[13] (out)
                                              1.568195   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.568195   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381805   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    1.609594    1.568195    1.568195 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      1.609594    0.000000    1.568195 ^ debug_dco_word[17] (out)
                                              1.568195   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.568195   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381805   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    1.609594    1.568195    1.568195 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      1.609594    0.000000    1.568195 ^ debug_dco_word[21] (out)
                                              1.568195   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.568195   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381805   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094492    1.609232    1.567991    1.567991 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      1.609232    0.000000    1.567991 ^ debug_dco_word[8] (out)
                                              1.567991   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.567991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.382010   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094147    1.603545    1.564785    1.564785 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      1.603545    0.000000    1.564785 ^ debug_dco_word[11] (out)
                                              1.564785   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.564785   data arrival time
---------------------------------------------------------------------------------------------
                                             17.385216   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094002    1.601154    1.563437    1.563437 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      1.601154    0.000000    1.563437 ^ debug_dco_word[9] (out)
                                              1.563437   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.563437   data arrival time
---------------------------------------------------------------------------------------------
                                             17.386562   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    1.600034    1.562805    1.562805 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      1.600034    0.000000    1.562805 ^ debug_dco_word[14] (out)
                                              1.562805   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.562805   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387194   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    1.600034    1.562805    1.562805 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      1.600034    0.000000    1.562805 ^ debug_dco_word[26] (out)
                                              1.562805   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.562805   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387194   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    1.600034    1.562805    1.562805 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      1.600034    0.000000    1.562805 ^ debug_dco_word[6] (out)
                                              1.562805   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.562805   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387194   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093874    1.599045    1.562248    1.562248 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      1.599045    0.000000    1.562248 ^ debug_dco_word[22] (out)
                                              1.562248   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.562248   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387753   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091961    1.567526    1.544499    1.544499 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      1.567526    0.000000    1.544499 ^ debug_dco_word[5] (out)
                                              1.544499   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.544499   data arrival time
---------------------------------------------------------------------------------------------
                                             17.405500   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091745    1.563972    1.542504    1.542504 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.563972    0.000000    1.542504 ^ debug_dco_word[29] (out)
                                              1.542504   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.542504   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407495   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091657    1.562524    1.541692    1.541692 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      1.562524    0.000000    1.541692 ^ debug_dco_word[19] (out)
                                              1.541692   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.541692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.408308   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089836    1.532561    1.524874    1.524874 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      1.532561    0.000000    1.524874 ^ debug_dco_word[7] (out)
                                              1.524874   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.524874   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425125   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089691    1.530175    1.523535    1.523535 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      1.530175    0.000000    1.523535 ^ debug_dco_word[28] (out)
                                              1.523535   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.523535   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426464   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    1.530125    1.523508    1.523508 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      1.530125    0.000000    1.523508 ^ debug_dco_word[10] (out)
                                              1.523508   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.523508   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426491   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    1.530125    1.523508    1.523508 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      1.530125    0.000000    1.523508 ^ debug_dco_word[20] (out)
                                              1.523508   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.523508   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426491   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    1.530125    1.523508    1.523508 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      1.530125    0.000000    1.523508 ^ debug_dco_word[3] (out)
                                              1.523508   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.523508   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426491   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089617    1.528957    1.522852    1.522852 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.528957    0.000000    1.522852 ^ debug_dco_word[1] (out)
                                              1.522852   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.522852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.427149   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089600    1.528678    1.522695    1.522695 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      1.528678    0.000000    1.522695 ^ debug_dco_word[12] (out)
                                              1.522695   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.522695   data arrival time
---------------------------------------------------------------------------------------------
                                             17.427305   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089407    1.525502    1.520912    1.520912 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      1.525502    0.000000    1.520912 ^ debug_dco_word[15] (out)
                                              1.520912   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.520912   data arrival time
---------------------------------------------------------------------------------------------
                                             17.429087   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089105    1.520532    1.518123    1.518123 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      1.520532    0.000000    1.518123 ^ debug_dco_word[16] (out)
                                              1.518123   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.518123   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431877   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089105    1.520532    1.518123    1.518123 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      1.520532    0.000000    1.518123 ^ debug_dco_word[24] (out)
                                              1.518123   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.518123   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431877   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087954    1.501593    1.507494    1.507494 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      1.501593    0.000000    1.507494 ^ debug_dco_word[2] (out)
                                              1.507494   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.507494   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442507   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087954    1.501593    1.507494    1.507494 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      1.501593    0.000000    1.507494 ^ debug_dco_word[4] (out)
                                              1.507494   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.507494   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442507   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087951    1.501544    1.507466    1.507466 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      1.501544    0.000000    1.507466 ^ debug_dco_word[30] (out)
                                              1.507466   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.507466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442533   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086483    1.477389    1.493909    1.493909 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      1.477389    0.000000    1.493909 ^ debug_dco_word[27] (out)
                                              1.493909   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.493909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.456091   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085164    1.455685    1.481727    1.481727 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      1.455685    0.000000    1.481727 ^ debug_dco_word[23] (out)
                                              1.481727   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.481727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468273   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.085165    1.455702    1.481737    1.481737 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      1.455702    0.000000    1.481737 ^ debug_dco_word[31] (out)
                                              1.481737   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.481737   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468262   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085019    1.453300    1.480388    1.480388 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      1.453300    0.000000    1.480388 ^ debug_dco_word[25] (out)
                                              1.480388   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.480388   data arrival time
---------------------------------------------------------------------------------------------
                                             17.469610   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077128    1.323458    1.407513    1.407513 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      1.323458    0.000000    1.407513 ^ lock_detect (out)
                                              1.407513   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.407513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.542486   slack (MET)



