hls:0.0362531620558
synthesis:0.0252563442699
datapath:0.0169116108137
scheduling:0.0124070918395
allocation:0.0109790519626
behavioral:0.010960431567
testability:0.01066256988
binding:0.0100814266442
ilp:0.00598925251655
register:0.00586421446777
multiport:0.00585453965624
interconnection:0.00506954362797
functional:0.00500907636238
units:0.00497043689722
automation:0.00419326761087
hardware:0.00390588197689
cdfg:0.00363769384534
asap:0.00344208833957
registers:0.00338278073483
rt:0.00327614130888
resource:0.00326705661592
vlsi:0.00326565330063
fds:0.00322131424326
alap:0.00316979868552
storage:0.00313788802849
controller:0.00312842056037
transformations:0.00306492757057
designs:0.00272511803007
scheduled:0.00272511803007
sequencer:0.00267835958277
phideo:0.00267250050935
mabal:0.00267250050935
insyn:0.00267250050935
flow:0.00260771126375
genetic:0.00258018918042
synthesizer:0.00253583894842
olympus:0.00241598568244
wiring:0.0023345402087
busses:0.0023345402087
constructive:0.00227388994629
synthesized:0.00222344153399
asics:0.0021912942039
asic:0.0021912942039
multiplexors:0.00215920209145
dsp:0.00204758831805
targeted:0.00204204114603
interconnect:0.00200884561059
floorplanning:0.00200876968708
circuit:0.00198810181358
transfer:0.00197737415515
clique:0.00197223544312
folding:0.00196804973922
bipartite:0.00192634504613
syntactic:0.00191636626164
schedule:0.00191507245999
power:0.00184012415977
estimation:0.00181856388093
partitioning:0.00181259297555
neural:0.00180871853136
verilog:0.00178334216358
hdl:0.00178334216358
callas:0.00178166700623
dhodhi:0.00178166700623
psga:0.00178166700623
rephasing:0.00178166700623
fpics:0.00178166700623
ansa:0.00178166700623
economakos:0.00178166700623
ripping:0.00178166700623
reliability:0.00173416601913
knight:0.00172104416978
pipelining:0.0016937575949
activity:0.00169291933589
height:0.00168611259722
subtasks:0.00164347065293
logic:0.0016417601873
oscar:0.00162078746308
kountouris:0.00161065712163
formulation:0.00159062893716
dfg:0.00155989194276
surveyed:0.00155989194276
constructs:0.0015560856359
vhdl:0.00154158298574
module:0.00152848133535
bus:0.00152575647819
programmable:0.00151509810896
regularity:0.00151337731914
kurdahi:0.00151054841899
multichip:0.00151054841899
cathedral:0.00151054841899
mimola:0.00151054841899
wolinski:0.00151054841899
delay:0.00150111822467
schedules:0.00148331432798
constrained:0.00147591274345
conditional:0.00147275418392
timing:0.00146719608947
rtl:0.00146126503344
exploration:0.00146011609281
tradeoff:0.00145442812252
digital:0.00144602630651
apostolos:0.00143946806097
clock:0.00140741147227
optimizations:0.00139327326551
papakonstantinou:0.00138429355457
layout:0.00133906345733
variances:0.00133822054811
dissipation:0.00133822054811
chips:0.00132781637112
buses:0.00132781637112
matching:0.00131035114433
consumption:0.00130082924442
transfers:0.00129511754255
compiler:0.00128449140995
switches:0.00128386302192
carriers:0.00126791947421
architect:0.00126791947421
submicron:0.00126791947421
pacific:0.00126182836236
tasks:0.00126170975886
exploiting:0.00124753350194
ic:0.00124484134195
trade:0.00124130188464
rescheduling:0.00123871130061
segment:0.00123324602727
pipelined:0.00121563254062
interdependent:0.00121256461511
self:0.00120130509677
silicon:0.00119785050331
minimization:0.00119771475956
ly:0.00118889477572
retiming:0.00118889477572
asia:0.00118334126587
scan:0.00118195700446
routing:0.00116889709482
raghunathan:0.00114736277986
ramanujam:0.00114736277986
era:0.00114736277986
enhancing:0.0011427144005
hyper:0.00113632358172
profiler:0.00112891798164
workbench:0.00112891798164
chip:0.00111564479598
refinement:0.00111551658687
controllability:0.00111173370463
fpgas:0.00111173370463
hot:0.00110579536304
recovering:0.00110579536304
yokohama:0.00108052497539
algorithmic:0.0010793309517
switching:0.00106736926464
modules:0.00106736926464
checkpoints:0.001066256988
chaudhuri:0.001066256988
compilation:0.00105967829375
area:0.00105302769869
simultaneous:0.00104458308804
christophe:0.00103992796184
fpga:0.00103992796184
hierarchical:0.00103845456637
rapid:0.00103715793186
architectural:0.00102619323392
incorporating:0.00102619323392
operands:0.00102584135379
gate:0.00102102057301
electronic:0.00101541513534
capacitance:0.00100493837188
unit:0.000987482842915
checkpoint:0.000984024869611
carrier:0.000974176688959
codesign:0.000974176688959
minimizing:0.000962927844462
iterative:0.000957693442593
cliques:0.000938179295076
capable:0.000925736316804
transforming:0.000923009651547
emulation:0.000921907920807
competitive:0.000915453886911
south:0.000911724405462
todaes:0.000906600612591
loop:0.000905468997124
objective:0.000897632869734
simulated:0.000893993930964
advance:0.000892413269498
annealing:0.000892147032071
ewering:0.000890833503117
mechantronic:0.000890833503117
testabil:0.000890833503117
aloqeely:0.000890833503117
oikonomakos:0.000890833503117
munch:0.000890833503117
bruni:0.000890833503117
yuyama:0.000890833503117
fpic:0.000890833503117
plicate:0.000890833503117
mav:0.000890833503117
panagopoulos:0.000890833503117
najaf:0.000890833503117
coactive:0.000890833503117
rudnick:0.000890833503117
level synthesis:0.0273945533409
high level:0.0167279182683
control steps:0.0119894525661
behavioral description:0.010383481201
control step:0.0100775182651
low power:0.00989216798469
functional units:0.00899492058806
datapath synthesis:0.00840927547739
flow graph:0.00837026987072
unit binding:0.00801848963522
multiport memory:0.0078113123729
data path:0.00772588691485
register transfer:0.00619431982034
transfer level:0.00602705176633
functional unit:0.00594361978852
hls systems:0.00585848427968
constrained scheduling:0.00575858186579
storage units:0.00534565975681
design space:0.00533194198769
design automation:0.00512844412304
scheduling problem:0.00497195050302
clique partitioning:0.00488207023306
allocation problem:0.00449425721837
datapath allocation:0.00445471646401
behavioral synthesis:0.00438564937493
path synthesis:0.00431893639934
ilp formulation:0.0041533924804
unit allocation:0.00402713906274
scheduling allocation:0.00402713906274
partial scan:0.00390565618645
functional storage:0.00390565618645
ilp approach:0.00388941016093
synthesis system:0.00380422721218
tree height:0.00377683646171
register allocation:0.00368508160764
interconnection units:0.00356377317121
resource binding:0.00336371019096
power vlsi:0.00336371019096
data flow:0.0033177949363
synthesis scheduling:0.00322171125019
height reduction:0.00311152812874
data routing:0.00311152812874
edge algorithm:0.00311152812874
targeted towards:0.00311152812874
basic techniques:0.00294529768602
space genetic:0.00292924213984
affects controller:0.00292924213984
self recovering:0.00292924213984
regular iterative:0.00292924213984
controller delay:0.00292924213984
sequencer based:0.00292924213984
allocation affects:0.00292924213984
assigns operations:0.00292924213984
resource constrained:0.00291853490781
synthesis using:0.0028210476626
scheduling algorithm:0.00277798417309
automatic data:0.00276892832027
left edge:0.00276892832027
et al:0.00268374111078
hardware description:0.00267868967392
hardware specific:0.00267282987841
syntactic variances:0.00267282987841
simulated evolution:0.00267282987841
wiring delay:0.00267282987841
synthesis high:0.00267282987841
binding maps:0.00267282987841
alap scheduling:0.00267282987841
loop folding:0.00267282987841
switching activity:0.00256814698193
system design:0.00246542946389
based synthesis:0.00241628343764
space exploration:0.00233482792625
structural description:0.00233364609656
specific transformations:0.00233364609656
ic design:0.00233364609656
next operation:0.00233364609656
area overhead:0.00233364609656
genetic algorithm:0.00227622298246
logic synthesis:0.00227622298246
units e:0.00226610187703
storage elements:0.00226610187703
component library:0.00226610187703
description language:0.00225811422752
design flow:0.00220897326451
problem space:0.00220897326451
self testing:0.00220897326451
matching algorithm:0.00213277679508
power design:0.00211578574695
rt level:0.00211578574695
digital system:0.00211578574695
computing lower:0.00211578574695
memory modules:0.00211578574695
design constraints:0.00211578574695
power consumption:0.00209277450957
hardware synthesis:0.0020766962402
one subset:0.0020766962402
constructive approach:0.00204132260859
design process:0.00203240121014
system level:0.00201012444856
control flow:0.00198446149913
design techniques:0.0019792883887
scheduling algorithms:0.0019682922891
interconnection binding:0.00195282809323
problems chaudhuri:0.00195282809323
incremental tree:0.00195282809323
compiler like:0.00195282809323
macro models:0.00195282809323
using mabal:0.00195282809323
easy testability:0.00195282809323
hls tool:0.00195282809323
testability considerations:0.00195282809323
behavioral templates:0.00195282809323
partitioned busses:0.00195282809323
fds algorithm:0.00195282809323
incorporating testability:0.00195282809323
description onto:0.00195282809323
simultaneous functional:0.00195282809323
using bottom:0.00195282809323
dhodhi et:0.00195282809323
enhancing high:0.00195282809323
video algorithms:0.00195282809323
industrial extensions:0.00195282809323
various subtasks:0.00195282809323
folding 23:0.00195282809323
fast turn:0.00195282809323
based datapath:0.00195282809323
high level synthesis:0.0274788190634
register transfer level:0.00647920312047
scheduling and allocation:0.00564636066393
allocation and binding:0.00564636066393
functional unit binding:0.0051326324983
number of control:0.00503243514186
data flow graph:0.00464142549799
data path synthesis:0.0046200482844
resource constrained scheduling:0.0039324840783
automatic data path:0.00376424044262
left edge algorithm:0.00376424044262
tree height reduction:0.00376424044262
low power vlsi:0.00356421243821
scheduling and resource:0.00342225566625
synthesis for low:0.00331211867128
hardware description language:0.0030800321896
problem space genetic:0.00307957949898
space genetic algorithm:0.00307957949898
allocation affects controller:0.00307957949898
affects controller delay:0.00307957949898
storage and interconnection:0.00307957949898
regular iterative algorithms:0.00307957949898
hardware specific transformations:0.00307957949898
datapath allocation affects:0.00307957949898
partitioning for system:0.00282318033197
bottom up design:0.00282318033197
synthesis high level:0.00282318033197
design space exploration:0.00270732059098
activity and power:0.00267315932866
synthesis for testability:0.00267315932866
flow graph representation:0.00267315932866
asap and alap:0.00267315932866
time constrained scheduling:0.00256669174969
level synthesis scheduling:0.00256669174969
problem in high:0.00256669174969
units e g:0.00241658126624
computing lower bounds:0.00241658126624
level synthesis system:0.0023100241422
low power design:0.0023100241422
number of functional:0.00215973437349
binding and floorplanning:0.00205305299932
binding in datapath:0.00205305299932
extensions to university:0.00205305299932
algorithm for multiport:0.00205305299932
multiport memory minimization:0.00205305299932
survey some new:0.00205305299932
abstract behavioral descriptions:0.00205305299932
net based scheduling:0.00205305299932
enhancing high level:0.00205305299932
sequencer based datapath:0.00205305299932
system design high:0.00205305299932
design of register:0.00205305299932
testability using transformations:0.00205305299932
hot carrier reliability:0.00205305299932
array access based:0.00205305299932
incorporating testability considerations:0.00205305299932
fast and near:0.00205305299932
multiport memory allocation:0.00205305299932
synthesis specification partitioning:0.00205305299932
evolution to high:0.00205305299932
design high level:0.00205305299932
memory allocation problem:0.00205305299932
step of hls:0.00205305299932
rt level synthesis:0.00205305299932
method of automatic:0.00205305299932
minimization in datapath:0.00205305299932
hls design flow:0.00205305299932
datapath trade offs:0.00205305299932
blocks of straight:0.00205305299932
architect s workbench:0.00205305299932
fast turn around:0.00205305299932
traditional hls systems:0.00205305299932
allocation data path:0.00205305299932
constrained scheduling minimizes:0.00205305299932
reduction for high:0.00205305299932
steps for different:0.00205305299932
near optimal scheduling:0.00205305299932
flow for improved:0.00205305299932
dhodhi et al:0.00205305299932
loop folding 23:0.00205305299932
scheduling using behavioral:0.00205305299932
proposed a problem:0.00205305299932
university high level:0.00205305299932
deep submicron era:0.00205305299932
simultaneous functional unit:0.00205305299932
synthesis for easy:0.00205305299932
scheduling assigns operations:0.00205305299932
incremental tree height:0.00205305299932
systems high level:0.00205305299932
transfer level circuits:0.00205305299932
genetic algorithm psga:0.00205305299932
testing in high:0.00205305299932
hls for low:0.00205305299932
account as early:0.00205305299932
optimizations in high:0.00205305299932
