# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do Part2_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:25 on Apr 15,2018
# vlog -reportprogress 300 ./Part2.sv 
# -- Compiling module Part2
# -- Compiling module Part2_testbench
# 
# Top level modules:
# 	Part2_testbench
# End time: 14:57:25 on Apr 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Part2_testbench 
# Start time: 14:57:25 on Apr 15,2018
# Loading sv_std.std
# Loading work.Part2_testbench
# Loading work.Part2
# Loading work.Decoder_part2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Sw       HEX1    HEX0    LEDG
# 0        01      01      0
# 1        01      4f      1
# 2        01      12      2
# 3        01      06      3
# 4        01      4c      4
# 5        01      24      5
# 6        01      20      6
# 7        01      0f      7
# 8        01      00      8
# 9        01      04      9
# a        4f      01      a
# b        4f      4f      b
# c        4f      12      c
# d        4f      06      d
# e        4f      4c      e
# f        4f      24      f
# ** Note: $stop    : ./Part2.sv(96)
#    Time: 160 ps  Iteration: 0  Instance: /Part2_testbench
# Break in Module Part2_testbench at ./Part2.sv line 96
