
*** Running vivado
    with args -log c_addsub_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source c_addsub_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c_addsub_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 315.844 ; gain = 80.211
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [c:/Users/lenovo/Desktop/myproject/myproject/myproject.srcs/sources_1/ip/c_addsub_0/synth/c_addsub_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (7#1) [c:/Users/lenovo/Desktop/myproject/myproject/myproject.srcs/sources_1/ip/c_addsub_0/synth/c_addsub_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 360.902 ; gain = 125.270
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 360.902 ; gain = 125.270
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 698.941 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 698.941 ; gain = 463.309
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 698.941 ; gain = 463.309

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    22|
|3     |LUT3  |    35|
|4     |MUXCY |    53|
|5     |XORCY |    55|
|6     |FDRE  |   104|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 698.941 ; gain = 463.309
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 698.941 ; gain = 463.309
