{
   "name":"Nxpcase_testlist",
   "purpose":"all Nxp performances tests accessible with runsim -f $WORK_TOP/dv/full_sys/tb/runsim_nxpcase_testlist.json -l all or -l quick ",
            "_comment":"BY DEFAULT: 0ns latency on the DMI interface",
            "_comment1":"simulate with 100ns of latency: runsim -f $WORK_TOP/dv/full_sys/tb/runsim_nxpcase_testlist.json -d Nxp_100ns -l all -so \"k_ace_slave_read_data_chnl_delay_max=160,k_ace_slave_write_resp_chnl_delay_max=160,k_ace_slave_random_dly_dis=1\" ",
            "_comment2":"simulate READ only: runsim -f $WORK_TOP/dv/full_sys/tb/runsim_nxpcase_testlist.json -l 1CHI -so \"read_test=1\" ",
            "_comment3":"simulate WRITE only: runsim -f $WORK_TOP/dv/full_sys/tb/runsim_nxpcase_testlist.json -l 1CHI -so \"write_test=1\" ",
            "_comment4":"for ALL the case: DMI cache is enable, No way partitioning on the DMI cache, all transaction allocate the DMI cache",
            "_comment_label":" ######## LABEL OPTIONs Below ####################################",
            "_comment_label1":"all: all cases // quick: 1 case 1CHI,2CHI,1CHI_2IO,snoop and all latencies // 1CHI: only 1 CHI cases // 2CHI: only 2 CHIs cases",
            "_comment_label2":"all_BW: all cases without snoop & all latencies",
            "_comment_label3":"IOonly: case 1,2or more IOs // CHIandIO: all cases with x CHIs and x IOs // cache: measure only 100% cache hit send X tx to fill the cache , loop 10X the cached address",
            "_comment_label4":"latencies: cases with OTT empty to measure the min latency // latIO: IO latencies  // latCHI: chi latencies// snoop: case IO snoop CHI cache // write_case: all writes attributes",
            "_comment_end":" ######## END of COMMENT  ####################################",
   "project":{"name":"Ncore","version":"3.0.1"},
    "envlist":{"fsys":"$WORK_TOP/dv/full_sys/tb/runsim_nxpcase_testlist.json"},
	"version": "0.4",
	         "_comment_version_0.1": "first release with label : quick",
	         "_comment_version_0.2": "add all latencies cases",
	         "_comment_version_0.3": "review all testcases// by default 0ns latency and setup the latencies by runsim -so",
	         "_comment_version_0.4": "add label write_case",
    "iter": "1",
    "plusargs": {
		"+UVM_MAX_QUIT_COUNT": "1",
        "+UVM_VERBOSITY": "UVM_NONE",
        "+UVM_TIMEOUT": "200000000000",
        "+k_targ_src_id_chk_en": "1",
        "+chiaiu_scb_en": "1",
        "+ioaiu_scb_en": "1",
        "+dce_scb_en": "1",
        "+dmi_scb_en": "1",
        "+dii_scb_en": "1",
	    "+legato_scb_dis": "1",
        "+k_ace_slave_read_data_interleave_dis": "1",
        "+k_timeout": "500000",
        "+wt_expected_end_state": "70",
        "+wt_legal_end_state_with_sf": "30",
        "+disable_pri_check":"1",
        "+wt_legal_end_state_without_sf": "0",
	    "+disable_qos_check":"1",
	    "+k_sim_timeout":"20",
	    "+k_ace_slave_read_data_reorder_size":"1",
	    "+no_bfm_delays":"1",
        "+m_sc_to_ix_st_ch_pct":"0",
        "+m_uc_to_ix_st_ch_pct":"0",
        "+m_uce_to_ix_st_ch_pct":"0",
        "+m_sd_to_ix_st_ch_pct":"0",
        "+m_ud_to_ix_st_ch_pct":"0",
        "+m_udp_to_ix_st_ch_pct":"0",
        "+m_uc_to_sc_st_ch_pct":"0",
        "+m_ud_to_sd_st_ch_pct":"0",
        "+m_sd_to_sc_st_ch_pct":"0",
        "+m_ud_to_sc_st_ch_pct":"0",
        "+m_ud_to_uc_st_ch_pct":"0",
        "+m_uc_to_ud_st_ch_pct":"0",
        "+m_uc_to_udp_st_ch_pct":"0",
        "+m_uce_to_ud_st_ch_pct":"0",
        "+m_uce_to_udp_st_ch_pct":"0",
        "+m_udp_to_ud_st_ch_pct":"0",
        "+k_snprspdata_in_uc_pct":"100",
        "+k_snprspdata_in_sc_pct":"100",
		"+k_stashing_datapull_pct":"100",
	    "+use_large_memregion":"1",
	    "+use_dmi_ig_id":"0",
	    "+perf_test":"1",
	    "+no_way_partitioning":"1",
		"+k_ace_slave_read_data_interbeatdly_dis":"1",
		"+k_ace_slave_read_addr_chnl_burst_pct":"100",
		"+k_ace_slave_read_data_chnl_burst_pct":"100",
		"+k_ace_slave_write_addr_chnl_burst_pct":"100",
		"+k_ace_slave_write_data_chnl_burst_pct":"100",
		"+k_ace_slave_write_resp_chnl_burst_pct":"100",
        "+aiu_qos_threshold": 0,
        "+dce_qos_threshold": 0,
		"+dmi_qos_threshold": 0,
		"+one_memregion_by_aiu":1,
		"+use_burst_incr":1,
		"+all_ways_for_cache":1,
		"+dmi_mem_order":"16",
	    "+newperf_test_scb":"1"
    },
    "defines": "DUMP_ON,ASSERT_ON,INHOUSE_APB_VIP,DATA_ADEPT,COVER_ON,RESILIENCY_TESTING",
    "configlist": {
        "hw_cfg_60_1": {
			"purpose": "nightly regression: a small configuration with 2 cluster and 1NCAIU in each cluster",
			"tcl_lib": "hw_config_60",
			"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_1",
			"label"  : [ "fregr" ],
			"compile_args": ""
		},
		"hw_cfg_60_2": {
			"purpose": "nightly regression: a small configuration with 2 cluster and 2NCAIUs in each cluster",
			"tcl_lib": "hw_config_60",
			"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_2",
			"label"  : [ "fregr" ],
			"compile_args": ""
		},
		"hw_cfg_60_4": {
			"purpose": "nightly regression: a small configuration with 2 cluster and 4NCAIUs in each cluster",
			"tcl_lib": "hw_config_60",
			"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_4",
			"label"  : [ "fregr" ],
			"compile_args": ""
		},
		"hw_config_meye_q7": {
            "purpose": "Mobileye multi-ported with 4-cores",
            "comment": "FIXME: billc: check to see assertOn is enabled, FSYS config referred to below does not yet exist",
            "tcl_lib": "hw_config_meye_q7",
	        "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
			"label"  : [ "fregr" ],
            "compile_args": ""
        },

		"hw_cfg_60_8": {
			"purpose": "nightly regression: a small configuration with 2 cluster and 8NCAIUs in each cluster",
			"tcl_lib": "hw_config_60",
			"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_8",
			"label"  : [ "fregr" ],
			"compile_args": ""
		},
		"hw_config_nxpauto_cfg1": {
            "purpose": "Nxp test case: 2CHI & 3IO Freq1.6Ghz & IO3:400Mhz 2 DMI SMC size 1MB, 4 data banks & 2 tag banks 64 RTT & 64 WTT",
            "tcl_lib": "hw_config_nxpauto_perf_cfg1",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/customer_config/hw_cfg_nxpauto_perf_cfg1",
            "label"  : [ "all","all_BW","all_BW_select","quick","snoop","stash","1CHI","2CHI","IOonly","CHIandIO","latencies","latIO","latCHI"],
            "compile_args": ""
        },
		 "hw_config_nxpauto_cfg2": {
            "purpose": "Nxp test case: 2CHI & 3IO Freq1.6Ghz & IO3:400Mhz  4 DMI SMC size 1MB, 4 data banks & 2 tag banks 64 RTT & 64 WTT, DMI datawidth 128",
            "tcl_lib": "hw_config_nxpauto_perf_cfg2",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/customer_config/hw_cfg_nxpauto_perf_cfg2",
            "label"  : [ "all","all_BW","all_BW_select","quick","snoop","stash","1CHI","2CHI","IOonly","CHIandIO","latencies","latIO","latCHI" ],
            "compile_args": ""
        },
        "hw_config_nxpauto_cfg3": {
            "purpose": "Nxp test case: 2CHI & 3IO Freq1.2Ghz & IO3:400Mhz 2 DMI SMC size 1MB, 4 data banks & 2 tag banks 128 RTT & 64 WTT DMI datawidth 256",
            "tcl_lib": "hw_config_nxpauto_perf_cfg3",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/customer_config/hw_cfg_nxpauto_perf_cfg3",
            "label"  : [ "all","all_BW","all_BW_select","quick","snoop","stash","1CHI","2CHI","IOonly","CHIandIO","latencies","latIO","latCHI" ],
            "compile_args": ""
        },
      	"hw_config_11": {
				"purpose": "compare RTL TLM: 4CHI & 4IO(AXI4 with cache) @1.6Ghz wdata=128, 1 dmi 32 sets 4 ways, 2 DCE 32 sets 8ways (DCE1 with victim buffer), IO with proxy cache 4 ways 32sets" ,
				"tcl_lib": "hw_config_11",
				"tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_11",
				"label"  : [ "latencies" ],
				"compile_args": ""
			},
        "hw_config_nxpauto_v4":{
            "purpose": "Nxp test case: 2CHI (96 OTT) & 2IO(128OTT) Freq1.3Ghz  & 1IO(64OTT):433Mhz, 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 128 RTT & 64 WTT DMI datawidth 256, DII 650Mhz",
            "tcl_lib": "hw_config_nxpauto_v4",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/customer_config/hw_config_nxpauto_v4",
            "label"  : [ "all","all_BW","all_BW_select","quick","snoop","stash","1CHI","2CHI","IOonly","CHIandIO","latencies","latIO","latCHI","cache" ],
            "compile_args": ""
        },
           "hw_config_nxpauto_v5":{
            "purpose": "Nxp test case: 1CHI (96 OTT) & 2IO(128OTT) Freq1.3Ghz  & 1IO(64OTT):433Mhz, 2 DCE 10 way 1K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 128 RTT & 64 WTT DMI datawidth 256, 2DII 650Mhz",
            "tcl_lib": "hw_config_nxpauto_v5",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/customer_config/NewConfig_05132021_JP",
            "label"  : [ "all","all_BW","all_BW_select","quick","snoop","stash","1CHI","2CHI","IOonly","CHIandIO","latencies","latIO","latCHI","cache","debug" ],
            "compile_args": ""
        },
        "hw_config_nxpauto_v7":{
            "purpose": "Nxp test case: 1CHI (96 OTT) & 2IO(128OTT) Freq1.3Ghz  & 1IO(64OTT):433Mhz // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 1K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 128 RTT & 64 WTT DMI datawidth 256, 2DII 650Mhz",
            "tcl_lib": "hw_config_nxpauto_v7",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","all_BW","all_BW_select","quick","snoop","stash","1CHI","2CHI","IOonly","CHIandIO","latencies","latIO","latCHI","cache","debug","write_case" ],
            "compile_args": ""
        },
        "hw_config_nxpauto_v8":{
            "purpose": "Nxp test case:1CHI (96 OTT) & 4 IO(32OTT) + 1 IO(16 OTT) Freq1.3Ghz datawidth 128 // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256 // 2DII  1.3Ghz",
            "tcl_lib": "hw_config_nxpauto_v8",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","all_BW","all_BW_select","quick","snoop","stash","1CHI","2CHI","IOonly","CHIandIO","latencies","latIO","latCHI","cache","debug","write_case" ],
            "compile_args": ""
        },
   	"hw_config_nxpauto_v9":{
            "purpose": "Nxp test case:1CHI (96 OTT) datawidth 256 & 4 IO(32OTT) + 1 IO(16 OTT) Freq1.3Ghz datawidth 128 // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256 // 2DII  1.3Ghz",
            "tcl_lib": "hw_config_nxpauto_v9",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","all_BW","all_BW_select","quick","snoop","stash","1CHI","2CHI","IOonly","CHIandIO","latencies","latIO","latCHI","cache","debug","write_case" ],
            "compile_args": ""
        },
   	"hw_config_nxpauto_v10":{
            "purpose": "1CHI (96 OTT) datawidth 256 & 3 IO(32OTT) + NCAIU1: 48 + 1 IO(16 OTT) datawidth 128  Freq1.3Ghz // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256   // 2DII  16 RTT&WTT 1.3Ghz datawidth:128",
            "tcl_lib": "hw_config_nxpauto_v10",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","all_BW","all_BW_select","quick","snoop","stash","1CHI","2CHI","IOonly","CHIandIO","latencies","latIO","latCHI","cache","debug","write_case" ],
            "compile_args": "",
			"_comment": "nxp_eric_beta2_config1_092920221"
        },
		"hw_config_nxpauto":{
            "purpose": "Nxp test case:1CHI (96 OTT) datawidth 256 & 4 IO(32OTT) + 1 IO(16 OTT) Freq1.3Ghz datawidth 128 // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256 // 2DII  1.3Ghz",
            "tcl_lib": "hw_config_nxpauto",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","quick","quick_dii","debug","one" ],
            "compile_args": "",
			"_comment": "beta2_config1_10082021"
        }
	},
	"testlist":{

			"caiu0_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadOnce dutycycle:5=WRRRR / out of order (NO ORDER)",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                             "+force_allocate_txn":"1",
	                         "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","1CHI","dbg"]
			},
			"caiu0_seq_test_noncoh":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq NON COHERENT duty cycle on 1000 consecutive addresses / dutycycle:5=WRRRR / out of order (NO ORDER)",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                             "+force_allocate_txn":"1",
	                         "+force_cacheable_txn":"1",
						   	"+noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_noncoh_pct":"80",
						    "+k_wr_noncoh_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","1CHI"]
			},

      	"caiu0_seq_test1_10pctmiss":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadOnce dutycycle:5=WRRRR / out of order (NO ORDER)// use use_loop_addr_xx to create 10% of miss & remove first loop(doff) to calculate the BW",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_chi0_nbr_rd_tx=160,doff_chi0_nbr_wr_tx=40\"!!!!!!! ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
	                        "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_loop_addr":"200",
							"+use_loop_addr_offset":"20",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","all_BW_select_miss","1CHI"]
			},
	      "caiu0_seq_test2":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadOnce dutycycle:5=WRRRR / in order (REQUEST ORDER)",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+force_chi0_req_order":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","quick","1CHI"]
			},

		 "caiu0_seq_cache":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq  loop on 200 consecutive addresses / ReadOnce only // remove 200 first txn to fill the cache",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_chiu_nbr_rd_tx=160,doff_chi0_nbr_wr_tx=40\"!!!!!!! ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1200",
							"+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","cache"]
			},
		 
           "caiu1_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadOnce dutycycle:5=WRRRR / out of order (NO ORDER)",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						    "+seq_case":"1",
						   	"+chiaiu_en":"1",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","1CHI"]
			},
	      "caiu1_seq_test2":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadOnce dutycycle:5=WRRRR / in order (REQUEST ORDER)",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+force_chi1_req_order":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						    "+seq_case":"1",
						   	"+chiaiu_en":"1",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","1CHI"]
			},
	        
			"2caiu_seq":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose":"2CHI with CHI0:seq duty cycle 1000 consecutive addresses//ReadOnce dutycycle:5=WRRRR out of order (NO ORDER)//CHI1: seq duty cycle & loop on 1000 consecutive addresses ReadOnce dutycycle:5=WRRRR out of order (NO ORDER)// different address region between 2 CHI//DMI latency:0ns // offset: 1005 to select CHI0 DCE0 DMI0 and CHI1=>DCE1=>DMI1",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"2000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0n1",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5",
							"+chi0_addr_idx_offset":"0",
						   	"+chi1_duty_cycle":"5",
							"+chi1_addr_idx_offset":"1005"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","2CHI"]
			},
           "caiu0_2ncaiu_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// DMI 0ns // offset:5 to select CHI0=>DCE0=>DMI0 & NCAIU0=>DCE1=>DMI1",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_ioaiu0_nbr_rd_tx=160,doff_ioaiu0_nbr_wr_tx=40\" in case cache label!!!!!!! ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
							"+seq_case":"1",		
						   	"+chiaiu_en":"0",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"0n1",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",
						   	"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"1000",
						   	"ioaiu0_addr_idx_offset":"5",
							"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
						   	"+ioaiu1_num_addr":"1000",
							"+ioaiu1_seq_case":"1",
						   	"+ioaiu1_noncoherent_test":"1"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO","dbg_csv"]
			},

			"caiu0_2ncaiu_seq_test1_256B":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// DMI 0ns // offset:5 to select CHI0=>DCE0=>DMI0 & NCAIU0=>DCE1=>DMI1",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_ioaiu0_nbr_rd_tx=160,doff_ioaiu0_nbr_wr_tx=40\" in case cache label!!!!!!! ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
							"+seq_case":"1",		
						   	"+chiaiu_en":"0",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"0n1",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",
						   	"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"1000",
						   	"ioaiu0_addr_idx_offset":"5",
							"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
						   	"+ioaiu1_num_addr":"1000",
						   	"+ioaiu1_seq_case":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+wt_axlen_256B":"100"		
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO","dbg_csv"]
			},

			"caiu0_2ncaiu_seq_test1_256B_64B":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// DMI 0ns // offset:5 to select CHI0=>DCE0=>DMI0 & NCAIU0=>DCE1=>DMI1",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_ioaiu0_nbr_rd_tx=160,doff_ioaiu0_nbr_wr_tx=40\" in case cache label!!!!!!! ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
							"+seq_case":"1",		
						   	"+chiaiu_en":"0",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"0n1",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",
						   	"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"1000",
						   	"ioaiu0_addr_idx_offset":"5",
							"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
						   	"+ioaiu1_num_addr":"1000",
						   	"+ioaiu1_seq_case":"1",
							   "+ioaiu1_noncoherent_test":"1",
							   "+label":"1CHI_2IO_256B_64B",
							   "+bw_ref_file_name":"bw_results.csv",
							   "+dump_bw_results_csv":"1",
							   "+check_ref_csv_bw":"1",
							"+wt_axlen_256B":"80"		
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO","dbg_csv"]
			},

             "caiu0_2ncaiu_seq_test2":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// different address region// DMI 0ns// NCAIU2 divid by 3 nbr of transactions because 433Mhz vs 1.3GHz for the others agents",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1200",
							"+seq_case":"1",		
						   	"+chiaiu_en":"0",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu2_num_trans":"400",
						   	"+ioaiu_en":"0n2",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",
						   	"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"1000",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"1000",
						   	"+ioaiu2_seq_case":"1",
						   	"+ioaiu2_noncoherent_test":"1"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},
      "caiu0_2ncaiu_seq_test2_256B":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// different address region// DMI 0ns// NCAIU2 divid by 3 nbr of transactions because 433Mhz vs 1.3GHz for the others agents",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1200",
							"+seq_case":"1",		
						   	"+chiaiu_en":"0",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1200",
							"+ioaiu2_num_trans":"400",
						   	"+ioaiu_en":"0n2",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",
						   	"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"8",
						   	"+ioaiu2_num_addr":"1000",
						   	"+ioaiu2_seq_case":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+wt_axlen_256B":"100"		
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},
     "caiu0_2ncaiu_seq_test2_256B_64B":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// different address region// DMI 0ns// NCAIU2 divid by 3 nbr of transactions because 433Mhz vs 1.3GHz for the others agents",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1200",
							"+seq_case":"1",		
						   	"+chiaiu_en":"0",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1200",
							"+ioaiu2_num_trans":"400",
						   	"+ioaiu_en":"0n2",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",
						   	"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"1000",
						   	"+ioaiu2_seq_case":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+wt_axlen_256B":"80"		
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},
     
			"caiu0_3ncaiu_seq":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// different address region// DMI 0ns // NCAIU2 divid by 3 nbr of transactions because 433Mhz vs 1.3GHz for the others agents",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1200",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1200",
							"+ioaiu1_num_trans":"1200",
							"+ioaiu2_num_trans":"400",
						   	"+ioaiu_en":"0n1n2",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"1000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},
	      "ncaiu0_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","IOonly"]
			},
           "ncaiu0_seq_test1_10pctmiss":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id //64B// use use_loop_addr_xx to create 10% of miss & remove first loop(doff) to calculate the BW",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_ioaiu0_nbr_rd_tx=160,doff_ioaiu0_nbr_wr_tx=40\"!!!!!!! ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+use_loop_addr":"200",
							"+use_loop_addr_offset":"20",
                            "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","all_BW","all_BW_select_miss","IOonly"]
			},
	      "ncaiu0_seq_test3":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"100",		
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","all_BW","all_BW_select","all_BW_256B","quick","IOonly"]
			},
            "ncaiu0_seq_test1_cache":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1200 consecutive addresses //200 first to fill the cache/ ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_ioaiu0_nbr_rd_tx=160,doff_ioaiu0_nbr_wr_tx=40\"!!!!!!! ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"200",
						    "+ioaiu_num_trans":"1200",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"80",      
							"+wt_ace_wrnosnp":"20", 
							"+label":"IO0_cache",
							"+bw_ref_file_name":"bw_results.csv",
							"+dump_bw_results_csv":"1",
							"+check_ref_csv_bw":"1",
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","cache","dbg_csv"]
			},
         "ncaiu0_seq_test1_256B_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id / 80% =256B 20%=64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"80",		
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","IOonly"]
			},


	     "ncaiu1_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu1_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu1_seq_case":"1",
						   	"+ioaiu_en":"1",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu1":"5"
					},
				   "label":[ "all","all_BW","IOonly"]
			},
	      "ncaiu1_seq_test3":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu1_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu1_seq_case":"1",
						   	"+ioaiu_en":"1",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"100",		
						    "+k_duty_cycle_ioaiu1":"5"
					},
				   "label":[ "all","all_BW","IOonly"]
			},
       "ncaiu1_seq_test1_256B_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B:80% 64B:20%",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu1_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu1_seq_case":"1",
						   	"+ioaiu_en":"1",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"80",		
						    "+k_duty_cycle_ioaiu1":"5"
					},
				   "label":[ "all","all_BW","IOonly"]
			},
	     "ncaiu2_seq_test1_cache":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1200 consecutive addresses //200 first to fill the cache/ ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_ioaiu0_nbr_rd_tx=160,doff_ioaiu0_nbr_wr_tx=40\" in case cache label!!!!!!! ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
						    "+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
							"+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"200",
						    "+ioaiu_num_trans":"1200",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","cache"]
			},
            "ncaiu2_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","all_BW","all_BW_select","IOonly"]
			},
	      "ncaiu2_seq_test1_10pctmiss":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id // use use_loop_addr_xx to create 10% of miss & remove first loop(doff) to calculate the BW",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_ioaiu2_nbr_rd_tx=160,doff_ioaiu2_nbr_wr_tx=40\"!!!!!!! ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+use_loop_addr":"200",
							"+use_loop_addr_offset":"20",
                            "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","all_BW","all_BW_select_miss","IOonly"]
			},

	      "ncaiu2_seq_test3":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"100",		
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","all_BW","all_BW_256B","all_BW_select","IOonly"]
			},
	      "ncaiu2_seq_test1_256B_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B:80% 64B:20%",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"80",		
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","all_BW","all_BW_256B","all_BW_select","IOonly"]
			},

	     "ncaiu4_seq_test1_cache":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1200 consecutive addresses //200 first to fill the cache/ ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_ioaiu4_nbr_rd_tx=160,doff_ioaiu4_nbr_wr_tx=40\" in case cache label!!!!!!! ",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
						    "+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
							"+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"200",
						    "+ioaiu_num_trans":"1200",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","cache"]
			},
            "ncaiu4_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","all_BW","all_BW_select","IOonly"]
			},
	      "ncaiu4_seq_test1_10pctmiss":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id // use use_loop_addr_xx to create 10% of miss & remove first loop(doff) to calculate the BW",
                    	"_comment": "!!!!CAUTION!!!! ADD runsim ... -so \"doff_ioaiu4_nbr_rd_tx=160,doff_ioaiu4_nbr_wr_tx=40\"!!!!!!! ",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+use_loop_addr":"200",
							"+use_loop_addr_offset":"20",
                            "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","all_BW","all_BW_select_miss","IOonly"]
			},

	      "ncaiu4_seq_test3":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"100",		
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","all_BW","all_BW_256B","all_BW_select","IOonly"]
			},
	      "ncaiu4_seq_test1_256B_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B:80% 64B:20%",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"80",		
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","all_BW","all_BW_256B","all_BW_select","IOonly"]
			},
	      "caiu0_2ncaiu_seq5IO_test2":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// different address region// DMI 0ns// NCAIU4 only 16 OTT",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
							"+seq_case":"1",		
						   	"+chiaiu_en":"0",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu4_num_trans":"1000",
						   	"+ioaiu_en":"0n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",
						   	"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"1000",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu4":"5",
						   	"+ioaiu4_num_addr":"1000",
						   	"+ioaiu4_seq_case":"1",
						   	"+ioaiu4_noncoherent_test":"1"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},
      
			"caiu0_2ncaiu_seq5IO_test2_256B":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// different address region// DMI 0ns// NCAIU4 only 16 OTT",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
							"+seq_case":"1",		
						   	"+chiaiu_en":"0",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu4_num_trans":"1000",
						   	"+ioaiu_en":"0n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",
						   	"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu4":"8",
						   	"+ioaiu4_num_addr":"3000",
						   	"+ioaiu4_seq_case":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+wt_axlen_256B":"100"		
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},
     "caiu0_2ncaiu_seq5IO_test2_256B_64B":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 2 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:50 WriteNoSnp + 50 ReadNoSnp consecutivly unique ID// different address region// DMI 0ns// NCAIU4 only 16OTT",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
							"+seq_case":"1",		
						   	"+chiaiu_en":"0",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu4_num_trans":"1000",
						   	"+ioaiu_en":"0n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",
						   	"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu4":"5",
						   	"+ioaiu4_num_addr":"3000",
						   	"ioaiu4_addr_idx_offset":"10",
						   	"+ioaiu4_seq_case":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+wt_axlen_256B":"80"		
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},

	"caiu0_3ncaiu_seq5IO":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 3 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:20% WriteNoSnp + 80% ReadNoSnp consecutivly unique ID// different address region// DMI 0ns",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},
	"caiu0_4ncaiu_seq5IO":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 4 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:20% WriteNoSnp + 80% ReadNoSnp consecutivly unique ID// different address region// DMI 0ns",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu3":"5",
						   	"+ioaiu3_num_addr":"3000",
						   	"+ioaiu3_seq_case":"1",
						   	"ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1"

					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},
"caiu0_5ncaiu_seq5IO_conc-7900":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 5 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:20% WriteNoSnp + 80% ReadNoSnp consecutivly unique ID// different address region// DMI 0ns",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						   	"+chiaiu_en":"0",
						    "+chi_num_trans":"100",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"50",
							"+ioaiu1_num_trans":"50",
							"+ioaiu2_num_trans":"50",
							"+ioaiu3_num_trans":"50",
							"+ioaiu4_num_trans":"25",
						   	"+ioaiu_en":"0n1n2n3n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu3":"5",
						   	"+ioaiu3_num_addr":"3000",
						   	"+ioaiu3_seq_case":"1",
						   	"ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu4":"5",
						   	"+ioaiu4_num_addr":"3000",
						   	"+ioaiu4_seq_case":"1",
						   	"ioaiu4_addr_idx_offset":"25",
						   	"+ioaiu4_noncoherent_test":"1",
							"+force_unique_addr":"1",
							"+label":"1CHI_5IO",
							"+bw_ref_file_name":"bw_results.csv",
							"+dump_bw_results_csv":"1",
							"+check_ref_csv_bw":"1",
						    "+perf_txn_size":"4096"
					},
				   "label":[ "debug","dbg_csv"]
			},


"5ncaiu_seq5IO_conc-7900":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 5 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:20% WriteNoSnp + 80% ReadNoSnp consecutivly unique ID// different address region// DMI 0ns",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"50",
							"+ioaiu1_num_trans":"50",
							"+ioaiu2_num_trans":"50",
							"+ioaiu3_num_trans":"50",
							"+ioaiu4_num_trans":"25",
						   	"+ioaiu_en":"0n1n2n3n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu3":"5",
						   	"+ioaiu3_num_addr":"3000",
						   	"+ioaiu3_seq_case":"1",
						   	"ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu4":"5",
						   	"+ioaiu4_num_addr":"3000",
						   	"+ioaiu4_seq_case":"1",
						   	"ioaiu4_addr_idx_offset":"25",
						   	"+ioaiu4_noncoherent_test":"1",
							"+force_unique_addr":"1",
						    "+perf_txn_size":"4096"
					},
				   "label":[ "debug"]
			},

	"caiu0_5ncaiu_seq5IO":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 5 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:20% WriteNoSnp + 80% ReadNoSnp consecutivly unique ID// different address region// DMI 0ns",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
							"+ioaiu4_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu3":"5",
						   	"+ioaiu3_num_addr":"3000",
						   	"+ioaiu3_seq_case":"1",
						   	"ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu4":"5",
						   	"+ioaiu4_num_addr":"3000",
						   	"+ioaiu4_seq_case":"1",
						   	"ioaiu4_addr_idx_offset":"25",
						   	"+ioaiu4_noncoherent_test":"1"


					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO"]
			},
	"caiu0_3ncaiu_seq5IO_noncoh":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 3 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:20% WriteNoSnp + 80% ReadNoSnp consecutivly unique ID// different address region// DMI 0ns",
					"config":["hw_cfg_60_4","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+noncoherent_test":"1",
							"+use_user_addrq":"10000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_noncoh_pct":"80",
						    "+k_wr_noncoh_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1"
					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO","MPU_4"]
			},
	"caiu0_4ncaiu_seq5IO_noncoh":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 4 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:20% WriteNoSnp + 80% ReadNoSnp consecutivly unique ID// different address region// DMI 0ns",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+noncoherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_noncoh_pct":"80",
						    "+k_wr_noncoh_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu3":"5",
						   	"+ioaiu3_num_addr":"3000",
						   	"+ioaiu3_seq_case":"1",
						   	"ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1"

					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO","MPU_4"]
			},
	"caiu0_5ncaiu_seq5IO_noncoh":{
                    "name": "concerto_fullsys_qos_test",
                     "purpose":"Core0 + 5 IO RD & WR split IO: duty cycle=100 on 1000 consecutive addresses/ CHI0:seq duty cycle=5 on 1000 addresses R:80% W:20% & out of order (NO ORDER) //IOs:20% WriteNoSnp + 80% ReadNoSnp consecutivly unique ID// different address region// DMI 0ns",
					"config":["hw_cfg_60_4","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+noncoherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_noncoh_pct":"80",
						    "+k_wr_noncoh_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
							"+ioaiu4_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu3":"5",
						   	"+ioaiu3_num_addr":"3000",
						   	"+ioaiu3_seq_case":"1",
						   	"ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1",
						    "+k_duty_cycle_ioaiu4":"5",
						   	"+ioaiu4_num_addr":"3000",
						   	"+ioaiu4_seq_case":"1",
						   	"ioaiu4_addr_idx_offset":"25",
						   	"+ioaiu4_noncoherent_test":"1"


					},
				   "label":[ "all","all_BW","all_BW_select","quick","CHIandIO","MPU_4"]
			},

			"caiu0_rand_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadOnce dutycycle:5=WRRRR / out of order (NO ORDER)",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","quick","1CHI"]
			},
	      "caiu0_rand_seq_test2":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadOnce dutycycle:5=WRRRR / in order (REQUEST ORDER)",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+force_chi0_req_order":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","quick","1CHI"]
			},
           "caiu1_rand_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadOnce dutycycle:5=WRRRR / out of order (NO ORDER)",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"1",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","1CHI"]
			},
	      "caiu1_rand_seq_test2":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadOnce dutycycle:5=WRRRR / in order (REQUEST ORDER)",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+force_chi0_req_order":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"1",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
						   	"+chi0_duty_cycle":"5"
					},
				   "label":[ "all","all_BW","1CHI"]
			},

		"ncaiu0_rand_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","all_BW","quick","IOonly"]
			},
	      "ncaiu0_rand_seq_test3":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"100",		
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","all_BW","quick","IOonly"]
			},
	     "ncaiu1_rand_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"0",
						   	"+ioaiu1_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"1",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu1":"5"
					},
				   "label":[ "all","all_BW","IOonly"]
			},
	      "ncaiu1_rand_seq_test3":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"0",
						   	"+ioaiu1_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"1",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"100",		
						    "+k_duty_cycle_ioaiu1":"5"
					},
				   "label":[ "all","all_BW","IOonly"]
			},
	     "ncaiu2_rand_seq_test1":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","all_BW","IOonly"]
			},
	      "ncaiu2_rand_seq_test3":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "rand with duty cycle on 1000 consecutive addresses / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1000",
						    "+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",   
							"+wt_axlen_256B":"100",		
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","all_BW","IOonly"]
			},


			"CHI0_hit_rdonce_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the CHI0 READONCE HIT & WRITEUNIQUE MISS latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"2",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_rdonce_pct":"50",
						    "+k_wr_cohunq_pct":"50",
						   	"+chi0_duty_cycle":"2",
							"+delay_chi0_req":"200000",
							"+force_unique_addr":"1",
							"+force_chi0_req_order":"1"
					},
				   "label":[ "all","quick","latencies","latCHI"]
			},

		    "CHI0_hit_rduniq_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the CHI0 READUNIQ HIT & WRITEUNIQUE MISS latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"2",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_ldrstr_pct":"50",
						    "+k_wr_cohunq_pct":"50",
						   	"+chi0_duty_cycle":"2",
							"+delay_chi0_req":"200000",
							"+force_unique_addr":"1",
							"+force_chi0_req_order":"1"
					},
				   "label":[ "all","quick","latencies","latCHI"]
			},

				"CHI0_write_hit_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the CHI0 WRITEUNIQUE HIT latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"2",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_rdonce_pct":"0",
						    "+k_wr_cohunq_pct":"100",
						   	"+chi0_duty_cycle":"5",
							"+delay_chi0_req":"200000",
							"+force_unique_addr":"1",
							"+force_chi0_req_order":"1"
					},
				   "label":[ "all","quick","latencies","latCHI"]
			},

              "CHI0_miss_rdonce_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the CHI0 READONCE MISS latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_rdonce_pct":"100",
						    "+k_wr_cohunq_pct":"0",
						   	"+chi0_duty_cycle":"5",
							"+delay_chi0_req":"20000",
							"+force_chi0_req_order":"1"
					},
				   "label":[ "all","quick","latencies","latCHI"]
			},
		   "CHI0_miss_rduniq_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the CHI0 READUNIQ MISS latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_ldrstr_pct":"100",
						    "+k_wr_cohunq_pct":"0",
						   	"+chi0_duty_cycle":"5",
							"+delay_chi0_req":"20000",
							"+force_chi0_req_order":"1"
					},
				   "label":[ "all","quick","latencies","latCHI"]
			},

	         "CHI0_noncoh_write_hits_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the CHI0 WRITENOSNP NONCOH HIT latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"2",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_noncoh_pct":"0",
						    "+k_wr_noncoh_pct":"100",
						   	"+chi0_duty_cycle":"5",
							"+delay_chi0_req":"200000",
							"+force_unique_addr":"1"
					},
				   "label":[ "all","quick","latencies","latCHI"]
			},
            "CHI0_noncoh_miss_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the CHI0 WRITENOSNP NONCOH MISS & READNOSNP NONCOH MISS latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"2",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_noncoh_pct":"80",
						    "+k_wr_noncoh_pct":"20",
						   	"+chi0_duty_cycle":"5",
							"+delay_chi0_req":"200000"
					},
				   "label":[ "all","quick","latencies","latCHI"]
			},
            "CHI0_noncoh_hit_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the CHI0 WRITENOSNP NONCOH MISS & READNOSNP NONCOH HIT latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"2",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+k_rd_noncoh_pct":"80",
						    "+k_wr_noncoh_pct":"20",
						   	"+chi0_duty_cycle":"5",
							"+delay_chi0_req":"200000",
							"+force_unique_addr":"1"
					},
				   "label":[ "all","quick","latencies","latCHI"]
			},
             "IO0_hit_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO0 READONCE HIT & WRITEUNIQUE MISS latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_1txnby1txn":"1",
						   	"+ioaiu0_num_addr":"125",
						    "+ioaiu_num_trans":"2",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+wt_ace_rdonce":"50",
						    "+wt_ace_wrunq":"50",
						   	"+k_duty_cycle_ioaiu0":"2",
							"+ioaiu0_rw_split":"1",
							"ioaiu_write_through":"1",
							"+force_unique_addr":"1",
							"+ioaiu0_force_axid":"1"
					},
				   "label":[ "all","quick","latencies","latIO"]
			},
				"IO0_write_hit_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO0 WRITEUNIQUE HIT latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"125",
						    "+ioaiu_num_trans":"2",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdonce":"0",		
						    "+wt_ace_wrunq":"100",
							"+ioaiu0_write_test":"1",		
						    "+k_duty_cycle_ioaiu0":"2",
							"+ioaiu0_rw_split":"1",
							"+force_unique_addr":"1",
							"+ioaiu0_force_axid":"1"
					},
				   "label":[ "all","quick","latencies","latIO"]
			},

              "IO0_miss_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO0 READONCE MISS latency with 0ns on the DMI slave interface",
					"config":["hw_cfg_60_4","hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						     "+chi_num_trans":"0",
						   	"+ioaiu0_1txnby1txn":"1",
						    "+ioaiu_num_trans":"1",
						   	"+ioaiu0_num_addr":"125",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+ioaiu0_read_test":"1",		
							"+wt_ace_rdonce":"100",      
						    "+wt_ace_wrunq":"0",       
						    "+k_duty_cycle_ioaiu0":"1",
					     	"+ioaiu0_rw_split":"1",
							"+ioaiu0_force_axid":"1"
					},
				   "label":[ "all","quick","latencies","latIO","MPU_4"]
			},
			"IO1_miss_0ns":{
				"name": "concerto_fullsys_qos_test",
				"purpose": "case to measure the IO0 READONCE MISS latency with 0ns on the DMI slave interface",
				"config":["hw_cfg_60_4","hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
				"iter":1,
				"plusargs":{
						"+force_allocate_txn":"1",
						"+force_cacheable_txn":"1",
						"+coherent_test":"1",
						"+use_user_addrq":"10",
						"+use_seq_user_addrq":"1",
						"+chi_num_trans":"0",
						"+ioaiu1_1txnby1txn":"1",
						"+ioaiu_num_trans":"1",
						"+ioaiu1_num_addr":"125",
						"+ioaiu1_seq_case":"1",
						"+ioaiu_en":"2",
						"+ioaiu1_read_test":"1",		
						"+wt_ace_rdonce":"100",      
						"+wt_ace_wrunq":"0",       
						"+k_duty_cycle_ioaiu1":"1",
						"+ioaiu1_rw_split":"1",
						"+ioaiu1_force_axid":"1"
				},
			   "label":[ "all","quick","latencies","latIO","MPU_4"]
		},
	         "IO0_noncoh_write_hits_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO0 WRITENOSNP NONCOH HIT latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_1txnby1txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"125",
						    "+ioaiu_num_trans":"2",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"0",      
						    "+wt_ace_wrnosnp":"100",  
							"+ioaiu0_write_test":"1",		
						    "+k_duty_cycle_ioaiu0":"2",
							"+ioaiu0_rw_split":"1",
							"+force_unique_addr":"1",
							"+ioaiu0_force_axid":"1"
					},
				   "label":[ "all","quick","latencies","latIO"]
			},
            "IO0_noncoh_miss_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO0 WRITENOSNP NONCOH MISS & READNOSNP NONCOH MISS latency with 0ns on the DMI slave interface",
					"config":["hw_config_meye_q7","hw_cfg_60_4","hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+ioaiu0_num_addr":"125",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						    "+ioaiu_num_trans":"2",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"50",      
						    "+wt_ace_wrnosnp":"50",       
						    "+k_duty_cycle_ioaiu0":"2",
							"+ioaiu0_rw_split":"1",
							"ioaiu_write_through":"1",
							"+ioaiu0_force_axid":"1"
					},
				   "label":[ "all","quick","latencies","latIO","MPU_4"]
			},
		"IO1_noncoh_miss_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO0 WRITENOSNP NONCOH MISS & READNOSNP NONCOH MISS latency with 0ns on the DMI slave interface",
					"config":["hw_cfg_60_4","hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+ioaiu1_num_addr":"125",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						    "+ioaiu_num_trans":"2",
						    "+ioaiu1_seq_case":"1",
						   	"+ioaiu_en":"1",
						    "+wt_ace_rdnosnp":"50",      
						    "+wt_ace_wrnosnp":"50",       
						    "+k_duty_cycle_ioaiu1":"2",
							"+ioaiu1_rw_split":"1",
							"ioaiu_write_through":"1",
							"+ioaiu1_force_axid":"1"
					},
				   "label":[ "all","quick","latencies","latIO","MPU_4"]
			},
	"IO1_noncoh_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": " acc00 noncoh txn wiht write pass through MPU_4 core send 1000txn",
					"config":["hw_cfg_60_4"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+use_user_addrq":"5000",
						   	"+ioaiu1_num_addr":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						    "+ioaiu_num_trans":"1000",
						    "+ioaiu1_seq_case":"1",
						   	"+ioaiu_en":"1",
						    "+wt_ace_rdnosnp":"50",      
						    "+wt_ace_wrnosnp":"50",       
							"ioaiu_write_through":"1",
						    "+k_duty_cycle_ioaiu1":"6"
					},
				   "label":[ "MPU_4"]
			},
		"IO5_noncoh_0ns":{
				"name": "concerto_fullsys_qos_test",
				"purpose": " acc00 noncoh txn wiht write pass through MPU_4 core send 1000txn",
				"config":["hw_config_meye_q7"],
				"iter":1,
				"plusargs":{
						"+force_allocate_txn":"1",
						"+force_cacheable_txn":"1",
						   "+ioaiu5_noncoherent_test":"1",
						"+use_user_addrq":"5000",
						   "+ioaiu5_num_addr":"1000",
						   "+use_seq_user_addrq":"1",
						"+chi_num_trans":"0",
						"+ioaiu_num_trans":"1000",
						"+ioaiu5_seq_case":"1",
						   "+ioaiu_en":"5",
						"+wt_ace_rdnosnp":"50",      
						"+wt_ace_wrnosnp":"50",       
						"ioaiu_write_through":"1",
						"+k_duty_cycle_ioaiu5":"6"
				},
			   "label":[ "MPU_4"]
		},
            "IO0_noncoh_hit_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO0 WRITENOSNP NONCOH MISS & READNOSNP NONCOH HIT latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto","hw_config_11"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						    "+ioaiu_num_trans":"2",
						   	"+ioaiu0_1txnby1txn":"1",
						   	"+ioaiu0_num_addr":"125",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
						    "+wt_ace_rdnosnp":"50",      
						    "+wt_ace_wrnosnp":"50",       
						    "+k_duty_cycle_ioaiu0":"2",
							"+ioaiu0_rw_split":"1",
							"ioaiu_write_through":"1",
							"+ioaiu0_force_axid":"1",
							"+force_unique_addr":"1"
					},
				   "label":[ "all","quick","latencies","latIO"]
			},
			"CHI_IO0_snoop_hit":{
				"name": "concerto_fullsys_qos_test",
				"purpose": "disable allocate&cacheable bit !!! CHI ReadUniq only  / 1 IO ReadOnce only / IO snoop the data",
				"config":["hw_config_nxpauto"],
				"iter":1,
				"plusargs":{
						"+coherent_test":"1",
						"+k_snprspdata_in_uc_pct":100,
						"+k_ace_slave_read_data_chnl_delay_max":"780",
						"+k_ace_slave_write_resp_chnl_delay_max":"780",
						"+k_ace_slave_random_dly_dis":"1",
						"+use_user_addrq":"10",
						"+use_seq_user_addrq":"1",
						"+chi_num_trans":"1",
						"+wait_chi_seq":"1",
						"+seq_case":"1",
						"+chiaiu_en":"0",
						"+chi0_read_test":"1",
						"+k_rd_ldrstr_pct":"100",
						"+chi0_duty_cycle":"5",
						"+ioaiu_num_trans":"1",
						"+ioaiu_en":"0",
						"+ioaiu0_read_test":"1",
						"+ioaiu0_num_addr":"10",
					    "+ioaiu0_coherent_test":"1",
						"+ioaiu0_seq_case":"1",
						"+ioaiu0_addr_idx_offset":"0",
						"+k_duty_cycle_ioaiu0":"5"
				},
			   "label":[ "all","quick","latencies","latIO","latsnoop","test"]
			  },
			"CHI_IO0_snoop_miss_smc_hit":{
				"name": "concerto_fullsys_qos_test",
				"purpose": "CHI ReadClean to fill the SMC cache / 1 IO ReadOnce only / IO try to snoop the data but CHI silent invalid",
				"config":["hw_config_nxpauto"],
				"iter":1,
				"plusargs":{
					"+k_snprspdata_in_uc_pct":0,
					"+coherent_test":"1",
                        "+force_allocate_txn":"1",
                        "+force_cacheable_txn":"1",
						"+use_user_addrq":"10",
						"+use_seq_user_addrq":"1",
						"+chi_num_trans":"1",
						"+wait_chi_seq":"1",
						"+seq_case":"1",
						"+chiaiu_en":"0",
                        "+force_chiaiu0_rdclean":"1",
						"+k_rd_ldrstr_pct":"100",
					    "+k_wr_cohunq_pct":"0",
						"+chi0_duty_cycle":"5",
						"+ioaiu_num_trans":"1",
						"+ioaiu_en":"0",
						"+ioaiu0_read_test":"1",
						"+ioaiu0_num_addr":"10",
					    "+ioaiu0_coherent_test":"1",
						"+ioaiu0_seq_case":"1",
						"+ioaiu0_addr_idx_offset":"0",
						"+k_duty_cycle_ioaiu0":"5"
				},
			   "label":[ "all","quick","latencies","latIO","latsnoop","test2"]
			  }, 
			  "CHI_IO0_snoop_miss_smc_miss":{
				"name": "concerto_fullsys_qos_test",
				"purpose": "CHI ReadUnique without allocate / 1 IO ReadOnce only / IO try to snoop the data but CHI silent invalid",
				"config":["hw_config_nxpauto"],
				"iter":1,
				"plusargs":{
					    "+k_snprspdata_in_uc_pct":0,
						"+coherent_test":"1",
						"+use_user_addrq":"10",
						"+use_seq_user_addrq":"1",
						"+chi_num_trans":"1",
						"+wait_chi_seq":"1",
						"+seq_case":"1",
						"+chiaiu_en":"0",
						"+chi0_read_test":"1",
						"+k_rd_ldrstr_pct":"100",
						"+chi0_duty_cycle":"5",
						"+ioaiu_num_trans":"1",
						"+ioaiu_en":"0",
						"+ioaiu0_read_test":"1",
						"+ioaiu0_num_addr":"10",
					    "+ioaiu0_coherent_test":"1",
						"+ioaiu0_seq_case":"1",
						"+ioaiu0_addr_idx_offset":"0",
						"+k_duty_cycle_ioaiu0":"5"
				},
			   "label":[ "all","quick","latencies","latIO","latsnoop","test3"]
			  },   
			  "CHI_IO0_wrtptl_snoop_hit":{
				"name": "concerto_fullsys_qos_test",
				"purpose": "CHI ReadUnique / 1 IO Writepartial / snoop the full data from CHI",
				"config":["hw_config_nxpauto"],
				"iter":1,
				"plusargs":{
						"+k_snprspdata_in_ud_pct":100,
						"en_chi_silent_tx":1,
                        "+m_uc_to_ud_st_ch_pct":"100",
                        "+force_allocate_txn":"1",
                        "+force_cacheable_txn":"1",
						"+coherent_test":"1",
						"+use_user_addrq":"10",
						"+use_seq_user_addrq":"1",
						"+chi_num_trans":"1",
						"+wait_chi_seq":"1",
						"+seq_case":"1",
						"+chiaiu_en":"0",
						"+chi0_read_test":"1",
						"+k_rd_ldrstr_pct":"100",
						"+chi0_duty_cycle":"5",
						"+ioaiu_num_trans":"1",
						"+ioaiu_en":"0",
						"+perf_txn_size":"16",
						"+ioaiu0_write_test":"1",
						"+ioaiu0_num_addr":"10",
					    "+ioaiu0_coherent_test":"1",
						"+ioaiu0_seq_case":"1",
						"+ioaiu0_addr_idx_offset":"0",
						"+k_duty_cycle_ioaiu0":"5"
				},
			   "label":[ "all","quick","latencies","latIO","latsnoop","test4"]
			  },  
		  "CHI_IO0_wrtptl_snoop_invld":{
				"name": "concerto_fullsys_qos_test",
				"purpose": "CHI ReadUnique / 1 IO Writepartial / snoop the full data from CHI",
				"config":["hw_config_nxpauto"],
				"iter":1,
				"plusargs":{
                        "+force_allocate_txn":"1",
                        "+force_cacheable_txn":"1",
						"+coherent_test":"1",
						"+use_user_addrq":"10",
						"+use_seq_user_addrq":"1",
						"+chi_num_trans":"1",
						"+wait_chi_seq":"1",
						"+seq_case":"1",
						"+chiaiu_en":"0",
						"+chi0_read_test":"1",
						"+k_rd_ldrstr_pct":"100",
						"+chi0_duty_cycle":"5",
						"+ioaiu_num_trans":"1",
						"+ioaiu_en":"0",
						"+perf_txn_size":"16",
						"+ioaiu0_write_test":"1",
						"+ioaiu0_num_addr":"10",
					    "+ioaiu0_coherent_test":"1",
						"+ioaiu0_seq_case":"1",
						"+ioaiu0_addr_idx_offset":"0",
						"+k_duty_cycle_ioaiu0":"5"
				},
			   "label":[ "all","quick","latencies","latIO","latsnoop","test5"]
	      	},       
		"IO2_hit_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO2 READONCE HIT & WRITEUNIQUE MISS latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_1txnby1txn":"1",
						   	"+ioaiu2_num_addr":"125",
						    "+ioaiu_num_trans":"2",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+wt_ace_rdonce":"50",
						    "+wt_ace_wrunq":"50",
						   	"+k_duty_cycle_ioaiu2":"2",
							"+ioaiu2_rw_split":"1",
							"ioaiu_write_through":"1",
							"+force_unique_addr":"1",
							"+ioaiu2_force_axid":"1"
					},
				   "label":[ "all","latencies","latIO","latIO"]
			},
				"IO2_write_hit_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO2 WRITEUNIQUE HIT latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_1txnby1txn":"1",
						   	"+ioaiu2_num_addr":"125",
						    "+ioaiu_num_trans":"2",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdonce":"0",      
						    "+wt_ace_wrunq":"100",       
							"+ioaiu2_write_test":"1",		
						    "+k_duty_cycle_ioaiu2":"2",
							"+ioaiu2_rw_split":"1",
							"+force_unique_addr":"1",
							"+ioaiu2_force_axid":"1"
					},
				   "label":[ "all","latencies","latIO"]
			},

              "IO2_miss_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO2 READONCE MISS latency with 0ns on the DMI slave interface",
					"config":["hw_cfg_60_4","hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						     "+chi_num_trans":"0",
						    "+ioaiu_num_trans":"1",
						   	"+ioaiu2_1txnby1txn":"1",
						   	"+ioaiu2_num_addr":"125",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+ioaiu2_read_test":"1",		
							"+wt_ace_rdonce":"100",      
						    "+wt_ace_wrunq":"0",       
						    "+k_duty_cycle_ioaiu2":"1",
					     	"+ioaiu2_rw_split":"1",
							"+ioaiu2_force_axid":"1"
					},
				   "label":[ "all","latencies","latIO"]
			},
	         "IO2_noncoh_write_hits_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO2 WRITENOSNP NONCOH HIT latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_1txnby1txn":"1",
						   	"+ioaiu2_num_addr":"125",
						    "+ioaiu_num_trans":"2",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"0",      
						    "+wt_ace_wrnosnp":"100",  
							"+ioaiu2_write_test":"1",		
						    "+k_duty_cycle_ioaiu2":"2",
							"+ioaiu2_rw_split":"1",
							"+force_unique_addr":"1",
							"+ioaiu2_force_axid":"1"
					},
				   "label":[ "all","latencies","latIO"]
			},
            "IO2_noncoh_miss_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO2 WRITENOSNP NONCOH MISS & READNOSNP NONCOH MISS latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+ioaiu2_1txnby1txn":"1",
						   	"+ioaiu2_num_addr":"125",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						    "+ioaiu_num_trans":"2",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu2":"2",
							"+ioaiu2_rw_split":"1",
							"ioaiu_write_through":"1",
							"+ioaiu2_force_axid":"1"
					},
				   "label":[ "all","latencies","latIO"]
			},
            "IO2_noncoh_hit_0ns":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "case to measure the IO2 WRITENOSNP NONCOH MISS & READNOSNP NONCOH HIT latency with 0ns on the DMI slave interface",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"10",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_1txnby1txn":"1",
						    "+ioaiu_num_trans":"2",
						   	"+ioaiu2_num_addr":"125",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
						    "+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20",       
						    "+k_duty_cycle_ioaiu2":"2",
							"+ioaiu2_rw_split":"1",
							"ioaiu_write_through":"1",
							"+ioaiu2_force_axid":"1",
							"+force_unique_addr":"1"
					},
				   "label":[ "all","latencies","latIO"]
			},
  
		 	"2CHI_snoop":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "2 CHI: 1 CHI ReadUnique only  / 1 CHI ReadOnce only / BW CHI snoop data",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5"],
					"iter":1,
					"plusargs":{
						   	"+coherent_test":"1",
					    	"+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
                            "+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chiaiu0_num_trans":"200",
						    "+chiaiu1_num_trans":"1000",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0n1",
							"+chi0_read_test":"1",
							"+k_rd_ldrstr_pct":"100",
						   	"+chi0_duty_cycle":"5",
							"+chi0_addr_idx_offset":"1",
							"+chi1_read_test":"1",
							"+force_chi1_rdonce":"1",
						   	"+chi1_duty_cycle":"5",
							"+chi1_addr_idx_offset":"0"
					},
				   "label":[ "all","snoop","quick"]
			},
	    "2CHI_stash":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "2 CHI: CHI0 no transation /  CHI1 stash CHI0 / BW CHI stash data",
					"_comment":"enable CHI0 jsut to reply to snp request hence the chi0 nbr of transaction=0",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4"],
					"iter":1,
					"plusargs":{
						   	"+coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chiaiu0_num_trans":"0",
						    "+chiaiu1_num_trans":"3000",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0n1",
							"+chi1_read_test":"1",
						   	"+chi1_duty_cycle":"5",
							"+chi1_addr_idx_offset":"0",
							"+chi1_stashnid":"0"
					},
				   "label":[ "all","stash","quick"]
			},
			"1CHI_1IO_snoop":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "disable allocate&cacheable bit !!! 1 CHI ReadUnique only  / 1 IO ReadOnce only / BW IO snoop data",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+coherent_test":"1",
							"+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
                            "+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"200",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+chi0_read_test":"1",
							"+k_rd_ldrstr_pct":"100",
						   	"+chi0_duty_cycle":"5",
							"+chi0_addr_idx_offset":"5",
							"+ioaiu_num_trans":"1200",
						   	"+ioaiu_en":"0",
							"+ioaiu0_read_test":"1",
						   	"+ioaiu0_num_addr":"200",
						   	"+ioaiu0_coherent_test":"1",
						   	"+ioaiu0_seq_case":"1",
							"+ioaiu0_addr_idx_offset":"0",
						   	"+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","snoop","quick"]
			},
       	 "1CHI_1IO_stash":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "1 CHI: CHI0 no transaction only stash on the data bus /  IO0 stash CHI0 / BW CHI stash data",
					"_comment":"enable CHI0 just to reply to snp request hence the chi0 nbr of transaction=0",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+coherent_test":"1",
							"+use_user_addrq":"4000",
						   	"+use_seq_user_addrq":"1",
						    "+chiaiu0_num_trans":"0",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
						   	"+ioaiu_en":"0",
							"+ioaiu0_write_test":"1",
							"+ioaiu_num_trans":"4000",
						   	"+ioaiu0_num_addr":"4000",
						   	"+ioaiu0_coherent_test":"1",
						   	"+ioaiu0_seq_case":"1",
							"+ioaiu0_addr_idx_offset":"0",
							"+ioaiu0_stashnid":"0"
					},
				   "label":[ "all","stash","quick"]
			},
            "1CHI_1IO_snoop_16OTT":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "disable allocate&cacheable bit !!! 1 CHI ReadUnique only  / 1 IO ReadOnce only / BW IO snoop data",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+coherent_test":"1",
							"+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
                            "+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"200",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+chi0_read_test":"1",
							"+k_rd_ldrstr_pct":"100",
						   	"+chi0_duty_cycle":"5",
							"+chi0_addr_idx_offset":"1",
							"+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"4",
							"+ioaiu4_read_test":"1",
						   	"+ioaiu4_num_addr":"200",
						   	"+ioaiu4_coherent_test":"1",
						   	"+ioaiu4_seq_case":"1",
							"+ioaiu4_addr_idx_offset":"0",
						   	"+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","snoop"]
			},

    "1CHI_1IO_snoop_48OTT":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "disable allocate&cacheable bit !!! 1 CHI ReadUnique only  / 1 IO ReadOnce only / BW IO snoop data",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+coherent_test":"1",
							"+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
                            "+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"200",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+chi0_read_test":"1",
							"+k_rd_ldrstr_pct":"100",
						   	"+chi0_duty_cycle":"5",
							"+chi0_addr_idx_offset":"1",
							"+ioaiu_num_trans":"1000",
						   	"+ioaiu_en":"1",
							"+ioaiu1_read_test":"1",
						   	"+ioaiu1_num_addr":"200",
						   	"+ioaiu1_coherent_test":"1",
						   	"+ioaiu1_seq_case":"1",
							"+ioaiu1_addr_idx_offset":"0",
						   	"+k_duty_cycle_ioaiu1":"5"
					},
				   "label":[ "all","snoop"]
			},
			"1CHI_2IO_snoop":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "disable allocate&cacheable bit !!! 1 CHI ReadUnique only  / 2 IO ReadOnce only / BW IO snoop data on CHI cache / DMI latency 0ns / 2 parts : 1- 1 CHI read & 2 IO rdonce ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+coherent_test":"1",
							"+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
                            "+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"200",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+chi0_read_test":"1",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_ldrstr_pct":"100",
							"+chi0_addr_idx_offset":"6",
							"+ioaiu_num_trans":"1200",
						   	"+ioaiu_en":"0n2",
							"+ioaiu0_read_test":"1",
						   	"+ioaiu0_num_addr":"200",
						   	"+ioaiu0_coherent_test":"1",
						   	"+ioaiu0_seq_case":"1",
							"+ioaiu0_addr_idx_offset":"0",
						   	"+k_duty_cycle_ioaiu0":"200",
							"+ioaiu2_read_test":"1",
						   	"+ioaiu2_num_addr":"200",
						   	"+ioaiu2_coherent_test":"1",
						   	"+ioaiu2_seq_case":"1",
							"+ioaiu2_addr_idx_offset":"5",
						   	"+k_duty_cycle_ioaiu2":"200"
					},
				   "label":[ "all","snoop"]
			},
	       "1CHI_2IO_snoop_16OTT":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "disable allocate&cacheable bit !!! 1 CHI ReadUnique only  / 2 IO ReadOnce only with ioaiu2(400Mhz) / BW IO snoop data on CHI cache / DMI latency 0ns / 2 parts : 1- 1 CHI read & 2 IO rdonce  2- CHI responds to the snoop only & IO ReadOnce ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+coherent_test":"1",
							"+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
                            "+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"200",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+chi0_read_test":"1",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_ldrstr_pct":"100",
							"+chi0_addr_idx_offset":"6",
							"+ioaiu0_num_trans":"1200",
							"+ioaiu0_read_test":"1",
						   	"+ioaiu_en":"0n4",
						   	"+ioaiu0_num_addr":"200",
						   	"+ioaiu0_coherent_test":"1",
							"+ioaiu0_addr_idx_offset":"0",
						   	"+ioaiu0_seq_case":"1",
						   	"+k_duty_cycle_ioaiu0":"200",
							"+ioaiu4_read_test":"1",
							"+ioaiu4_num_trans":"1200",
						   	"+ioaiu4_num_addr":"200",
						   	"+ioaiu4_coherent_test":"1",
							"+ioaiu4_addr_idx_offset":"5",
						   	"+ioaiu4_seq_case":"1",
						   	"+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","snoop"]
			},
			  "1CHI_2IO_snoop_48OTT":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "disable allocate&cacheable bit !!! 1 CHI ReadUnique only  / 2 IO ReadOnce only with ioaiu2(400Mhz) / BW IO snoop data on CHI cache / DMI latency 0ns / 2 parts : 1- 1 CHI read & 2 IO rdonce  2- CHI responds to the snoop only & IO ReadOnce ",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+coherent_test":"1",
							"+k_ace_slave_read_data_chnl_delay_max":"780",
							"+k_ace_slave_write_resp_chnl_delay_max":"780",
							"+k_ace_slave_random_dly_dis":"1",
                            "+use_user_addrq":"200",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"200",
						    "+seq_case":"1",
						   	"+chiaiu_en":"0",
							"+chi0_read_test":"1",
						   	"+chi0_duty_cycle":"5",
							"+k_rd_ldrstr_pct":"100",
							"+chi0_addr_idx_offset":"6",
							"+ioaiu0_num_trans":"1200",
							"+ioaiu0_read_test":"1",
						   	"+ioaiu_en":"0n1",
						   	"+ioaiu0_num_addr":"200",
						   	"+ioaiu0_coherent_test":"1",
							"+ioaiu0_addr_idx_offset":"0",
						   	"+ioaiu0_seq_case":"1",
						   	"+k_duty_cycle_ioaiu0":"200",
							"+ioaiu1_read_test":"1",
							"+ioaiu1_num_trans":"1200",
						   	"+ioaiu1_num_addr":"200",
						   	"+ioaiu1_coherent_test":"1",
							"+ioaiu1_addr_idx_offset":"5",
						   	"+ioaiu1_seq_case":"1",
						   	"+k_duty_cycle_ioaiu1":"5"
					},
				   "label":[ "all","snoop"]
			},

            "ncaiu0_seq_test1_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1", 
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu0_seq_test1_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu0_seq_test1_Write-Through_RW_allocate_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+ioaiu0_write_through":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
           "ncaiu0_seq_test1_Write-Back_RW_allocate":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu0_seq_test3_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu0_seq_test3_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu0_seq_test3_Write-Through_RW_allocate_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+ioaiu0_write_through":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
           "ncaiu0_seq_test3_Write-Back_RW_allocate":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
		   "ncaiu0_seq_1K_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /1KB",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"88",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"88",
						    "+ioaiu_num_trans":"88",
							"+doff_ioaiu0_nbr_wr_tx":"25",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",  
							"+perf_txn_size":"1024",
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu0_seq_1K_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /1KB",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"88",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"88",
						    "+ioaiu_num_trans":"88",
							"+doff_ioaiu0_nbr_wr_tx":"25",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",       
							"+perf_txn_size":"1024",
						    "+k_duty_cycle_ioaiu0":"5"
					},
	             "label":[ "all","write_case"]
			},
      "ncaiu0_seq_4K_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /4KB",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"22",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"22",
						    "+ioaiu_num_trans":"22",
							"+doff_ioaiu0_nbr_wr_tx":"5",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",  
							"+perf_txn_size":"4096",
						    "+k_duty_cycle_ioaiu0":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu0_seq_4K_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /4KB",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"22",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"22",
						    "+ioaiu_num_trans":"22",
							"+doff_ioaiu0_nbr_wr_tx":"5",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",       
							"+perf_txn_size":"4096",
						    "+k_duty_cycle_ioaiu0":"5"
					},
	             "label":[ "all","write_case"]
			},

       "ncaiu2_seq_test1_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu2_nbr_wr_tx":"400",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu2_seq_test1_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu2_nbr_wr_tx":"400",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu2_seq_test1_Write-Through_RW_allocate_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+ioaiu2_write_through":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu2_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","write_case"]
			},
           "ncaiu2_seq_test1_Write-Back_RW_allocate":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu2_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu2_seq_test3_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_cfg_60_4","hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu2_nbr_wr_tx":"400",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","write_case","MPU_4"]
			},
            "ncaiu2_seq_test3_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"_comment": "!!! Be careful with at_axlen_256B nbr txn is divide/4 !!!",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu2_nbr_wr_tx":"100",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu2_seq_test3_Write-Through_RW_allocate_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"_comment": "!!! Be careful with at_axlen_256B nbr txn is divide/4 !!!",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+ioaiu2_write_through":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu2_nbr_wr_tx":"100",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","write_case"]
			},
           "ncaiu2_seq_test3_Write-Back_RW_allocate":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"_comment": "!!! Be careful with at_axlen_256B nbr txn is divide/4 !!!",
					"config":["hw_config_nxpauto_cfg1","hw_config_nxpauto_cfg2","hw_config_nxpauto_cfg3","hw_config_nxpauto_v4","hw_config_nxpauto_v5","hw_config_nxpauto_v7"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu2_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu2_nbr_wr_tx":"100",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu2_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu2_seq_case":"1",
						   	"+ioaiu_en":"2",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu2":"5"
					},
				   "label":[ "all","write_case"]
			},
	 "ncaiu4_seq_test1_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu4_nbr_wr_tx":"400",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu4_seq_test1_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu4_nbr_wr_tx":"400",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu4_seq_test1_Write-Through_RW_allocate_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+ioaiu4_write_through":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu4_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
           "ncaiu4_seq_test1_Write-Back_RW_allocate":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu4_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu4_seq_test3_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /64B",
					"_comment": "!!! Be careful with at_axlen_256B nbr txn is divide/4 !!!",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu4_nbr_wr_tx":"100",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu4_seq_test3_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"_comment": "!!! Be careful with at_axlen_256B nbr txn is divide/4 !!!",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu4_nbr_wr_tx":"100",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu4_seq_test3_Write-Through_RW_allocate_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"_comment": "!!! Be careful with at_axlen_256B nbr txn is divide/4 !!!",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+ioaiu4_write_through":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu4_nbr_wr_tx":"100",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
           "ncaiu4_seq_test3_Write-Back_RW_allocate":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"_comment": "!!! Be careful with at_axlen_256B nbr txn is divide/4 !!!",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu4_nbr_wr_tx":"100",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
         "ncaiu4_seq_1K_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /1KB",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"88",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"88",
						    "+ioaiu_num_trans":"88",
							"+doff_ioaiu4_nbr_wr_tx":"25",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",  
							"+perf_txn_size":"1024",
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu4_seq_1K_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /1KB",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"88",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"88",
						    "+ioaiu_num_trans":"88",
							"+doff_ioaiu4_nbr_wr_tx":"25",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",       
							"+perf_txn_size":"1024",
						    "+k_duty_cycle_ioaiu4":"5"
					},
	             "label":[ "all","write_case"]
			},
      "ncaiu4_seq_4K_write_NoCach_NoBuff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /4KB",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"22",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"22",
						    "+ioaiu_num_trans":"22",
							"+doff_ioaiu4_nbr_wr_tx":"5",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",  
							"+perf_txn_size":"4096",
						    "+k_duty_cycle_ioaiu4":"5"
					},
				   "label":[ "all","write_case"]
			},
            "ncaiu4_seq_4K_write_NoCach_Buff":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "Normal, No cacheable,bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /4KB",
					"config":["hw_config_nxpauto_v8","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu4_noncoherent_test":"1",
							"+use_user_addrq":"22",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu4_num_addr":"22",
						    "+ioaiu_num_trans":"22",
							"+doff_ioaiu4_nbr_wr_tx":"5",
						    "+ioaiu4_seq_case":"1",
						   	"+ioaiu_en":"4",
							"+write_test":"1",       
							"+perf_txn_size":"4096",
						    "+k_duty_cycle_ioaiu4":"5"
					},
	             "label":[ "all","write_case"]
			}
	}
}

