module module_0 (
    output logic id_1,
    output [id_1[id_1] : id_1] id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6,
    input logic [id_5 : id_1] id_7,
    id_8,
    input logic [id_1 : id_6] id_9,
    output logic id_10,
    input id_11
);
  id_12 id_13;
  id_14 id_15 (
      .id_10(id_13),
      .id_6 (id_11)
  );
  id_16 id_17 (
      .id_9 (id_8),
      .id_3 (id_1),
      .id_4 (id_6),
      .id_13(id_13),
      .id_11(id_9),
      .id_5 (id_13)
  );
endmodule
