/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.45
Hash     : c0750e5
Date     : May  2 2024
Type     : Engineering
Log Time   : Thu May  2 21:10:21 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[180].D[0] (dffre at (66,39) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K at (42,38)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (inter-block routing)                                                                                                                                                                                                  0.399     1.344
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.430
$abc$1057796$abc$738720$li2227_li2227.in[1] (.names at (39,33))                                                                                                                                                          0.000     1.430
| (primitive '.names' combinational delay)                                                                                                                                                                               0.136     1.565
$abc$1057796$abc$738720$li2227_li2227.out[0] (.names at (39,33))                                                                                                                                                         0.000     1.565
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.565
| (inter-block routing)                                                                                                                                                                                                  1.296     2.861
| (intra 'clb' routing)                                                                                                                                                                                                  0.303     3.164
a3.out_1[180].D[0] (dffre at (66,39))                                                                                                                                                                                    0.000     3.164
data arrival time                                                                                                                                                                                                                  3.164

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[180].C[0] (dffre at (66,39))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.164
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.199


#Path 2
Startpoint: r7.state_out[59].Q[0] (dffre at (54,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t2.t0.s0.out[6].D[0] (dffre at (62,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[59].C[0] (dffre at (54,44))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[59].Q[0] (dffre at (54,44)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.695     1.744
| (intra 'clb' routing)                                                                0.085     1.829
$abc$1636041$new_new_n12290__.in[3] (.names at (44,37))                                0.000     1.829
| (primitive '.names' combinational delay)                                             0.173     2.001
$abc$1636041$new_new_n12290__.out[0] (.names at (44,37))                               0.000     2.001
| (intra 'clb' routing)                                                                0.000     2.001
| (inter-block routing)                                                                0.875     2.876
| (intra 'clb' routing)                                                                0.085     2.961
$abc$1057796$abc$738720$li6682_li6682.in[5] (.names at (62,36))                        0.000     2.961
| (primitive '.names' combinational delay)                                             0.173     3.134
$abc$1057796$abc$738720$li6682_li6682.out[0] (.names at (62,36))                       0.000     3.134
| (intra 'clb' routing)                                                                0.000     3.134
r8.t2.t0.s0.out[6].D[0] (dffre at (62,36))                                             0.000     3.134
data arrival time                                                                                3.134

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t2.t0.s0.out[6].C[0] (dffre at (62,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.134
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.229


#Path 3
Startpoint: r11.state_out[57].Q[0] (dffre at (53,27) clocked by a0.S4_0.S_0.clk)
Endpoint  : rf.S4_3.S_0.out[4].D[0] (dffre at (54,27) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r11.state_out[57].C[0] (dffre at (53,27))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r11.state_out[57].Q[0] (dffre at (53,27)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.875     1.923
| (intra 'clb' routing)                                                                0.085     2.009
$abc$1636041$new_new_n14169__.in[2] (.names at (43,39))                                0.000     2.009
| (primitive '.names' combinational delay)                                             0.173     2.181
$abc$1636041$new_new_n14169__.out[0] (.names at (43,39))                               0.000     2.181
| (intra 'clb' routing)                                                                0.000     2.181
| (inter-block routing)                                                                0.814     2.995
| (intra 'clb' routing)                                                                0.085     3.080
$abc$1057796$abc$738720$li7132_li7132.in[5] (.names at (54,27))                        0.000     3.080
| (primitive '.names' combinational delay)                                             0.025     3.105
$abc$1057796$abc$738720$li7132_li7132.out[0] (.names at (54,27))                       0.000     3.105
| (intra 'clb' routing)                                                                0.000     3.105
rf.S4_3.S_0.out[4].D[0] (dffre at (54,27))                                             0.000     3.105
data arrival time                                                                                3.105

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
rf.S4_3.S_0.out[4].C[0] (dffre at (54,27))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.105
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.257


#Path 4
Startpoint: a2.out_1[62].Q[0] (dffre at (34,37) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.k5a[30].D[0] (dffre at (47,32) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a2.out_1[62].C[0] (dffre at (34,37))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a2.out_1[62].Q[0] (dffre at (34,37)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (inter-block routing)                                            0.756     1.805
| (intra 'clb' routing)                                            0.085     1.890
a3.S4_0.S_3.in[6].in[2] (.names at (37,24))                        0.000     1.890
| (primitive '.names' combinational delay)                         0.197     2.087
a3.S4_0.S_3.in[6].out[0] (.names at (37,24))                       0.000     2.087
| (intra 'clb' routing)                                            0.000     2.087
| (inter-block routing)                                            0.695     2.782
| (intra 'clb' routing)                                            0.303     3.085
a3.k5a[30].D[0] (dffre at (47,32))                                 0.000     3.085
data arrival time                                                            3.085

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing)                                            0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a3.k5a[30].C[0] (dffre at (47,32))                                 0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -3.085
----------------------------------------------------------------------------------
slack (MET)                                                                  0.278


#Path 5
Startpoint: r7.state_out[59].Q[0] (dffre at (54,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t2.t0.s0.out[4].D[0] (dffre at (61,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[59].C[0] (dffre at (54,44))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[59].Q[0] (dffre at (54,44)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.695     1.744
| (intra 'clb' routing)                                                                0.085     1.829
$abc$1636041$new_new_n12275__.in[1] (.names at (44,37))                                0.000     1.829
| (primitive '.names' combinational delay)                                             0.173     2.001
$abc$1636041$new_new_n12275__.out[0] (.names at (44,37))                               0.000     2.001
| (intra 'clb' routing)                                                                0.000     2.001
| (inter-block routing)                                                                0.817     2.818
| (intra 'clb' routing)                                                                0.085     2.903
$abc$1057796$abc$738720$li6681_li6681.in[5] (.names at (61,35))                        0.000     2.903
| (primitive '.names' combinational delay)                                             0.173     3.076
$abc$1057796$abc$738720$li6681_li6681.out[0] (.names at (61,35))                       0.000     3.076
| (intra 'clb' routing)                                                                0.000     3.076
r8.t2.t0.s0.out[4].D[0] (dffre at (61,35))                                             0.000     3.076
data arrival time                                                                                3.076

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t2.t0.s0.out[4].C[0] (dffre at (61,35))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.076
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.287


#Path 6
Startpoint: a0.in[124].Q[0] (dffre at (43,10) clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.k2a[28].D[0] (dffre at (53,46) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a0.in[124].C[0] (dffre at (43,10))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a0.in[124].Q[0] (dffre at (43,10)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.716     2.765
| (intra 'clb' routing)                                          0.282     3.047
a0.k2a[28].D[0] (dffre at (53,46))                               0.000     3.047
data arrival time                                                          3.047

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing)                                          0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a0.k2a[28].C[0] (dffre at (53,46))                               0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.047
--------------------------------------------------------------------------------
slack (MET)                                                                0.316


#Path 7
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (42,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[102].D[0] (dffre at (56,29) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (42,32)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (inter-block routing)                                                                                                                                                                                                  0.576     1.521
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.606
$abc$1057796$abc$738720$li1765_li1765.in[1] (.names at (34,28))                                                                                                                                                          0.000     1.606
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     1.706
$abc$1057796$abc$738720$li1765_li1765.out[0] (.names at (34,28))                                                                                                                                                         0.000     1.706
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.706
| (inter-block routing)                                                                                                                                                                                                  1.113     2.818
| (intra 'clb' routing)                                                                                                                                                                                                  0.221     3.039
a2.out_1[102].D[0] (dffre at (56,29))                                                                                                                                                                                    0.000     3.039
data arrival time                                                                                                                                                                                                                  3.039

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[102].C[0] (dffre at (56,29))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.039
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.324


#Path 8
Startpoint: r6.state_out[85].Q[0] (dffre at (47,48) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t1.s4.out[1].D[0] (dffre at (52,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[85].C[0] (dffre at (47,48))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[85].Q[0] (dffre at (47,48)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.939     1.987
| (intra 'clb' routing)                                                                0.085     2.073
$abc$1636041$new_new_n15551__.in[3] (.names at (65,42))                                0.000     2.073
| (primitive '.names' combinational delay)                                             0.152     2.224
$abc$1636041$new_new_n15551__.out[0] (.names at (65,42))                               0.000     2.224
| (intra 'clb' routing)                                                                0.000     2.224
| (inter-block routing)                                                                0.637     2.861
| (intra 'clb' routing)                                                                0.085     2.947
$abc$1057796$abc$738720$li6340_li6340.in[3] (.names at (52,45))                        0.000     2.947
| (primitive '.names' combinational delay)                                             0.090     3.037
$abc$1057796$abc$738720$li6340_li6340.out[0] (.names at (52,45))                       0.000     3.037
| (intra 'clb' routing)                                                                0.000     3.037
r7.t1.t1.s4.out[1].D[0] (dffre at (52,45))                                             0.000     3.037
data arrival time                                                                                3.037

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t1.s4.out[1].C[0] (dffre at (52,45))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.037
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.326


#Path 9
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[39].D[0] (dffre at (37,31) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (inter-block routing)                                                                                                                                                                                                  0.881     1.826
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.911
$abc$1057796$abc$738720$li2214_li2214.in[1] (.names at (41,19))                                                                                                                                                          0.000     1.911
| (primitive '.names' combinational delay)                                                                                                                                                                               0.197     2.108
$abc$1057796$abc$738720$li2214_li2214.out[0] (.names at (41,19))                                                                                                                                                         0.000     2.108
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.108
| (inter-block routing)                                                                                                                                                                                                  0.695     2.803
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     2.888
$abc$1057796$abc$738720$li5279_li5279.in[0] (.names at (37,31))                                                                                                                                                          0.000     2.888
| (primitive '.names' combinational delay)                                                                                                                                                                               0.136     3.024
$abc$1057796$abc$738720$li5279_li5279.out[0] (.names at (37,31))                                                                                                                                                         0.000     3.024
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.024
r4.state_out[39].D[0] (dffre at (37,31))                                                                                                                                                                                 0.000     3.024
data arrival time                                                                                                                                                                                                                  3.024

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
r4.state_out[39].C[0] (dffre at (37,31))                                                                                                                                                                                 0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.339


#Path 10
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[167].D[0] (dffre at (37,31) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (inter-block routing)                                                                                                                                                                                                  0.881     1.826
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.911
$abc$1057796$abc$738720$li2214_li2214.in[1] (.names at (41,19))                                                                                                                                                          0.000     1.911
| (primitive '.names' combinational delay)                                                                                                                                                                               0.197     2.108
$abc$1057796$abc$738720$li2214_li2214.out[0] (.names at (41,19))                                                                                                                                                         0.000     2.108
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.108
| (inter-block routing)                                                                                                                                                                                                  0.695     2.803
| (intra 'clb' routing)                                                                                                                                                                                                  0.221     3.024
a3.out_1[167].D[0] (dffre at (37,31))                                                                                                                                                                                    0.000     3.024
data arrival time                                                                                                                                                                                                                  3.024

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[167].C[0] (dffre at (37,31))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.339


#Path 11
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[2] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[162].D[0] (dffre at (62,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[2] (RS_TDP36K at (42,35)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (inter-block routing)                                                                                                                                                                                                  0.399     1.344
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.430
$abc$1057796$abc$738720$li2209_li2209.in[1] (.names at (37,34))                                                                                                                                                          0.000     1.430
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     1.529
$abc$1057796$abc$738720$li2209_li2209.out[0] (.names at (37,34))                                                                                                                                                         0.000     1.529
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.529
| (inter-block routing)                                                                                                                                                                                                  1.290     2.818
| (intra 'clb' routing)                                                                                                                                                                                                  0.184     3.003
a3.out_1[162].D[0] (dffre at (62,41))                                                                                                                                                                                    0.000     3.003
data arrival time                                                                                                                                                                                                                  3.003

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[162].C[0] (dffre at (62,41))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.003
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.360


#Path 12
Startpoint: a7.out_1[43].Q[0] (dffre at (61,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a8.k4a[11].D[0] (dffre at (65,2) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a7.out_1[43].C[0] (dffre at (61,38))                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a7.out_1[43].Q[0] (dffre at (61,38)) [clock-to-output]           0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.646     2.695
| (intra 'clb' routing)                                          0.303     2.998
a8.k4a[11].D[0] (dffre at (65,2))                                0.000     2.998
data arrival time                                                          2.998

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing)                                          0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a8.k4a[11].C[0] (dffre at (65,2))                                0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.998
--------------------------------------------------------------------------------
slack (MET)                                                                0.365


#Path 13
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[136].D[0] (dffre at (72,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,47))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (55,47)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.399     1.586
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.672
$abc$1057796$abc$738720$li3335_li3335.in[1] (.names at (57,45))                                                                                                                                                          0.000     1.672
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     1.890
$abc$1057796$abc$738720$li3335_li3335.out[0] (.names at (57,45))                                                                                                                                                         0.000     1.890
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.890
| (inter-block routing)                                                                                                                                                                                                  0.817     2.707
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     2.989
a6.out_1[136].D[0] (dffre at (72,45))                                                                                                                                                                                    0.000     2.989
data arrival time                                                                                                                                                                                                                  2.989

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[136].C[0] (dffre at (72,45))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.989
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.374


#Path 14
Startpoint: $techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K at (55,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[154].D[0] (dffre at (69,31) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,44))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K at (55,44)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.342     1.529
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.614
$abc$1057796$abc$738720$li3353_li3353.in[1] (.names at (54,43))                                                                                                                                                          0.000     1.614
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     1.832
$abc$1057796$abc$738720$li3353_li3353.out[0] (.names at (54,43))                                                                                                                                                         0.000     1.832
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.832
| (inter-block routing)                                                                                                                                                                                                  0.933     2.765
| (intra 'clb' routing)                                                                                                                                                                                                  0.221     2.985
a6.out_1[154].D[0] (dffre at (69,31))                                                                                                                                                                                   -0.000     2.985
data arrival time                                                                                                                                                                                                                  2.985

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[154].C[0] (dffre at (69,31))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.985
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.377


#Path 15
Startpoint: a5.out_1[3].Q[0] (dffre at (43,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.k5a[3].D[0] (dffre at (54,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a5.out_1[3].C[0] (dffre at (43,32))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a5.out_1[3].Q[0] (dffre at (43,32)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (inter-block routing)                                            0.759     1.808
| (intra 'clb' routing)                                            0.085     1.893
a6.S4_0.S_2.in[3].in[0] (.names at (48,44))                        0.000     1.893
| (primitive '.names' combinational delay)                         0.148     2.040
a6.S4_0.S_2.in[3].out[0] (.names at (48,44))                       0.000     2.040
| (intra 'clb' routing)                                            0.000     2.040
| (inter-block routing)                                            0.637     2.678
| (intra 'clb' routing)                                            0.303     2.981
a6.k5a[3].D[0] (dffre at (54,35))                                  0.000     2.981
data arrival time                                                            2.981

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing)                                            0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a6.k5a[3].C[0] (dffre at (54,35))                                  0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -2.981
----------------------------------------------------------------------------------
slack (MET)                                                                  0.382


#Path 16
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[166].D[0] (dffre at (68,21) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (55,47))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (55,47)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (inter-block routing)                                                                                                                                                                                                  0.399     1.344
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.430
$abc$1057796$abc$738720$li3365_li3365.in[1] (.names at (58,41))                                                                                                                                                          0.000     1.430
| (primitive '.names' combinational delay)                                                                                                                                                                               0.136     1.565
$abc$1057796$abc$738720$li3365_li3365.out[0] (.names at (58,41))                                                                                                                                                         0.000     1.565
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.565
| (inter-block routing)                                                                                                                                                                                                  1.171     2.736
| (intra 'clb' routing)                                                                                                                                                                                                  0.233     2.969
a6.out_1[166].D[0] (dffre at (68,21))                                                                                                                                                                                    0.000     2.969
data arrival time                                                                                                                                                                                                                  2.969

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[166].C[0] (dffre at (68,21))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.969
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.394


#Path 17
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[158].D[0] (dffre at (41,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K at (42,38)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.637     1.824
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.909
$abc$1057796$abc$738720$li2205_li2205.in[1] (.names at (34,32))                                                                                                                                                          0.000     1.909
| (primitive '.names' combinational delay)                                                                                                                                                                               0.197     2.106
$abc$1057796$abc$738720$li2205_li2205.out[0] (.names at (34,32))                                                                                                                                                         0.000     2.106
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.106
| (inter-block routing)                                                                                                                                                                                                  0.576     2.683
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     2.965
a3.out_1[158].D[0] (dffre at (41,38))                                                                                                                                                                                    0.000     2.965
data arrival time                                                                                                                                                                                                                  2.965

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[158].C[0] (dffre at (41,38))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.965
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.398


#Path 18
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K at (50,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : a5.out_1[108].D[0] (dffre at (72,44) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (50,44))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K at (50,44)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.220     1.407
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.492
$abc$1057796$abc$738720$li2923_li2923.in[1] (.names at (51,44))                                                                                                                                                          0.000     1.492
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     1.710
$abc$1057796$abc$738720$li2923_li2923.out[0] (.names at (51,44))                                                                                                                                                         0.000     1.710
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.710
| (inter-block routing)                                                                                                                                                                                                  1.055     2.765
| (intra 'clb' routing)                                                                                                                                                                                                  0.184     2.949
a5.out_1[108].D[0] (dffre at (72,44))                                                                                                                                                                                   -0.000     2.949
data arrival time                                                                                                                                                                                                                  2.949

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a5.out_1[108].C[0] (dffre at (72,44))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.949
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.414


#Path 19
Startpoint: $techmap3910\bram_$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,11) clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.out_1[152].D[0] (dffre at (35,28) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3910\bram_$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,11))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3910\bram_$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,11)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.220     1.407
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.492
$abc$1057796$abc$738720$li0503_li0503.in[1] (.names at (45,11))                                                                                                                                                          0.000     1.492
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     1.591
$abc$1057796$abc$738720$li0503_li0503.out[0] (.names at (45,11))                                                                                                                                                         0.000     1.591
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.591
| (inter-block routing)                                                                                                                                                                                                  1.052     2.643
| (intra 'clb' routing)                                                                                                                                                                                                  0.303     2.946
a0.out_1[152].D[0] (dffre at (35,28))                                                                                                                                                                                    0.000     2.946
data arrival time                                                                                                                                                                                                                  2.946

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a0.out_1[152].C[0] (dffre at (35,28))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.417


#Path 20
Startpoint: a5.out_1[59].Q[0] (dffre at (39,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.k5a[27].D[0] (dffre at (61,51) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a5.out_1[59].C[0] (dffre at (39,46))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a5.out_1[59].Q[0] (dffre at (39,46)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (inter-block routing)                                            0.576     1.625
| (intra 'clb' routing)                                            0.085     1.710
a6.S4_0.S_3.in[3].in[2] (.names at (48,46))                        0.000     1.710
| (primitive '.names' combinational delay)                         0.136     1.845
a6.S4_0.S_3.in[3].out[0] (.names at (48,46))                       0.000     1.845
| (intra 'clb' routing)                                            0.000     1.845
| (inter-block routing)                                            0.814     2.659
| (intra 'clb' routing)                                            0.282     2.941
a6.k5a[27].D[0] (dffre at (61,51))                                 0.000     2.941
data arrival time                                                            2.941

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing)                                            0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a6.k5a[27].C[0] (dffre at (61,51))                                 0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -2.941
----------------------------------------------------------------------------------
slack (MET)                                                                  0.421


#Path 21
Startpoint: a0.out_1[98].Q[0] (dffre at (65,17) clocked by a0.S4_0.S_0.clk)
Endpoint  : a1.k3a[2].D[0] (dffre at (31,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a0.out_1[98].C[0] (dffre at (65,17))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a0.out_1[98].Q[0] (dffre at (65,17)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                1.658     2.707
| (intra 'clb' routing)                                                                0.085     2.792
$abc$1057796$abc$738720$li0641_li0641.in[2] (.names at (31,26))                        0.000     2.792
| (primitive '.names' combinational delay)                                             0.148     2.940
$abc$1057796$abc$738720$li0641_li0641.out[0] (.names at (31,26))                       0.000     2.940
| (intra 'clb' routing)                                                                0.000     2.940
a1.k3a[2].D[0] (dffre at (31,26))                                                      0.000     2.940
data arrival time                                                                                2.940

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
a1.k3a[2].C[0] (dffre at (31,26))                                                      0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.940
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.423


#Path 22
Startpoint: $techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K at (55,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[153].D[0] (dffre at (68,33) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,44))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K at (55,44)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.399     1.586
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.672
$abc$1057796$abc$738720$li3352_li3352.in[1] (.names at (54,41))                                                                                                                                                          0.000     1.672
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     1.890
$abc$1057796$abc$738720$li3352_li3352.out[0] (.names at (54,41))                                                                                                                                                         0.000     1.890
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.890
| (inter-block routing)                                                                                                                                                                                                  0.814     2.704
| (intra 'clb' routing)                                                                                                                                                                                                  0.233     2.937
a6.out_1[153].D[0] (dffre at (68,33))                                                                                                                                                                                    0.000     2.937
data arrival time                                                                                                                                                                                                                  2.937

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[153].C[0] (dffre at (68,33))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.937
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.426


#Path 23
Startpoint: $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,14) clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.out_1[136].D[0] (dffre at (33,27) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,14))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,14)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.399     1.586
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.672
$abc$1057796$abc$738720$li0487_li0487.in[1] (.names at (44,12))                                                                                                                                                          0.000     1.672
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     1.771
$abc$1057796$abc$738720$li0487_li0487.out[0] (.names at (44,12))                                                                                                                                                         0.000     1.771
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.771
| (inter-block routing)                                                                                                                                                                                                  0.933     2.704
| (intra 'clb' routing)                                                                                                                                                                                                  0.233     2.937
a0.out_1[136].D[0] (dffre at (33,27))                                                                                                                                                                                    0.000     2.937
data arrival time                                                                                                                                                                                                                  2.937

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a0.out_1[136].C[0] (dffre at (33,27))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.937
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.426


#Path 24
Startpoint: a2.out_1[62].Q[0] (dffre at (34,37) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A2[9] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a2.out_1[62].C[0] (dffre at (34,37))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a2.out_1[62].Q[0] (dffre at (34,37)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                                                                                                                 0.756     1.805
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.890
a3.S4_0.S_3.in[6].in[2] (.names at (37,24))                                                                                                                                                                             0.000     1.890
| (primitive '.names' combinational delay)                                                                                                                                                                              0.197     2.087
a3.S4_0.S_3.in[6].out[0] (.names at (37,24))                                                                                                                                                                            0.000     2.087
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     2.087
| (inter-block routing)                                                                                                                                                                                                 0.756     2.843
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.843
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A2[9] (RS_TDP36K at (42,35))                       0.000     2.843
data arrival time                                                                                                                                                                                                                 2.843

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                                                                                                                 0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.125     3.269
data required time                                                                                                                                                                                                                3.269
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.269
data arrival time                                                                                                                                                                                                                -2.843
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.426


#Path 25
Startpoint: r3.state_out[80].Q[0] (dffre at (29,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t1.t1.s0.out[4].D[0] (dffre at (34,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[80].C[0] (dffre at (29,32))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[80].Q[0] (dffre at (29,32)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.875     1.923
| (intra 'clb' routing)                                                                0.085     2.009
$abc$1636041$new_new_n18791__.in[1] (.names at (44,37))                                0.000     2.009
| (primitive '.names' combinational delay)                                             0.173     2.181
$abc$1636041$new_new_n18791__.out[0] (.names at (44,37))                               0.000     2.181
| (intra 'clb' routing)                                                                0.000     2.181
| (inter-block routing)                                                                0.518     2.699
| (intra 'clb' routing)                                                                0.085     2.785
$abc$1057796$abc$738720$li5427_li5427.in[2] (.names at (34,35))                        0.000     2.785
| (primitive '.names' combinational delay)                                             0.152     2.936
$abc$1057796$abc$738720$li5427_li5427.out[0] (.names at (34,35))                       0.000     2.936
| (intra 'clb' routing)                                                                0.000     2.936
r4.t1.t1.s0.out[4].D[0] (dffre at (34,35))                                             0.000     2.936
data arrival time                                                                                2.936

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t1.t1.s0.out[4].C[0] (dffre at (34,35))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.936
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.427


#Path 26
Startpoint: r3.state_out[83].Q[0] (dffre at (31,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t1.t1.s0.out[0].D[0] (dffre at (34,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[83].C[0] (dffre at (31,28))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[83].Q[0] (dffre at (31,28)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.875     1.923
| (intra 'clb' routing)                                                                0.085     2.009
$abc$1636041$new_new_n18813__.in[2] (.names at (44,37))                                0.000     2.009
| (primitive '.names' combinational delay)                                             0.173     2.181
$abc$1636041$new_new_n18813__.out[0] (.names at (44,37))                               0.000     2.181
| (intra 'clb' routing)                                                                0.000     2.181
| (inter-block routing)                                                                0.518     2.699
| (intra 'clb' routing)                                                                0.085     2.785
$abc$1057796$abc$738720$li5423_li5423.in[4] (.names at (34,36))                        0.000     2.785
| (primitive '.names' combinational delay)                                             0.152     2.936
$abc$1057796$abc$738720$li5423_li5423.out[0] (.names at (34,36))                       0.000     2.936
| (intra 'clb' routing)                                                                0.000     2.936
r4.t1.t1.s0.out[0].D[0] (dffre at (34,36))                                             0.000     2.936
data arrival time                                                                                2.936

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t1.t1.s0.out[0].C[0] (dffre at (34,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.936
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.427


#Path 27
Startpoint: r4.state_out[8].Q[0] (dffre at (32,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t3.t2.s0.out[0].D[0] (dffre at (41,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[8].C[0] (dffre at (32,32))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[8].Q[0] (dffre at (32,32)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.814     1.862
| (intra 'clb' routing)                                                                0.085     1.948
$abc$1636041$new_new_n17311__.in[2] (.names at (48,35))                                0.000     1.948
| (primitive '.names' combinational delay)                                             0.152     2.099
$abc$1636041$new_new_n17311__.out[0] (.names at (48,35))                               0.000     2.099
| (intra 'clb' routing)                                                                0.000     2.099
| (inter-block routing)                                                                0.576     2.676
| (intra 'clb' routing)                                                                0.085     2.761
$abc$1057796$abc$738720$li5826_li5826.in[5] (.names at (41,41))                        0.000     2.761
| (primitive '.names' combinational delay)                                             0.173     2.933
$abc$1057796$abc$738720$li5826_li5826.out[0] (.names at (41,41))                       0.000     2.933
| (intra 'clb' routing)                                                                0.000     2.933
r5.t3.t2.s0.out[0].D[0] (dffre at (41,41))                                             0.000     2.933
data arrival time                                                                                2.933

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t3.t2.s0.out[0].C[0] (dffre at (41,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.933
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.430


#Path 28
Startpoint: r4.state_out[40].Q[0] (dffre at (31,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t2.t2.s0.out[5].D[0] (dffre at (40,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[40].C[0] (dffre at (31,31))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[40].Q[0] (dffre at (31,31)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.814     1.862
| (intra 'clb' routing)                                                                0.085     1.948
$abc$1636041$new_new_n17490__.in[4] (.names at (47,34))                                0.000     1.948
| (primitive '.names' combinational delay)                                             0.173     2.120
$abc$1636041$new_new_n17490__.out[0] (.names at (47,34))                               0.000     2.120
| (intra 'clb' routing)                                                                0.000     2.120
| (inter-block routing)                                                                0.576     2.696
| (intra 'clb' routing)                                                                0.085     2.782
$abc$1057796$abc$738720$li5787_li5787.in[4] (.names at (40,41))                        0.000     2.782
| (primitive '.names' combinational delay)                                             0.152     2.933
$abc$1057796$abc$738720$li5787_li5787.out[0] (.names at (40,41))                       0.000     2.933
| (intra 'clb' routing)                                                                0.000     2.933
r5.t2.t2.s0.out[5].D[0] (dffre at (40,41))                                             0.000     2.933
data arrival time                                                                                2.933

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t2.t2.s0.out[5].C[0] (dffre at (40,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.933
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.430


#Path 29
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[104].D[0] (dffre at (40,28) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,32)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.637     1.824
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.909
$abc$1057796$abc$738720$li1767_li1767.in[1] (.names at (29,31))                                                                                                                                                          0.000     1.909
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     2.009
$abc$1057796$abc$738720$li1767_li1767.out[0] (.names at (29,31))                                                                                                                                                         0.000     2.009
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.009
| (inter-block routing)                                                                                                                                                                                                  0.637     2.646
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     2.928
a2.out_1[104].D[0] (dffre at (40,28))                                                                                                                                                                                    0.000     2.928
data arrival time                                                                                                                                                                                                                  2.928

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[104].C[0] (dffre at (40,28))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.928
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.435


#Path 30
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[139].D[0] (dffre at (73,43) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,47))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K at (55,47)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.342     1.529
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.614
$abc$1057796$abc$738720$li3338_li3338.in[1] (.names at (56,46))                                                                                                                                                          0.000     1.614
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     1.761
$abc$1057796$abc$738720$li3338_li3338.out[0] (.names at (56,46))                                                                                                                                                         0.000     1.761
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.761
| (inter-block routing)                                                                                                                                                                                                  0.875     2.637
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     2.919
a6.out_1[139].D[0] (dffre at (73,43))                                                                                                                                                                                    0.000     2.919
data arrival time                                                                                                                                                                                                                  2.919

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[139].C[0] (dffre at (73,43))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.919
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.444


#Path 31
Startpoint: a0.k2a[7].Q[0] (dffre at (65,43) clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.out_1[103].D[0] (dffre at (36,25) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a0.k2a[7].C[0] (dffre at (65,43))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a0.k2a[7].Q[0] (dffre at (65,43)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.646     2.695
| (intra 'clb' routing)                                          0.221     2.915
a0.out_1[103].D[0] (dffre at (36,25))                            0.000     2.915
data arrival time                                                          2.915

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing)                                          0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a0.out_1[103].C[0] (dffre at (36,25))                            0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.915
--------------------------------------------------------------------------------
slack (MET)                                                                0.447


#Path 32
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[0] (RS_TDP36K at (42,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[96].D[0] (dffre at (39,27) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[0] (RS_TDP36K at (42,32)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (inter-block routing)                                                                                                                                                                                                  0.756     1.701
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.786
$abc$1057796$abc$738720$li1759_li1759.in[1] (.names at (27,31))                                                                                                                                                          0.000     1.786
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     1.934
$abc$1057796$abc$738720$li1759_li1759.out[0] (.names at (27,31))                                                                                                                                                         0.000     1.934
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.934
| (inter-block routing)                                                                                                                                                                                                  0.695     2.629
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     2.911
a2.out_1[96].D[0] (dffre at (39,27))                                                                                                                                                                                     0.000     2.911
data arrival time                                                                                                                                                                                                                  2.911

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[96].C[0] (dffre at (39,27))                                                                                                                                                                                     0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.911
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.451


#Path 33
Startpoint: r6.state_out[40].Q[0] (dffre at (47,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t2.s0.out[3].D[0] (dffre at (57,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[40].C[0] (dffre at (47,46))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[40].Q[0] (dffre at (47,46)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.875     1.923
| (intra 'clb' routing)                                                                0.085     2.009
$abc$1636041$new_new_n15278__.in[0] (.names at (65,47))                                0.000     2.009
| (primitive '.names' combinational delay)                                             0.173     2.181
$abc$1636041$new_new_n15278__.out[0] (.names at (65,47))                               0.000     2.181
| (intra 'clb' routing)                                                                0.000     2.181
| (inter-block routing)                                                                0.457     2.638
| (intra 'clb' routing)                                                                0.085     2.724
$abc$1057796$abc$738720$li6393_li6393.in[5] (.names at (57,47))                        0.000     2.724
| (primitive '.names' combinational delay)                                             0.173     2.896
$abc$1057796$abc$738720$li6393_li6393.out[0] (.names at (57,47))                       0.000     2.896
| (intra 'clb' routing)                                                                0.000     2.896
r7.t2.t2.s0.out[3].D[0] (dffre at (57,47))                                             0.000     2.896
data arrival time                                                                                2.896

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t2.t2.s0.out[3].C[0] (dffre at (57,47))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.896
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.467


#Path 34
Startpoint: a0.out_1[98].Q[0] (dffre at (65,17) clocked by a0.S4_0.S_0.clk)
Endpoint  : a1.k2a[2].D[0] (dffre at (31,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a0.out_1[98].C[0] (dffre at (65,17))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a0.out_1[98].Q[0] (dffre at (65,17)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                1.658     2.707
| (intra 'clb' routing)                                                                0.085     2.792
$abc$1057796$abc$738720$li0609_li0609.in[1] (.names at (31,26))                        0.000     2.792
| (primitive '.names' combinational delay)                                             0.099     2.891
$abc$1057796$abc$738720$li0609_li0609.out[0] (.names at (31,26))                       0.000     2.891
| (intra 'clb' routing)                                                                0.000     2.891
a1.k2a[2].D[0] (dffre at (31,26))                                                      0.000     2.891
data arrival time                                                                                2.891

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
a1.k2a[2].C[0] (dffre at (31,26))                                                      0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.891
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.472


#Path 35
Startpoint: a4.out_1[174].Q[0] (dffre at (26,33) clocked by a0.S4_0.S_0.clk)
Endpoint  : a5.k0a[14].D[0] (dffre at (54,48) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a4.out_1[174].C[0] (dffre at (26,33))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a4.out_1[174].Q[0] (dffre at (26,33)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.528     2.576
| (intra 'clb' routing)                                          0.303     2.879
a5.k0a[14].D[0] (dffre at (54,48))                               0.000     2.879
data arrival time                                                          2.879

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing)                                          0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a5.k0a[14].C[0] (dffre at (54,48))                               0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.879
--------------------------------------------------------------------------------
slack (MET)                                                                0.484


#Path 36
Startpoint: a6.k2a[9].Q[0] (dffre at (35,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[105].D[0] (dffre at (65,32) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a6.k2a[9].C[0] (dffre at (35,41))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a6.k2a[9].Q[0] (dffre at (35,41)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.528     2.576
| (intra 'clb' routing)                                          0.303     2.879
a6.out_1[105].D[0] (dffre at (65,32))                            0.000     2.879
data arrival time                                                          2.879

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing)                                          0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a6.out_1[105].C[0] (dffre at (65,32))                            0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.879
--------------------------------------------------------------------------------
slack (MET)                                                                0.484


#Path 37
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[152].D[0] (dffre at (40,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,38)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.695     1.882
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.967
$abc$1057796$abc$738720$li2199_li2199.in[1] (.names at (33,31))                                                                                                                                                          0.000     1.967
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     2.115
$abc$1057796$abc$738720$li2199_li2199.out[0] (.names at (33,31))                                                                                                                                                         0.000     2.115
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.115
| (inter-block routing)                                                                                                                                                                                                  0.576     2.691
| (intra 'clb' routing)                                                                                                                                                                                                  0.184     2.876
a3.out_1[152].D[0] (dffre at (40,38))                                                                                                                                                                                   -0.000     2.876
data arrival time                                                                                                                                                                                                                  2.876

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[152].C[0] (dffre at (40,38))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.876
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.487


#Path 38
Startpoint: r8.state_out[0].Q[0] (dffre at (57,36) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t3.s0.out[6].D[0] (dffre at (60,28) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r8.state_out[0].C[0] (dffre at (57,36))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r8.state_out[0].Q[0] (dffre at (57,36)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.518     1.567
| (intra 'clb' routing)                                                                0.085     1.652
$abc$1636041$new_new_n13784__.in[1] (.names at (47,34))                                0.000     1.652
| (primitive '.names' combinational delay)                                             0.173     1.824
$abc$1636041$new_new_n13784__.out[0] (.names at (47,34))                               0.000     1.824
| (intra 'clb' routing)                                                                0.000     1.824
| (inter-block routing)                                                                0.814     2.638
| (intra 'clb' routing)                                                                0.085     2.724
$abc$1057796$abc$738720$li7057_li7057.in[5] (.names at (60,28))                        0.000     2.724
| (primitive '.names' combinational delay)                                             0.152     2.875
$abc$1057796$abc$738720$li7057_li7057.out[0] (.names at (60,28))                       0.000     2.875
| (intra 'clb' routing)                                                                0.000     2.875
r9.t3.t3.s0.out[6].D[0] (dffre at (60,28))                                             0.000     2.875
data arrival time                                                                                2.875

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r9.t3.t3.s0.out[6].C[0] (dffre at (60,28))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.875
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.488


#Path 39
Startpoint: r1.state_out[90].Q[0] (dffre at (40,15) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[90].C[0] (dffre at (40,15))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[90].Q[0] (dffre at (40,15)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (inter-block routing)                                                                                                                                                                                                  1.646     2.695
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.695
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (7,23))                       0.000     2.695
data arrival time                                                                                                                                                                                                                  2.695

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.695
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.488


#Path 40
Startpoint: r8.state_out[8].Q[0] (dffre at (61,34) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t2.s0.out[1].D[0] (dffre at (64,32) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r8.state_out[8].C[0] (dffre at (61,34))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r8.state_out[8].Q[0] (dffre at (61,34)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.637     1.686
| (intra 'clb' routing)                                                                0.085     1.771
$abc$1636041$new_new_n13723__.in[1] (.names at (48,35))                                0.000     1.771
| (primitive '.names' combinational delay)                                             0.172     1.943
$abc$1636041$new_new_n13723__.out[0] (.names at (48,35))                               0.000     1.943
| (intra 'clb' routing)                                                                0.000     1.943
| (inter-block routing)                                                                0.814     2.757
| (intra 'clb' routing)                                                                0.085     2.842
$abc$1057796$abc$738720$li7047_li7047.in[4] (.names at (64,32))                        0.000     2.842
| (primitive '.names' combinational delay)                                             0.025     2.868
$abc$1057796$abc$738720$li7047_li7047.out[0] (.names at (64,32))                       0.000     2.868
| (intra 'clb' routing)                                                                0.000     2.868
r9.t3.t2.s0.out[1].D[0] (dffre at (64,32))                                             0.000     2.868
data arrival time                                                                                2.868

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r9.t3.t2.s0.out[1].C[0] (dffre at (64,32))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.868
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.495


#Path 41
Startpoint: a2.out_1[21].Q[0] (dffre at (39,21) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a2.out_1[21].C[0] (dffre at (39,21))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a2.out_1[21].Q[0] (dffre at (39,21)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                                                                                                                 0.637     1.686
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.771
a3.S4_0.S_0.in[5].in[0] (.names at (33,30))                                                                                                                                                                             0.000     1.771
| (primitive '.names' combinational delay)                                                                                                                                                                              0.218     1.989
a3.S4_0.S_0.in[5].out[0] (.names at (33,30))                                                                                                                                                                            0.000     1.989
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.989
| (inter-block routing)                                                                                                                                                                                                 0.695     2.684
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.684
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (42,38))                       0.000     2.684
data arrival time                                                                                                                                                                                                                 2.684

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                                                                                                                 0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.212     3.182
data required time                                                                                                                                                                                                                3.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.182
data arrival time                                                                                                                                                                                                                -2.684
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.498


#Path 42
Startpoint: a2.out_1[34].Q[0] (dffre at (31,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a2.out_1[34].C[0] (dffre at (31,38))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a2.out_1[34].Q[0] (dffre at (31,38)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                                                                                                                 0.701     1.750
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.835
a3.S4_0.S_2.in[2].in[2] (.names at (31,26))                                                                                                                                                                             0.000     1.835
| (primitive '.names' combinational delay)                                                                                                                                                                              0.148     1.983
a3.S4_0.S_2.in[2].out[0] (.names at (31,26))                                                                                                                                                                            0.000     1.983
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.983
| (inter-block routing)                                                                                                                                                                                                 0.695     2.678
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.678
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (42,35))                       0.000     2.678
data arrival time                                                                                                                                                                                                                 2.678

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                                                                                                                 0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,35))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.212     3.182
data required time                                                                                                                                                                                                                3.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.182
data arrival time                                                                                                                                                                                                                -2.678
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.505


#Path 43
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[137].D[0] (dffre at (65,32) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,47))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K at (55,47)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.342     1.529
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.614
$abc$1057796$abc$738720$li3336_li3336.in[1] (.names at (58,46))                                                                                                                                                          0.000     1.614
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     1.761
$abc$1057796$abc$738720$li3336_li3336.out[0] (.names at (58,46))                                                                                                                                                         0.000     1.761
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.761
| (inter-block routing)                                                                                                                                                                                                  0.875     2.637
| (intra 'clb' routing)                                                                                                                                                                                                  0.221     2.857
a6.out_1[137].D[0] (dffre at (65,32))                                                                                                                                                                                    0.000     2.857
data arrival time                                                                                                                                                                                                                  2.857

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[137].C[0] (dffre at (65,32))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.857
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.506


#Path 44
Startpoint: r3.state_out[96].Q[0] (dffre at (27,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t3.s0.out[5].D[0] (dffre at (30,39) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[96].C[0] (dffre at (27,31))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[96].Q[0] (dffre at (27,31)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.875     1.923
| (intra 'clb' routing)                                                                0.085     2.009
$abc$1636041$new_new_n18897__.in[1] (.names at (40,40))                                0.000     2.009
| (primitive '.names' combinational delay)                                             0.152     2.160
$abc$1636041$new_new_n18897__.out[0] (.names at (40,40))                               0.000     2.160
| (intra 'clb' routing)                                                                0.000     2.160
| (inter-block routing)                                                                0.518     2.679
| (intra 'clb' routing)                                                                0.085     2.764
$abc$1057796$abc$738720$li5406_li5406.in[3] (.names at (30,39))                        0.000     2.764
| (primitive '.names' combinational delay)                                             0.090     2.854
$abc$1057796$abc$738720$li5406_li5406.out[0] (.names at (30,39))                       0.000     2.854
| (intra 'clb' routing)                                                                0.000     2.854
r4.t0.t3.s0.out[5].D[0] (dffre at (30,39))                                             0.000     2.854
data arrival time                                                                                2.854

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t0.t3.s0.out[5].C[0] (dffre at (30,39))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.854
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.509


#Path 45
Startpoint: r3.state_out[20].Q[0] (dffre at (37,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t1.s0.out[2].D[0] (dffre at (24,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[20].C[0] (dffre at (37,28))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[20].Q[0] (dffre at (37,28)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.698     1.747
| (intra 'clb' routing)                                                                0.085     1.832
$abc$1636041$new_new_n18373__.in[1] (.names at (36,39))                                0.000     1.832
| (primitive '.names' combinational delay)                                             0.090     1.922
$abc$1636041$new_new_n18373__.out[0] (.names at (36,39))                               0.000     1.922
| (intra 'clb' routing)                                                                0.000     1.922
| (inter-block routing)                                                                0.695     2.617
| (intra 'clb' routing)                                                                0.085     2.702
$abc$1057796$abc$738720$li5513_li5513.in[4] (.names at (24,36))                        0.000     2.702
| (primitive '.names' combinational delay)                                             0.152     2.854
$abc$1057796$abc$738720$li5513_li5513.out[0] (.names at (24,36))                       0.000     2.854
| (intra 'clb' routing)                                                                0.000     2.854
r4.t3.t1.s0.out[2].D[0] (dffre at (24,36))                                             0.000     2.854
data arrival time                                                                                2.854

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t3.t1.s0.out[2].C[0] (dffre at (24,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.854
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.509


#Path 46
Startpoint: a0.k1a[23].Q[0] (dffre at (43,11) clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.out_1[151].D[0] (dffre at (27,20) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a0.k1a[23].C[0] (dffre at (43,11))                                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a0.k1a[23].Q[0] (dffre at (43,11)) [clock-to-output]                                   0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.162     1.210
| (intra 'clb' routing)                                                                0.085     1.295
$abc$1057796$abc$738720$li0502_li0502.in[0] (.names at (43,11))                       -0.000     1.295
| (primitive '.names' combinational delay)                                             0.218     1.513
$abc$1057796$abc$738720$li0502_li0502.out[0] (.names at (43,11))                       0.000     1.513
| (intra 'clb' routing)                                                                0.000     1.513
| (inter-block routing)                                                                1.052     2.565
| (intra 'clb' routing)                                                                0.282     2.847
a0.out_1[151].D[0] (dffre at (27,20))                                                  0.000     2.847
data arrival time                                                                                2.847

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
a0.out_1[151].C[0] (dffre at (27,20))                                                  0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.847
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.516


#Path 47
Startpoint: a5.k1a[26].Q[0] (dffre at (40,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[90].D[0] (dffre at (48,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a5.k1a[26].C[0] (dffre at (40,31))                                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a5.k1a[26].Q[0] (dffre at (40,31)) [clock-to-output]                                   0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.933     1.981
| (intra 'clb' routing)                                                                0.085     2.066
$abc$1057796$abc$738720$li2969_li2969.in[0] (.names at (54,43))                        0.000     2.066
| (primitive '.names' combinational delay)                                             0.148     2.214
$abc$1057796$abc$738720$li2969_li2969.out[0] (.names at (54,43))                       0.000     2.214
| (intra 'clb' routing)                                                                0.000     2.214
| (inter-block routing)                                                                0.457     2.672
| (intra 'clb' routing)                                                                0.085     2.757
$abc$1057796$abc$738720$li5938_li5938.in[0] (.names at (48,47))                        0.000     2.757
| (primitive '.names' combinational delay)                                             0.090     2.847
$abc$1057796$abc$738720$li5938_li5938.out[0] (.names at (48,47))                       0.000     2.847
| (intra 'clb' routing)                                                                0.000     2.847
r6.state_out[90].D[0] (dffre at (48,47))                                               0.000     2.847
data arrival time                                                                                2.847

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.state_out[90].C[0] (dffre at (48,47))                                               0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.847
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.516


#Path 48
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K at (50,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[73].D[0] (dffre at (47,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (50,44))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K at (50,44)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.521     1.708
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.794
$abc$1057796$abc$738720$li2952_li2952.in[1] (.names at (58,46))                                                                                                                                                         -0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     2.012
$abc$1057796$abc$738720$li2952_li2952.out[0] (.names at (58,46))                                                                                                                                                         0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.012
| (inter-block routing)                                                                                                                                                                                                  0.695     2.707
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     2.792
$abc$1057796$abc$738720$li5921_li5921.in[0] (.names at (47,38))                                                                                                                                                          0.000     2.792
| (primitive '.names' combinational delay)                                                                                                                                                                               0.054     2.846
$abc$1057796$abc$738720$li5921_li5921.out[0] (.names at (47,38))                                                                                                                                                         0.000     2.846
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.846
r6.state_out[73].D[0] (dffre at (47,38))                                                                                                                                                                                 0.000     2.846
data arrival time                                                                                                                                                                                                                  2.846

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
r6.state_out[73].C[0] (dffre at (47,38))                                                                                                                                                                                 0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.846
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.517


#Path 49
Startpoint: a2.out_1[34].Q[0] (dffre at (31,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.k5a[2].D[0] (dffre at (27,33) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a2.out_1[34].C[0] (dffre at (31,38))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a2.out_1[34].Q[0] (dffre at (31,38)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (inter-block routing)                                            0.701     1.750
| (intra 'clb' routing)                                            0.085     1.835
a3.S4_0.S_2.in[2].in[2] (.names at (31,26))                        0.000     1.835
| (primitive '.names' combinational delay)                         0.148     1.983
a3.S4_0.S_2.in[2].out[0] (.names at (31,26))                       0.000     1.983
| (intra 'clb' routing)                                            0.000     1.983
| (inter-block routing)                                            0.576     2.559
| (intra 'clb' routing)                                            0.282     2.841
a3.k5a[2].D[0] (dffre at (27,33))                                  0.000     2.841
data arrival time                                                            2.841

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing)                                            0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a3.k5a[2].C[0] (dffre at (27,33))                                  0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -2.841
----------------------------------------------------------------------------------
slack (MET)                                                                  0.522


#Path 50
Startpoint: $techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K at (7,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : r2.state_out[116].D[0] (dffre at (39,17) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.894     0.894
| (inter-block routing)                                                                                                                                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     0.894
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,20))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                         0.293     1.187
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K at (7,20)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     1.187
| (inter-block routing)                                                                                                                                                                                                   1.473     2.660
| (intra 'clb' routing)                                                                                                                                                                                                   0.085     2.745
$abc$1057796$abc$738720$li5012_li5012.in[5] (.names at (39,17))                                                                                                                                                           0.000     2.745
| (primitive '.names' combinational delay)                                                                                                                                                                                0.090     2.835
$abc$1057796$abc$738720$li5012_li5012.out[0] (.names at (39,17))                                                                                                                                                          0.000     2.835
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     2.835
r2.state_out[116].D[0] (dffre at (39,17))                                                                                                                                                                                 0.000     2.835
data arrival time                                                                                                                                                                                                                   2.835

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                      0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                    0.894     3.394
| (inter-block routing)                                                                                                                                                                                                   0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     3.394
r2.state_out[116].C[0] (dffre at (39,17))                                                                                                                                                                                 0.000     3.394
clock uncertainty                                                                                                                                                                                                         0.000     3.394
cell setup time                                                                                                                                                                                                          -0.032     3.363
data required time                                                                                                                                                                                                                  3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  3.363
data arrival time                                                                                                                                                                                                                  -2.835
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         0.528


#Path 51
Startpoint: r6.state_out[59].Q[0] (dffre at (48,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t0.s0.out[7].D[0] (dffre at (56,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[59].C[0] (dffre at (48,46))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[59].Q[0] (dffre at (48,46)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.933     1.981
| (intra 'clb' routing)                                                                0.085     2.066
$abc$1636041$new_new_n15383__.in[2] (.names at (58,33))                                0.000     2.066
| (primitive '.names' combinational delay)                                             0.054     2.120
$abc$1636041$new_new_n15383__.out[0] (.names at (58,33))                               0.000     2.120
| (intra 'clb' routing)                                                                0.000     2.120
| (inter-block routing)                                                                0.521     2.642
| (intra 'clb' routing)                                                                0.085     2.727
$abc$1057796$abc$738720$li6374_li6374.in[5] (.names at (56,41))                        0.000     2.727
| (primitive '.names' combinational delay)                                             0.103     2.830
$abc$1057796$abc$738720$li6374_li6374.out[0] (.names at (56,41))                       0.000     2.830
| (intra 'clb' routing)                                                                0.000     2.830
r7.t2.t0.s0.out[7].D[0] (dffre at (56,41))                                             0.000     2.830
data arrival time                                                                                2.830

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t2.t0.s0.out[7].C[0] (dffre at (56,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.830
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.533


#Path 52
Startpoint: r6.state_out[77].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[2].D[0] (dffre at (49,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[77].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[77].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.994     2.042
| (intra 'clb' routing)                                                                0.085     2.127
$abc$1636041$new_new_n15508__.in[2] (.names at (44,26))                                0.000     2.127
| (primitive '.names' combinational delay)                                             0.173     2.300
$abc$1636041$new_new_n15508__.out[0] (.names at (44,26))                               0.000     2.300
| (intra 'clb' routing)                                                                0.000     2.300
| (inter-block routing)                                                                0.339     2.638
| (intra 'clb' routing)                                                                0.085     2.724
$abc$1057796$abc$738720$li6347_li6347.in[5] (.names at (49,26))                        0.000     2.724
| (primitive '.names' combinational delay)                                             0.103     2.826
$abc$1057796$abc$738720$li6347_li6347.out[0] (.names at (49,26))                       0.000     2.826
| (intra 'clb' routing)                                                                0.000     2.826
r7.t1.t2.s0.out[2].D[0] (dffre at (49,26))                                             0.000     2.826
data arrival time                                                                                2.826

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t2.s0.out[2].C[0] (dffre at (49,26))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.826
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.537


#Path 53
Startpoint: a5.out_1[73].Q[0] (dffre at (51,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A2[4] (RS_TDP36K at (55,44) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a5.out_1[73].C[0] (dffre at (51,45))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a5.out_1[73].Q[0] (dffre at (51,45)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                                                                                                                 0.701     1.750
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.835
a6.S4_0.S_1.in[1].in[1] (.names at (53,33))                                                                                                                                                                             0.000     1.835
| (primitive '.names' combinational delay)                                                                                                                                                                              0.197     2.032
a6.S4_0.S_1.in[1].out[0] (.names at (53,33))                                                                                                                                                                            0.000     2.032
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     2.032
| (inter-block routing)                                                                                                                                                                                                 0.698     2.730
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.730
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A2[4] (RS_TDP36K at (55,44))                       0.000     2.730
data arrival time                                                                                                                                                                                                                 2.730

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                                                                                                                 0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (55,44))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.125     3.269
data required time                                                                                                                                                                                                                3.269
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.269
data arrival time                                                                                                                                                                                                                -2.730
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.539


#Path 54
Startpoint: r5.state_out[4].Q[0] (dffre at (41,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t3.t3.s0.out[7].D[0] (dffre at (51,46) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r5.state_out[4].C[0] (dffre at (41,30))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r5.state_out[4].Q[0] (dffre at (41,30)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.576     1.625
| (intra 'clb' routing)                                                                0.085     1.710
$abc$1636041$new_new_n16105__.in[1] (.names at (51,34))                                0.000     1.710
| (primitive '.names' combinational delay)                                             0.152     1.861
$abc$1636041$new_new_n16105__.out[0] (.names at (51,34))                               0.000     1.861
| (intra 'clb' routing)                                                                0.000     1.861
| (inter-block routing)                                                                0.701     2.563
| (intra 'clb' routing)                                                                0.085     2.648
$abc$1057796$abc$738720$li6144_li6144.in[4] (.names at (51,46))                        0.000     2.648
| (primitive '.names' combinational delay)                                             0.173     2.820
$abc$1057796$abc$738720$li6144_li6144.out[0] (.names at (51,46))                       0.000     2.820
| (intra 'clb' routing)                                                                0.000     2.820
r6.t3.t3.s0.out[7].D[0] (dffre at (51,46))                                             0.000     2.820
data arrival time                                                                                2.820

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.t3.t3.s0.out[7].C[0] (dffre at (51,46))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.820
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.542


#Path 55
Startpoint: r6.state_out[69].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t3.s0.out[2].D[0] (dffre at (39,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[69].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[69].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.939     1.987
| (intra 'clb' routing)                                                                0.085     2.073
$abc$1636041$new_new_n15447__.in[3] (.names at (33,41))                                0.000     2.073
| (primitive '.names' combinational delay)                                             0.173     2.245
$abc$1636041$new_new_n15447__.out[0] (.names at (33,41))                               0.000     2.245
| (intra 'clb' routing)                                                                0.000     2.245
| (inter-block routing)                                                                0.338     2.584
| (intra 'clb' routing)                                                                0.085     2.669
$abc$1057796$abc$738720$li6359_li6359.in[4] (.names at (39,41))                        0.000     2.669
| (primitive '.names' combinational delay)                                             0.152     2.820
$abc$1057796$abc$738720$li6359_li6359.out[0] (.names at (39,41))                       0.000     2.820
| (intra 'clb' routing)                                                                0.000     2.820
r7.t1.t3.s0.out[2].D[0] (dffre at (39,41))                                             0.000     2.820
data arrival time                                                                                2.820

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t3.s0.out[2].C[0] (dffre at (39,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.820
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.542


#Path 56
Startpoint: r3.state_out[121].Q[0] (dffre at (36,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t0.s0.out[3].D[0] (dffre at (25,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[121].C[0] (dffre at (36,30))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[121].Q[0] (dffre at (36,30)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.579     1.628
| (intra 'clb' routing)                                                                0.085     1.713
$abc$1636041$new_new_n19078__.in[4] (.names at (39,38))                                0.000     1.713
| (primitive '.names' combinational delay)                                             0.173     1.885
$abc$1636041$new_new_n19078__.out[0] (.names at (39,38))                               0.000     1.885
| (intra 'clb' routing)                                                                0.000     1.885
| (inter-block routing)                                                                0.698     2.584
| (intra 'clb' routing)                                                                0.085     2.669
$abc$1057796$abc$738720$li5370_li5370.in[4] (.names at (25,36))                        0.000     2.669
| (primitive '.names' combinational delay)                                             0.152     2.820
$abc$1057796$abc$738720$li5370_li5370.out[0] (.names at (25,36))                       0.000     2.820
| (intra 'clb' routing)                                                                0.000     2.820
r4.t0.t0.s0.out[3].D[0] (dffre at (25,36))                                             0.000     2.820
data arrival time                                                                                2.820

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t0.t0.s0.out[3].C[0] (dffre at (25,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.820
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.542


#Path 57
Startpoint: r6.state_out[77].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[5].D[0] (dffre at (53,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[77].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[77].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.637     1.686
| (intra 'clb' routing)                                                                0.085     1.771
$abc$1636041$new_new_n15478__.in[0] (.names at (40,40))                                0.000     1.771
| (primitive '.names' combinational delay)                                             0.152     1.922
$abc$1636041$new_new_n15478__.out[0] (.names at (40,40))                               0.000     1.922
| (intra 'clb' routing)                                                                0.000     1.922
| (inter-block routing)                                                                0.637     2.560
| (intra 'clb' routing)                                                                0.085     2.645
$abc$1057796$abc$738720$li6355_li6355.in[5] (.names at (53,41))                        0.000     2.645
| (primitive '.names' combinational delay)                                             0.173     2.817
$abc$1057796$abc$738720$li6355_li6355.out[0] (.names at (53,41))                       0.000     2.817
| (intra 'clb' routing)                                                                0.000     2.817
r7.t1.t2.s0.out[5].D[0] (dffre at (53,41))                                             0.000     2.817
data arrival time                                                                                2.817

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t2.s0.out[5].C[0] (dffre at (53,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.817
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.545


#Path 58
Startpoint: r3.state_out[83].Q[0] (dffre at (31,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t1.t1.s0.out[2].D[0] (dffre at (37,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[83].C[0] (dffre at (31,28))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[83].Q[0] (dffre at (31,28)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.875     1.923
| (intra 'clb' routing)                                                                0.085     2.009
$abc$1636041$new_new_n18803__.in[4] (.names at (44,37))                                0.000     2.009
| (primitive '.names' combinational delay)                                             0.173     2.181
$abc$1636041$new_new_n18803__.out[0] (.names at (44,37))                               0.000     2.181
| (intra 'clb' routing)                                                                0.000     2.181
| (inter-block routing)                                                                0.399     2.580
| (intra 'clb' routing)                                                                0.085     2.666
$abc$1057796$abc$738720$li5425_li5425.in[4] (.names at (37,36))                        0.000     2.666
| (primitive '.names' combinational delay)                                             0.152     2.817
$abc$1057796$abc$738720$li5425_li5425.out[0] (.names at (37,36))                       0.000     2.817
| (intra 'clb' routing)                                                                0.000     2.817
r4.t1.t1.s0.out[2].D[0] (dffre at (37,36))                                             0.000     2.817
data arrival time                                                                                2.817

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t1.t1.s0.out[2].C[0] (dffre at (37,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.817
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.545


#Path 59
Startpoint: r1.state_out[123].Q[0] (dffre at (41,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (7,20) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[123].C[0] (dffre at (41,20))                                                                                                                                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[123].Q[0] (dffre at (41,20)) [clock-to-output]                                                                                                                                                              0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (inter-block routing)                                                                                                                                                                                                  1.588     2.637
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.637
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (7,20))                       0.000     2.637
data arrival time                                                                                                                                                                                                                  2.637

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,20))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.637
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.546


#Path 60
Startpoint: r6.state_out[49].Q[0] (dffre at (47,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t1.s4.out[3].D[0] (dffre at (61,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[49].C[0] (dffre at (47,45))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[49].Q[0] (dffre at (47,45)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.936     1.984
| (intra 'clb' routing)                                                                0.085     2.069
$abc$1636041$new_new_n15341__.in[5] (.names at (65,45))                                0.000     2.069
| (primitive '.names' combinational delay)                                             0.173     2.242
$abc$1636041$new_new_n15341__.out[0] (.names at (65,45))                               0.000     2.242
| (intra 'clb' routing)                                                                0.000     2.242
| (inter-block routing)                                                                0.399     2.641
| (intra 'clb' routing)                                                                0.085     2.727
$abc$1057796$abc$738720$li6385_li6385.in[3] (.names at (61,47))                        0.000     2.727
| (primitive '.names' combinational delay)                                             0.090     2.817
$abc$1057796$abc$738720$li6385_li6385.out[0] (.names at (61,47))                       0.000     2.817
| (intra 'clb' routing)                                                                0.000     2.817
r7.t2.t1.s4.out[3].D[0] (dffre at (61,47))                                             0.000     2.817
data arrival time                                                                                2.817

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t2.t1.s4.out[3].C[0] (dffre at (61,47))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.817
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.546


#Path 61
Startpoint: r6.state_out[77].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[0].D[0] (dffre at (47,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[77].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[77].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.933     1.981
| (intra 'clb' routing)                                                                0.085     2.066
$abc$1636041$new_new_n15512__.in[3] (.names at (41,26))                                0.000     2.066
| (primitive '.names' combinational delay)                                             0.173     2.239
$abc$1636041$new_new_n15512__.out[0] (.names at (41,26))                               0.000     2.239
| (intra 'clb' routing)                                                                0.000     2.239
| (inter-block routing)                                                                0.338     2.577
| (intra 'clb' routing)                                                                0.085     2.663
$abc$1057796$abc$738720$li6346_li6346.in[4] (.names at (47,26))                        0.000     2.663
| (primitive '.names' combinational delay)                                             0.152     2.814
$abc$1057796$abc$738720$li6346_li6346.out[0] (.names at (47,26))                       0.000     2.814
| (intra 'clb' routing)                                                                0.000     2.814
r7.t1.t2.s0.out[0].D[0] (dffre at (47,26))                                             0.000     2.814
data arrival time                                                                                2.814

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t2.s0.out[0].C[0] (dffre at (47,26))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.814
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.548


#Path 62
Startpoint: r5.state_out[93].Q[0] (dffre at (35,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t1.t0.s4.out[1].D[0] (dffre at (51,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r5.state_out[93].C[0] (dffre at (35,45))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r5.state_out[93].Q[0] (dffre at (35,45)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                1.052     2.100
| (intra 'clb' routing)                                                                0.085     2.185
$abc$1636041$new_new_n16669__.in[3] (.names at (54,38))                                0.000     2.185
| (primitive '.names' combinational delay)                                             0.152     2.337
$abc$1636041$new_new_n16669__.out[0] (.names at (54,38))                               0.000     2.337
| (intra 'clb' routing)                                                                0.000     2.337
| (inter-block routing)                                                                0.220     2.557
| (intra 'clb' routing)                                                                0.085     2.642
$abc$1057796$abc$738720$li6025_li6025.in[3] (.names at (51,38))                        0.000     2.642
| (primitive '.names' combinational delay)                                             0.173     2.814
$abc$1057796$abc$738720$li6025_li6025.out[0] (.names at (51,38))                       0.000     2.814
| (intra 'clb' routing)                                                                0.000     2.814
r6.t1.t0.s4.out[1].D[0] (dffre at (51,38))                                             0.000     2.814
data arrival time                                                                                2.814

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.t1.t0.s4.out[1].C[0] (dffre at (51,38))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.814
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.548


#Path 63
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[135].D[0] (dffre at (47,43) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (inter-block routing)                                                                                                                                                                                                  0.518     1.463
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.549
$abc$1057796$abc$738720$li2182_li2182.in[1] (.names at (36,29))                                                                                                                                                          0.000     1.549
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     1.696
$abc$1057796$abc$738720$li2182_li2182.out[0] (.names at (36,29))                                                                                                                                                         0.000     1.696
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.696
| (inter-block routing)                                                                                                                                                                                                  0.933     2.629
| (intra 'clb' routing)                                                                                                                                                                                                  0.184     2.814
a3.out_1[135].D[0] (dffre at (47,43))                                                                                                                                                                                    0.000     2.814
data arrival time                                                                                                                                                                                                                  2.814

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[135].C[0] (dffre at (47,43))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.814
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.549


#Path 64
Startpoint: a5.out_1[6].Q[0] (dffre at (53,29) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.k5a[6].D[0] (dffre at (62,42) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a5.out_1[6].C[0] (dffre at (53,29))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a5.out_1[6].Q[0] (dffre at (53,29)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (inter-block routing)                                            0.698     1.747
| (intra 'clb' routing)                                            0.085     1.832
a6.S4_0.S_2.in[6].in[0] (.names at (53,39))                        0.000     1.832
| (primitive '.names' combinational delay)                         0.218     2.050
a6.S4_0.S_2.in[6].out[0] (.names at (53,39))                       0.000     2.050
| (intra 'clb' routing)                                            0.000     2.050
| (inter-block routing)                                            0.576     2.626
| (intra 'clb' routing)                                            0.184     2.810
a6.k5a[6].D[0] (dffre at (62,42))                                 -0.000     2.810
data arrival time                                                            2.810

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing)                                            0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a6.k5a[6].C[0] (dffre at (62,42))                                  0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -2.810
----------------------------------------------------------------------------------
slack (MET)                                                                  0.552


#Path 65
Startpoint: a2.out_1[17].Q[0] (dffre at (39,23) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a2.out_1[17].C[0] (dffre at (39,23))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a2.out_1[17].Q[0] (dffre at (39,23)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                                                                                                                 0.576     1.625
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.710
a3.S4_0.S_0.in[1].in[0] (.names at (32,30))                                                                                                                                                                             0.000     1.710
| (primitive '.names' combinational delay)                                                                                                                                                                              0.218     1.928
a3.S4_0.S_0.in[1].out[0] (.names at (32,30))                                                                                                                                                                            0.000     1.928
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.928
| (inter-block routing)                                                                                                                                                                                                 0.695     2.623
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.623
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K at (42,38))                       0.000     2.623
data arrival time                                                                                                                                                                                                                 2.623

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                                                                                                                 0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.212     3.182
data required time                                                                                                                                                                                                                3.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.182
data arrival time                                                                                                                                                                                                                -2.623
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.559


#Path 66
Startpoint: a6.k2a[15].Q[0] (dffre at (34,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[111].D[0] (dffre at (66,44) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a6.k2a[15].C[0] (dffre at (34,41))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a6.k2a[15].Q[0] (dffre at (34,41)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.473     2.521
| (intra 'clb' routing)                                          0.282     2.803
a6.out_1[111].D[0] (dffre at (66,44))                            0.000     2.803
data arrival time                                                          2.803

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing)                                          0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a6.out_1[111].C[0] (dffre at (66,44))                            0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.803
--------------------------------------------------------------------------------
slack (MET)                                                                0.560


#Path 67
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K at (42,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[143].D[0] (dffre at (33,31) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K at (42,32)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.759     1.946
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     2.031
$abc$1057796$abc$738720$li1806_li1806.in[1] (.names at (27,29))                                                                                                                                                          0.000     2.031
| (primitive '.names' combinational delay)                                                                                                                                                                               0.136     2.167
$abc$1057796$abc$738720$li1806_li1806.out[0] (.names at (27,29))                                                                                                                                                         0.000     2.167
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.167
| (inter-block routing)                                                                                                                                                                                                  0.399     2.566
| (intra 'clb' routing)                                                                                                                                                                                                  0.233     2.799
a2.out_1[143].D[0] (dffre at (33,31))                                                                                                                                                                                    0.000     2.799
data arrival time                                                                                                                                                                                                                  2.799

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[143].C[0] (dffre at (33,31))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.799
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.564


#Path 68
Startpoint: a5.k1a[27].Q[0] (dffre at (39,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[91].D[0] (dffre at (52,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a5.k1a[27].C[0] (dffre at (39,46))                                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a5.k1a[27].Q[0] (dffre at (39,46)) [clock-to-output]                                   0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.817     1.865
| (intra 'clb' routing)                                                                0.085     1.951
$abc$1057796$abc$738720$li2970_li2970.in[0] (.names at (54,44))                        0.000     1.951
| (primitive '.names' combinational delay)                                             0.148     2.098
$abc$1057796$abc$738720$li2970_li2970.out[0] (.names at (54,44))                       0.000     2.098
| (intra 'clb' routing)                                                                0.000     2.098
| (inter-block routing)                                                                0.518     2.617
| (intra 'clb' routing)                                                                0.085     2.702
$abc$1057796$abc$738720$li5939_li5939.in[0] (.names at (52,38))                        0.000     2.702
| (primitive '.names' combinational delay)                                             0.090     2.792
$abc$1057796$abc$738720$li5939_li5939.out[0] (.names at (52,38))                       0.000     2.792
| (intra 'clb' routing)                                                                0.000     2.792
r6.state_out[91].D[0] (dffre at (52,38))                                               0.000     2.792
data arrival time                                                                                2.792

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.state_out[91].C[0] (dffre at (52,38))                                               0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.792
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.571


#Path 69
Startpoint: r1.state_out[90].Q[0] (dffre at (40,15) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[5] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[90].C[0] (dffre at (40,15))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[90].Q[0] (dffre at (40,15)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (inter-block routing)                                                                                                                                                                                                  1.646     2.695
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.695
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[5] (RS_TDP36K at (7,23))                       0.000     2.695
data arrival time                                                                                                                                                                                                                  2.695

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.125     3.269
data required time                                                                                                                                                                                                                 3.269
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.269
data arrival time                                                                                                                                                                                                                 -2.695
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.574


#Path 70
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K at (42,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[110].D[0] (dffre at (43,27) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K at (42,32)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.518     1.705
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.791
$abc$1057796$abc$738720$li1773_li1773.in[1] (.names at (32,29))                                                                                                                                                          0.000     1.791
| (primitive '.names' combinational delay)                                                                                                                                                                               0.135     1.926
$abc$1057796$abc$738720$li1773_li1773.out[0] (.names at (32,29))                                                                                                                                                         0.000     1.926
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.926
| (inter-block routing)                                                                                                                                                                                                  0.579     2.505
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     2.787
a2.out_1[110].D[0] (dffre at (43,27))                                                                                                                                                                                    0.000     2.787
data arrival time                                                                                                                                                                                                                  2.787

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[110].C[0] (dffre at (43,27))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.787
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.575


#Path 71
Startpoint: a2.out_1[17].Q[0] (dffre at (39,23) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.k5a[17].D[0] (dffre at (39,37) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a2.out_1[17].C[0] (dffre at (39,23))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a2.out_1[17].Q[0] (dffre at (39,23)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (inter-block routing)                                            0.576     1.625
| (intra 'clb' routing)                                            0.085     1.710
a3.S4_0.S_0.in[1].in[0] (.names at (32,30))                        0.000     1.710
| (primitive '.names' combinational delay)                         0.218     1.928
a3.S4_0.S_0.in[1].out[0] (.names at (32,30))                       0.000     1.928
| (intra 'clb' routing)                                            0.000     1.928
| (inter-block routing)                                            0.576     2.504
| (intra 'clb' routing)                                            0.282     2.786
a3.k5a[17].D[0] (dffre at (39,37))                                 0.000     2.786
data arrival time                                                            2.786

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing)                                            0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a3.k5a[17].C[0] (dffre at (39,37))                                 0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -2.786
----------------------------------------------------------------------------------
slack (MET)                                                                  0.577


#Path 72
Startpoint: r5.state_out[33].Q[0] (dffre at (41,29) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t2.t3.s0.out[7].D[0] (dffre at (47,42) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r5.state_out[33].C[0] (dffre at (41,29))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r5.state_out[33].Q[0] (dffre at (41,29)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.695     1.744
| (intra 'clb' routing)                                                                0.085     1.829
$abc$1636041$new_new_n16304__.in[2] (.names at (53,32))                                0.000     1.829
| (primitive '.names' combinational delay)                                             0.025     1.854
$abc$1636041$new_new_n16304__.out[0] (.names at (53,32))                               0.000     1.854
| (intra 'clb' routing)                                                                0.000     1.854
| (inter-block routing)                                                                0.695     2.549
| (intra 'clb' routing)                                                                0.085     2.634
$abc$1057796$abc$738720$li6101_li6101.in[3] (.names at (47,42))                        0.000     2.634
| (primitive '.names' combinational delay)                                             0.152     2.786
$abc$1057796$abc$738720$li6101_li6101.out[0] (.names at (47,42))                       0.000     2.786
| (intra 'clb' routing)                                                                0.000     2.786
r6.t2.t3.s0.out[7].D[0] (dffre at (47,42))                                             0.000     2.786
data arrival time                                                                                2.786

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.t2.t3.s0.out[7].C[0] (dffre at (47,42))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.786
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.577


#Path 73
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[141].D[0] (dffre at (62,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,47))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K at (55,47)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.399     1.586
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.672
$abc$1057796$abc$738720$li3340_li3340.in[1] (.names at (52,41))                                                                                                                                                          0.000     1.672
| (primitive '.names' combinational delay)                                                                                                                                                                               0.135     1.807
$abc$1057796$abc$738720$li3340_li3340.out[0] (.names at (52,41))                                                                                                                                                         0.000     1.807
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.807
| (inter-block routing)                                                                                                                                                                                                  0.695     2.502
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     2.784
a6.out_1[141].D[0] (dffre at (62,35))                                                                                                                                                                                    0.000     2.784
data arrival time                                                                                                                                                                                                                  2.784

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[141].C[0] (dffre at (62,35))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.784
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.578


#Path 74
Startpoint: a5.k0a[20].Q[0] (dffre at (66,39) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[116].D[0] (dffre at (47,50) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a5.k0a[20].C[0] (dffre at (66,39))                                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a5.k0a[20].Q[0] (dffre at (66,39)) [clock-to-output]                                   0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.576     1.625
| (intra 'clb' routing)                                                                0.085     1.710
$abc$1057796$abc$738720$li2995_li2995.in[0] (.names at (57,42))                        0.000     1.710
| (primitive '.names' combinational delay)                                             0.197     1.907
$abc$1057796$abc$738720$li2995_li2995.out[0] (.names at (57,42))                       0.000     1.907
| (intra 'clb' routing)                                                                0.000     1.907
| (inter-block routing)                                                                0.695     2.602
| (intra 'clb' routing)                                                                0.085     2.687
$abc$1057796$abc$738720$li5964_li5964.in[0] (.names at (47,50))                        0.000     2.687
| (primitive '.names' combinational delay)                                             0.090     2.777
$abc$1057796$abc$738720$li5964_li5964.out[0] (.names at (47,50))                       0.000     2.777
| (intra 'clb' routing)                                                                0.000     2.777
r6.state_out[116].D[0] (dffre at (47,50))                                              0.000     2.777
data arrival time                                                                                2.777

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.state_out[116].C[0] (dffre at (47,50))                                              0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.777
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.586


#Path 75
Startpoint: r5.state_out[123].Q[0] (dffre at (36,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t0.t0.s0.out[7].D[0] (dffre at (51,48) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r5.state_out[123].C[0] (dffre at (36,38))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r5.state_out[123].Q[0] (dffre at (36,38)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.814     1.862
| (intra 'clb' routing)                                                                0.085     1.948
$abc$1636041$new_new_n16911__.in[2] (.names at (45,49))                                0.000     1.948
| (primitive '.names' combinational delay)                                             0.173     2.120
$abc$1636041$new_new_n16911__.out[0] (.names at (45,49))                               0.000     2.120
| (intra 'clb' routing)                                                                0.000     2.120
| (inter-block routing)                                                                0.399     2.520
| (intra 'clb' routing)                                                                0.085     2.605
$abc$1057796$abc$738720$li5983_li5983.in[5] (.names at (51,48))                        0.000     2.605
| (primitive '.names' combinational delay)                                             0.173     2.777
$abc$1057796$abc$738720$li5983_li5983.out[0] (.names at (51,48))                       0.000     2.777
| (intra 'clb' routing)                                                                0.000     2.777
r6.t0.t0.s0.out[7].D[0] (dffre at (51,48))                                             0.000     2.777
data arrival time                                                                                2.777

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.t0.t0.s0.out[7].C[0] (dffre at (51,48))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.777
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.586


#Path 76
Startpoint: $techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K at (55,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[155].D[0] (dffre at (69,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,44))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K at (55,44)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.220     1.407
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.492
$abc$1057796$abc$738720$li3354_li3354.in[1] (.names at (54,44))                                                                                                                                                          0.000     1.492
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     1.710
$abc$1057796$abc$738720$li3354_li3354.out[0] (.names at (54,44))                                                                                                                                                         0.000     1.710
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.710
| (inter-block routing)                                                                                                                                                                                                  0.759     2.469
| (intra 'clb' routing)                                                                                                                                                                                                  0.303     2.772
a6.out_1[155].D[0] (dffre at (69,41))                                                                                                                                                                                    0.000     2.772
data arrival time                                                                                                                                                                                                                  2.772

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[155].C[0] (dffre at (69,41))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.772
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.591


#Path 77
Startpoint: $techmap3910\bram_$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K at (42,11) clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.out_1[159].D[0] (dffre at (34,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3910\bram_$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,11))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3910\bram_$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K at (42,11)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.220     1.407
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.492
$abc$1057796$abc$738720$li0510_li0510.in[1] (.names at (43,11))                                                                                                                                                          0.000     1.492
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     1.591
$abc$1057796$abc$738720$li0510_li0510.out[0] (.names at (43,11))                                                                                                                                                         0.000     1.591
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.591
| (inter-block routing)                                                                                                                                                                                                  0.875     2.466
| (intra 'clb' routing)                                                                                                                                                                                                  0.303     2.769
a0.out_1[159].D[0] (dffre at (34,23))                                                                                                                                                                                    0.000     2.769
data arrival time                                                                                                                                                                                                                  2.769

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a0.out_1[159].C[0] (dffre at (34,23))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.769
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.594


#Path 78
Startpoint: r6.state_out[21].Q[0] (dffre at (49,42) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t3.t1.s0.out[1].D[0] (dffre at (40,44) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[21].C[0] (dffre at (49,42))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[21].Q[0] (dffre at (49,42)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.817     1.865
| (intra 'clb' routing)                                                                0.085     1.951
$abc$1636041$new_new_n15133__.in[4] (.names at (33,40))                                0.000     1.951
| (primitive '.names' combinational delay)                                             0.173     2.123
$abc$1636041$new_new_n15133__.out[0] (.names at (33,40))                               0.000     2.123
| (intra 'clb' routing)                                                                0.000     2.123
| (inter-block routing)                                                                0.457     2.580
| (intra 'clb' routing)                                                                0.085     2.666
$abc$1057796$abc$738720$li6424_li6424.in[5] (.names at (40,44))                        0.000     2.666
| (primitive '.names' combinational delay)                                             0.103     2.768
$abc$1057796$abc$738720$li6424_li6424.out[0] (.names at (40,44))                       0.000     2.768
| (intra 'clb' routing)                                                                0.000     2.768
r7.t3.t1.s0.out[1].D[0] (dffre at (40,44))                                             0.000     2.768
data arrival time                                                                                2.768

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t3.t1.s0.out[1].C[0] (dffre at (40,44))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.768
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.595


#Path 79
Startpoint: r6.t2.t1.s0.out[7].Q[0] (dffre at (49,27) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[71].D[0] (dffre at (54,40) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.t2.t1.s0.out[7].C[0] (dffre at (49,27))                                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.t2.t1.s0.out[7].Q[0] (dffre at (49,27)) [clock-to-output]                           0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.817     1.865
| (intra 'clb' routing)                                                                0.085     1.951
$abc$1636041$new_new_n16986__.in[1] (.names at (47,41))                                0.000     1.951
| (primitive '.names' combinational delay)                                             0.197     2.147
$abc$1636041$new_new_n16986__.out[0] (.names at (47,41))                               0.000     2.147
| (intra 'clb' routing)                                                                0.000     2.147
| (inter-block routing)                                                                0.399     2.547
| (intra 'clb' routing)                                                                0.085     2.632
$abc$1057796$abc$738720$li5919_li5919.in[1] (.names at (54,40))                        0.000     2.632
| (primitive '.names' combinational delay)                                             0.136     2.768
$abc$1057796$abc$738720$li5919_li5919.out[0] (.names at (54,40))                       0.000     2.768
| (intra 'clb' routing)                                                                0.000     2.768
r6.state_out[71].D[0] (dffre at (54,40))                                               0.000     2.768
data arrival time                                                                                2.768

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.state_out[71].C[0] (dffre at (54,40))                                               0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.768
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.595


#Path 80
Startpoint: r11.state_out[36].Q[0] (dffre at (54,26) clocked by a0.S4_0.S_0.clk)
Endpoint  : rf.S4_3.S_3.out[7].D[0] (dffre at (57,25) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r11.state_out[36].C[0] (dffre at (54,26))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r11.state_out[36].Q[0] (dffre at (54,26)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.695     1.744
| (intra 'clb' routing)                                                                0.085     1.829
$abc$1636041$new_new_n14314__.in[0] (.names at (64,20))                                0.000     1.829
| (primitive '.names' combinational delay)                                             0.103     1.931
$abc$1636041$new_new_n14314__.out[0] (.names at (64,20))                               0.000     1.931
| (intra 'clb' routing)                                                                0.000     1.931
| (inter-block routing)                                                                0.576     2.508
| (intra 'clb' routing)                                                                0.085     2.593
$abc$1057796$abc$738720$li7159_li7159.in[5] (.names at (57,25))                        0.000     2.593
| (primitive '.names' combinational delay)                                             0.173     2.765
$abc$1057796$abc$738720$li7159_li7159.out[0] (.names at (57,25))                       0.000     2.765
| (intra 'clb' routing)                                                                0.000     2.765
rf.S4_3.S_3.out[7].D[0] (dffre at (57,25))                                             0.000     2.765
data arrival time                                                                                2.765

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
rf.S4_3.S_3.out[7].C[0] (dffre at (57,25))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.765
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.598


#Path 81
Startpoint: $techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[1] (RS_TDP36K at (55,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[145].D[0] (dffre at (70,40) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (55,44))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[1] (RS_TDP36K at (55,44)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (inter-block routing)                                                                                                                                                                                                  0.399     1.344
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.430
$abc$1057796$abc$738720$li3344_li3344.in[1] (.names at (57,46))                                                                                                                                                          0.000     1.430
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     1.648
$abc$1057796$abc$738720$li3344_li3344.out[0] (.names at (57,46))                                                                                                                                                         0.000     1.648
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.648
| (inter-block routing)                                                                                                                                                                                                  0.814     2.462
| (intra 'clb' routing)                                                                                                                                                                                                  0.303     2.765
a6.out_1[145].D[0] (dffre at (70,40))                                                                                                                                                                                    0.000     2.765
data arrival time                                                                                                                                                                                                                  2.765

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[145].C[0] (dffre at (70,40))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.765
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.598


#Path 82
Startpoint: a8.out_1[82].Q[0] (dffre at (73,29) clocked by a0.S4_0.S_0.clk)
Endpoint  : a9.k5a[18].D[0] (dffre at (72,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a8.out_1[82].C[0] (dffre at (73,29))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a8.out_1[82].Q[0] (dffre at (73,29)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (inter-block routing)                                            0.576     1.625
| (intra 'clb' routing)                                            0.085     1.710
a9.S4_0.S_0.in[2].in[1] (.names at (66,35))                        0.000     1.710
| (primitive '.names' combinational delay)                         0.197     1.907
a9.S4_0.S_0.in[2].out[0] (.names at (66,35))                       0.000     1.907
| (intra 'clb' routing)                                            0.000     1.907
| (inter-block routing)                                            0.637     2.544
| (intra 'clb' routing)                                            0.221     2.765
a9.k5a[18].D[0] (dffre at (72,26))                                 0.000     2.765
data arrival time                                                            2.765

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing)                                            0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a9.k5a[18].C[0] (dffre at (72,26))                                 0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -2.765
----------------------------------------------------------------------------------
slack (MET)                                                                  0.598


#Path 83
Startpoint: r6.state_out[117].Q[0] (dffre at (58,42) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t0.t1.s0.out[4].D[0] (dffre at (60,44) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[117].C[0] (dffre at (58,42))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[117].Q[0] (dffre at (58,42)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.698     1.747
| (intra 'clb' routing)                                                                0.085     1.832
$abc$1636041$new_new_n15776__.in[2] (.names at (58,52))                                0.000     1.832
| (primitive '.names' combinational delay)                                             0.173     2.004
$abc$1636041$new_new_n15776__.out[0] (.names at (58,52))                               0.000     2.004
| (intra 'clb' routing)                                                                0.000     2.004
| (inter-block routing)                                                                0.521     2.526
| (intra 'clb' routing)                                                                0.085     2.611
$abc$1057796$abc$738720$li6295_li6295.in[3] (.names at (60,44))                        0.000     2.611
| (primitive '.names' combinational delay)                                             0.152     2.762
$abc$1057796$abc$738720$li6295_li6295.out[0] (.names at (60,44))                       0.000     2.762
| (intra 'clb' routing)                                                                0.000     2.762
r7.t0.t1.s0.out[4].D[0] (dffre at (60,44))                                             0.000     2.762
data arrival time                                                                                2.762

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t0.t1.s0.out[4].C[0] (dffre at (60,44))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.762
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.600


#Path 84
Startpoint: r1.state_out[93].Q[0] (dffre at (40,19) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[93].C[0] (dffre at (40,19))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[93].Q[0] (dffre at (40,19)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (inter-block routing)                                                                                                                                                                                                  1.534     2.582
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.582
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (7,23))                       0.000     2.582
data arrival time                                                                                                                                                                                                                  2.582

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.582
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.601


#Path 85
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[155].D[0] (dffre at (36,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K at (42,38)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.518     1.705
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.791
$abc$1057796$abc$738720$li2202_li2202.in[1] (.names at (36,32))                                                                                                                                                          0.000     1.791
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     1.938
$abc$1057796$abc$738720$li2202_li2202.out[0] (.names at (36,32))                                                                                                                                                         0.000     1.938
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.938
| (inter-block routing)                                                                                                                                                                                                  0.518     2.457
| (intra 'clb' routing)                                                                                                                                                                                                  0.303     2.760
a3.out_1[155].D[0] (dffre at (36,38))                                                                                                                                                                                    0.000     2.760
data arrival time                                                                                                                                                                                                                  2.760

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[155].C[0] (dffre at (36,38))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.760
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.603


#Path 86
Startpoint: a8.k4a[11].Q[0] (dffre at (65,2) clocked by a0.S4_0.S_0.clk)
Endpoint  : a8.out_1[43].D[0] (dffre at (75,32) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a8.k4a[11].C[0] (dffre at (65,2))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a8.k4a[11].Q[0] (dffre at (65,2)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.479     2.527
| (intra 'clb' routing)                                          0.233     2.760
a8.out_1[43].D[0] (dffre at (75,32))                             0.000     2.760
data arrival time                                                          2.760

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing)                                          0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a8.out_1[43].C[0] (dffre at (75,32))                             0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.760
--------------------------------------------------------------------------------
slack (MET)                                                                0.603


#Path 87
Startpoint: $techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,29) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[120].D[0] (dffre at (40,37) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,29))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,29)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (inter-block routing)                                                                                                                                                                                                  0.518     1.705
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.791
$abc$1057796$abc$738720$li1783_li1783.in[1] (.names at (32,31))                                                                                                                                                          0.000     1.791
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     1.890
$abc$1057796$abc$738720$li1783_li1783.out[0] (.names at (32,31))                                                                                                                                                         0.000     1.890
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.890
| (inter-block routing)                                                                                                                                                                                                  0.637     2.527
| (intra 'clb' routing)                                                                                                                                                                                                  0.233     2.760
a2.out_1[120].D[0] (dffre at (40,37))                                                                                                                                                                                    0.000     2.760
data arrival time                                                                                                                                                                                                                  2.760

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[120].C[0] (dffre at (40,37))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -2.760
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.603


#Path 88
Startpoint: r3.state_out[18].Q[0] (dffre at (30,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t1.s0.out[3].D[0] (dffre at (25,39) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[18].C[0] (dffre at (30,30))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[18].Q[0] (dffre at (30,30)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.637     1.686
| (intra 'clb' routing)                                                                0.085     1.771
$abc$1636041$new_new_n18368__.in[3] (.names at (36,39))                                0.000     1.771
| (primitive '.names' combinational delay)                                             0.172     1.943
$abc$1636041$new_new_n18368__.out[0] (.names at (36,39))                               0.000     1.943
| (intra 'clb' routing)                                                                0.000     1.943
| (inter-block routing)                                                                0.579     2.523
| (intra 'clb' routing)                                                                0.085     2.608
$abc$1057796$abc$738720$li5514_li5514.in[4] (.names at (25,39))                        0.000     2.608
| (primitive '.names' combinational delay)                                             0.152     2.759
$abc$1057796$abc$738720$li5514_li5514.out[0] (.names at (25,39))                       0.000     2.759
| (intra 'clb' routing)                                                                0.000     2.759
r4.t3.t1.s0.out[3].D[0] (dffre at (25,39))                                             0.000     2.759
data arrival time                                                                                2.759

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t3.t1.s0.out[3].C[0] (dffre at (25,39))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.759
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.603


#Path 89
Startpoint: r4.state_out[40].Q[0] (dffre at (31,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t2.t2.s0.out[4].D[0] (dffre at (37,37) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[40].C[0] (dffre at (31,31))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[40].Q[0] (dffre at (31,31)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.814     1.862
| (intra 'clb' routing)                                                                0.085     1.948
$abc$1636041$new_new_n17495__.in[3] (.names at (47,34))                                0.000     1.948
| (primitive '.names' combinational delay)                                             0.054     2.002
$abc$1636041$new_new_n17495__.out[0] (.names at (47,34))                               0.000     2.002
| (intra 'clb' routing)                                                                0.000     2.002
| (inter-block routing)                                                                0.518     2.520
| (intra 'clb' routing)                                                                0.085     2.605
$abc$1057796$abc$738720$li5786_li5786.in[4] (.names at (37,37))                        0.000     2.605
| (primitive '.names' combinational delay)                                             0.152     2.757
$abc$1057796$abc$738720$li5786_li5786.out[0] (.names at (37,37))                       0.000     2.757
| (intra 'clb' routing)                                                                0.000     2.757
r5.t2.t2.s0.out[4].D[0] (dffre at (37,37))                                             0.000     2.757
data arrival time                                                                                2.757

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t2.t2.s0.out[4].C[0] (dffre at (37,37))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.757
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.606


#Path 90
Startpoint: r7.state_out[115].Q[0] (dffre at (57,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t0.t1.s0.out[7].D[0] (dffre at (43,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[115].C[0] (dffre at (57,47))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[115].Q[0] (dffre at (57,47)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.814     1.862
| (intra 'clb' routing)                                                                0.085     1.948
$abc$1636041$new_new_n14867__.in[3] (.names at (43,39))                                0.000     1.948
| (primitive '.names' combinational delay)                                             0.054     2.002
$abc$1636041$new_new_n14867__.out[0] (.names at (43,39))                               0.000     2.002
| (intra 'clb' routing)                                                                0.000     2.002
| (inter-block routing)                                                                0.518     2.520
| (intra 'clb' routing)                                                                0.085     2.605
$abc$1057796$abc$738720$li6599_li6599.in[4] (.names at (43,45))                        0.000     2.605
| (primitive '.names' combinational delay)                                             0.152     2.757
$abc$1057796$abc$738720$li6599_li6599.out[0] (.names at (43,45))                       0.000     2.757
| (intra 'clb' routing)                                                                0.000     2.757
r8.t0.t1.s0.out[7].D[0] (dffre at (43,45))                                             0.000     2.757
data arrival time                                                                                2.757

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t0.t1.s0.out[7].C[0] (dffre at (43,45))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.757
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.606


#Path 91
Startpoint: r6.state_out[74].Q[0] (dffre at (48,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[3].D[0] (dffre at (52,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[74].C[0] (dffre at (48,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[74].Q[0] (dffre at (48,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.576     1.625
| (intra 'clb' routing)                                                                0.085     1.710
$abc$1636041$new_new_n15522__.in[2] (.names at (39,38))                                0.000     1.710
| (primitive '.names' combinational delay)                                             0.173     1.882
$abc$1636041$new_new_n15522__.out[0] (.names at (39,38))                               0.000     1.882
| (intra 'clb' routing)                                                                0.000     1.882
| (inter-block routing)                                                                0.637     2.520
| (intra 'clb' routing)                                                                0.085     2.605
$abc$1057796$abc$738720$li6348_li6348.in[4] (.names at (52,36))                        0.000     2.605
| (primitive '.names' combinational delay)                                             0.152     2.756
$abc$1057796$abc$738720$li6348_li6348.out[0] (.names at (52,36))                       0.000     2.756
| (intra 'clb' routing)                                                                0.000     2.756
r7.t1.t2.s0.out[3].D[0] (dffre at (52,36))                                             0.000     2.756
data arrival time                                                                                2.756

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t2.s0.out[3].C[0] (dffre at (52,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.756
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.606


#Path 92
Startpoint: r6.state_out[17].Q[0] (dffre at (47,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t3.t1.s0.out[6].D[0] (dffre at (40,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[17].C[0] (dffre at (47,45))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[17].Q[0] (dffre at (47,45)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.695     1.744
| (intra 'clb' routing)                                                                0.085     1.829
$abc$1636041$new_new_n15122__.in[5] (.names at (37,38))                                0.000     1.829
| (primitive '.names' combinational delay)                                             0.173     2.001
$abc$1636041$new_new_n15122__.out[0] (.names at (37,38))                               0.000     2.001
| (intra 'clb' routing)                                                                0.000     2.001
| (inter-block routing)                                                                0.518     2.520
| (intra 'clb' routing)                                                                0.085     2.605
$abc$1057796$abc$738720$li6429_li6429.in[4] (.names at (40,45))                        0.000     2.605
| (primitive '.names' combinational delay)                                             0.152     2.756
$abc$1057796$abc$738720$li6429_li6429.out[0] (.names at (40,45))                       0.000     2.756
| (intra 'clb' routing)                                                                0.000     2.756
r7.t3.t1.s0.out[6].D[0] (dffre at (40,45))                                             0.000     2.756
data arrival time                                                                                2.756

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t3.t1.s0.out[6].C[0] (dffre at (40,45))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.756
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.606


#Path 93
Startpoint: r6.state_out[33].Q[0] (dffre at (52,42) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t3.s4.out[4].D[0] (dffre at (39,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[33].C[0] (dffre at (52,42))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[33].Q[0] (dffre at (52,42)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.814     1.862
| (intra 'clb' routing)                                                                0.085     1.948
$abc$1636041$new_new_n15227__.in[1] (.names at (36,39))                                0.000     1.948
| (primitive '.names' combinational delay)                                             0.173     2.120
$abc$1636041$new_new_n15227__.out[0] (.names at (36,39))                               0.000     2.120
| (intra 'clb' routing)                                                                0.000     2.120
| (inter-block routing)                                                                0.399     2.520
| (intra 'clb' routing)                                                                0.085     2.605
$abc$1057796$abc$738720$li6408_li6408.in[4] (.names at (39,45))                        0.000     2.605
| (primitive '.names' combinational delay)                                             0.152     2.756
$abc$1057796$abc$738720$li6408_li6408.out[0] (.names at (39,45))                       0.000     2.756
| (intra 'clb' routing)                                                                0.000     2.756
r7.t2.t3.s4.out[4].D[0] (dffre at (39,45))                                             0.000     2.756
data arrival time                                                                                2.756

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t2.t3.s4.out[4].C[0] (dffre at (39,45))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.756
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.606


#Path 94
Startpoint: r5.state_out[45].Q[0] (dffre at (47,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t2.t2.s0.out[6].D[0] (dffre at (52,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r5.state_out[45].C[0] (dffre at (47,28))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r5.state_out[45].Q[0] (dffre at (47,28)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                1.052     2.100
| (intra 'clb' routing)                                                                0.085     2.185
$abc$1636041$new_new_n16365__.in[0] (.names at (52,47))                                0.000     2.185
| (primitive '.names' combinational delay)                                             0.152     2.337
$abc$1636041$new_new_n16365__.out[0] (.names at (52,47))                               0.000     2.337
| (intra 'clb' routing)                                                                0.000     2.337
| (inter-block routing)                                                                0.162     2.499
| (intra 'clb' routing)                                                                0.085     2.584
$abc$1057796$abc$738720$li6089_li6089.in[4] (.names at (52,47))                        0.000     2.584
| (primitive '.names' combinational delay)                                             0.173     2.756
$abc$1057796$abc$738720$li6089_li6089.out[0] (.names at (52,47))                       0.000     2.756
| (intra 'clb' routing)                                                                0.000     2.756
r6.t2.t2.s0.out[6].D[0] (dffre at (52,47))                                             0.000     2.756
data arrival time                                                                                2.756

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.t2.t2.s0.out[6].C[0] (dffre at (52,47))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.756
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.606


#Path 95
Startpoint: r4.state_out[68].Q[0] (dffre at (29,34) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t1.t3.s0.out[2].D[0] (dffre at (40,29) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[68].C[0] (dffre at (29,34))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[68].Q[0] (dffre at (29,34)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (inter-block routing)                                                                0.875     1.923
| (intra 'clb' routing)                                                                0.085     2.009
$abc$1636041$new_new_n17690__.in[1] (.names at (44,29))                                0.000     2.009
| (primitive '.names' combinational delay)                                             0.173     2.181
$abc$1636041$new_new_n17690__.out[0] (.names at (44,29))                               0.000     2.181
| (intra 'clb' routing)                                                                0.000     2.181
| (inter-block routing)                                                                0.339     2.520
| (intra 'clb' routing)                                                                0.085     2.605
$abc$1057796$abc$738720$li5750_li5750.in[4] (.names at (40,29))                        0.000     2.605
| (primitive '.names' combinational delay)                                             0.152     2.756
$abc$1057796$abc$738720$li5750_li5750.out[0] (.names at (40,29))                       0.000     2.756
| (intra 'clb' routing)                                                                0.000     2.756
r5.t1.t3.s0.out[2].D[0] (dffre at (40,29))                                             0.000     2.756
data arrival time                                                                                2.756

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing)                                                                0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t1.t3.s0.out[2].C[0] (dffre at (40,29))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -2.756
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.606


#Path 96
Startpoint: r1.state_out[126].Q[0] (dffre at (40,17) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (7,20) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[126].C[0] (dffre at (40,17))                                                                                                                                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[126].Q[0] (dffre at (40,17)) [clock-to-output]                                                                                                                                                              0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (inter-block routing)                                                                                                                                                                                                  1.528     2.576
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.576
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (7,20))                       0.000     2.576
data arrival time                                                                                                                                                                                                                  2.576

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,20))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.576
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.607


#Path 97
Startpoint: r1.state_out[122].Q[0] (dffre at (40,17) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (7,20) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[122].C[0] (dffre at (40,17))                                                                                                                                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[122].Q[0] (dffre at (40,17)) [clock-to-output]                                                                                                                                                              0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (inter-block routing)                                                                                                                                                                                                  1.528     2.576
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.576
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (7,20))                       0.000     2.576
data arrival time                                                                                                                                                                                                                  2.576

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,20))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.576
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.607


#Path 98
Startpoint: r1.state_out[94].Q[0] (dffre at (39,16) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[94].C[0] (dffre at (39,16))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[94].Q[0] (dffre at (39,16)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (inter-block routing)                                                                                                                                                                                                  1.528     2.576
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.576
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (7,23))                       0.000     2.576
data arrival time                                                                                                                                                                                                                  2.576

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.576
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.607


#Path 99
Startpoint: r1.state_out[91].Q[0] (dffre at (41,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[91].C[0] (dffre at (41,20))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[91].Q[0] (dffre at (41,20)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (inter-block routing)                                                                                                                                                                                                  1.528     2.576
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.576
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (7,23))                       0.000     2.576
data arrival time                                                                                                                                                                                                                  2.576

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing)                                                                                                                                                                                                  0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.576
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.607


#Path 100
Startpoint: a5.out_1[6].Q[0] (dffre at (53,29) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a5.out_1[6].C[0] (dffre at (53,29))                                                                                                                                                                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a5.out_1[6].Q[0] (dffre at (53,29)) [clock-to-output]                                                                                                                                                                   0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                                                                                                                 0.698     1.747
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.832
a6.S4_0.S_2.in[6].in[0] (.names at (53,39))                                                                                                                                                                             0.000     1.832
| (primitive '.names' combinational delay)                                                                                                                                                                              0.218     2.050
a6.S4_0.S_2.in[6].out[0] (.names at (53,39))                                                                                                                                                                            0.000     2.050
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     2.050
| (inter-block routing)                                                                                                                                                                                                 0.521     2.571
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.571
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (55,47))                       0.000     2.571
data arrival time                                                                                                                                                                                                                 2.571

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                                                                                                                 0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,47))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.212     3.182
data required time                                                                                                                                                                                                                3.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.182
data arrival time                                                                                                                                                                                                                -2.571
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.611


#End of timing report
