<interrupts>
<!-- begin_generated_IBM_copyright_prolog                             -->
<!--                                                                  -->
<!-- This is an automatically generated copyright prolog.             -->
<!-- After initializing,  DO NOT MODIFY OR MOVE                       -->
<!--  --------------------------------------------------------------- -->
<!--                                                                  -->
<!-- Licensed Materials - Property of IBM                             -->
<!-- Blue Gene/Q                                                      -->
<!-- (C) Copyright IBM Corp.  2010, 2012                              -->
<!-- US Government Users Restricted Rights - Use, duplication or      -->
<!--   disclosure restricted by GSA ADP Schedule Contract with IBM    -->
<!--   Corp.                                                          -->
<!--                                                                  -->
<!-- This software is available to you under the Eclipse Public       -->
<!-- License (EPL).                                                   -->
<!--                                                                  -->
<!--  --------------------------------------------------------------- -->
<!--                                                                  -->
<!-- end_generated_IBM_copyright_prolog                               -->
  <register prefix="SERDES_RIGHT_DCR"  name="serdes_interrupt_state" width="64" >
    <intbit register="serdes_interrupt_state" name="d_plla_lock_lost" bit="1"  description="Dimension D HSS PLLA lost lock" category="fatal" />
    <intbit register="serdes_interrupt_state" name="e_pllb_lock_lost" bit="3"  description="Dimension E HSS PLLB lost lock" category="fatal" />
    <intbit register="serdes_interrupt_state" name="io_plla_lock_lost" bit="4" description="Dimension IO HSS PLLA lost lock" category="fatal" />
  </register>
</interrupts>
