FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: MIT
#include "nv20.h"
#include "regs.h"

#include <core/gpuobj.h>
#include <engine/fifo.h>
#include <engine/fifo/chan.h>

/*******************************************************************************
 * PGRAPH context
 ******************************************************************************/

static const struct nvkm_object_func
nv35_gr_chan = {
	.dtor = nv20_gr_chan_dtor,
	.init = nv20_gr_chan_init,
	.fini = nv20_gr_chan_fini,
};
/* bench 6793.1.0 0126d4d724c2 */
/* bench 6793.1.1 b03e4350b1c8 */
/* bench 6793.1.2 df9e7e8893ba */
/* bench 6793.1.3 4b99448d0631 */
/* bench 6793.1.4 073e601e3b51 */
/* bench 6793.1.5 41cc341958e6 */
/* bench 6793.1.6 4013784fef7f */
/* bench 6793.1.7 2ddf901801c0 */
/* bench 6793.1.8 64de66c98b6e */
/* bench 6793.1.9 0d935793791b */
/* bench 6793.1.10 3a4196f76c2a */
		 const struct nvkm_oclass *oclass, struct nvkm_object **pobject)
/* bench 20344.2.0 bd8e1cebc0c9 */
/* bench 20344.2.1 177e6e0c1192 */
/* bench 20344.2.2 5a6980e2288a */
/* bench 20344.2.3 dbb8f167e0d0 */
/* bench 20344.2.4 0fed4e3f4b9f */
/* bench 20344.2.5 17acda6b5fcf */
/* bench 20344.2.6 533b43f5ea2d */
/* bench 20344.2.7 cc63981fe50d */
/* bench 20344.2.8 3027a6c5c529 */
/* bench 20344.2.9 fe301f705915 */
/* bench 20344.2.10 91ae631d7af9 */
/* bench 20344.2.11 6e692a4fed1b */
/* bench 20344.2.12 f912f9c6934e */
/* bench 20344.2.13 c323411481a5 */
/* bench 20344.2.14 f6ae88ed33a2 */
/* bench 20344.2.15 ac0968f047fa */
/* bench 20344.2.16 a13fd31f2501 */
/* bench 20344.2.17 b40cb13678e6 */
/* bench 20344.2.18 bdc9ec2c5655 */
/* bench 20344.2.19 c6c7901bd9d3 */
/* bench 20344.2.20 441f6f80143e */
/* bench 20344.2.21 979ff5af428a */
	struct nv20_gr_chan *chan;
	int ret, i;

	if (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL)))
		return -ENOMEM;
	nvkm_object_ctor(&nv35_gr_chan, oclass, &chan->object);
	chan->gr = gr;
	chan->chid = fifoch->chid;
	*pobject = &chan->object;

	ret = nvkm_memory_new(gr->base.engine.subdev.device,
			      NVKM_MEM_TARGET_INST, 0x577c, 16, true,
			      &chan->inst);
	if (ret)
		return ret;

	nvkm_kmap(chan->inst);
	nvkm_wo32(chan->inst, 0x0028, 0x00000001 | (chan->chid << 24));
	nvkm_wo32(chan->inst, 0x040c, 0x00000101);
	nvkm_wo32(chan->inst, 0x0420, 0x00000111);
	nvkm_wo32(chan->inst, 0x0424, 0x00000060);
	nvkm_wo32(chan->inst, 0x0440, 0x00000080);
	nvkm_wo32(chan->inst, 0x0444, 0xffff0000);
	nvkm_wo32(chan->inst, 0x0448, 0x00000001);
	nvkm_wo32(chan->inst, 0x045c, 0x44400000);
	nvkm_wo32(chan->inst, 0x0488, 0xffff0000);
	for (i = 0x04dc; i < 0x04e4; i += 4)
		nvkm_wo32(chan->inst, i, 0x0fff0000);
	nvkm_wo32(chan->inst, 0x04e8, 0x00011100);
	for (i = 0x0504; i < 0x0544; i += 4)
		nvkm_wo32(chan->inst, i, 0x07ff0000);
	nvkm_wo32(chan->inst, 0x054c, 0x4b7fffff);
	nvkm_wo32(chan->inst, 0x0588, 0x00000080);
	nvkm_wo32(chan->inst, 0x058c, 0x30201000);
	nvkm_wo32(chan->inst, 0x0590, 0x70605040);
	nvkm_wo32(chan->inst, 0x0594, 0xb8a89888);
	nvkm_wo32(chan->inst, 0x0598, 0xf8e8d8c8);
	nvkm_wo32(chan->inst, 0x05ac, 0xb0000000);
	for (i = 0x0604; i < 0x0644; i += 4)
		nvkm_wo32(chan->inst, i, 0x00010588);
	for (i = 0x0644; i < 0x0684; i += 4)
		nvkm_wo32(chan->inst, i, 0x00030303);
	for (i = 0x06c4; i < 0x0704; i += 4)
		nvkm_wo32(chan->inst, i, 0x0008aae4);
	for (i = 0x0704; i < 0x0744; i += 4)
		nvkm_wo32(chan->inst, i, 0x01012000);
	for (i = 0x0744; i < 0x0784; i += 4)
		nvkm_wo32(chan->inst, i, 0x00080008);
	nvkm_wo32(chan->inst, 0x0860, 0x00040000);
	nvkm_wo32(chan->inst, 0x0864, 0x00010000);
	for (i = 0x0868; i < 0x0878; i += 4)
/* bench 6175.0.0 90ec2723a75d */
/* bench 6175.0.1 27b53727531f */
/* bench 6175.0.2 423ad7d4427a */
/* bench 6175.0.3 626eae22b4a4 */
/* bench 6175.0.4 9f311579c073 */
/* bench 6175.0.5 1f6deb07ec72 */
/* bench 6175.0.6 8efbb4e8a5f1 */
/* bench 6175.0.7 db312d3ca8ea */
/* bench 6175.0.8 73425ab20345 */
/* bench 6175.0.9 b18c93797b30 */
/* bench 6175.0.10 4551bfcddbb2 */
	for (i = 0x1f1c; i <= 0x308c ; i += 16) {
		nvkm_wo32(chan->inst, i + 0, 0x10700ff9);
		nvkm_wo32(chan->inst, i + 4, 0x0436086c);
		nvkm_wo32(chan->inst, i + 8, 0x000c001b);
	}
	for (i = 0x30bc; i < 0x30cc; i += 4)
		nvkm_wo32(chan->inst, i, 0x0000ffff);
/* bench 7181.4.0 9fa1804e9ce0 */
/* bench 7181.4.1 85637b80759b */
/* bench 7181.4.2 76f0d4dd0653 */
/* bench 7181.4.3 b9f47dc8f302 */
/* bench 7181.4.4 63a3c680051a */
/* bench 7181.4.5 f136e616360a */
/* bench 7181.4.6 ccb0ded3e86c */
/* bench 7181.4.7 cf6d643466c5 */
/* bench 7181.4.8 24cae892d68b */
	nvkm_wo32(chan->inst, 0x3820, 0x3f800000);
	nvkm_wo32(chan->inst, 0x384c, 0x40000000);
	nvkm_wo32(chan->inst, 0x3850, 0x3f800000);
	nvkm_wo32(chan->inst, 0x3854, 0x3f000000);
	nvkm_wo32(chan->inst, 0x385c, 0x40000000);
	nvkm_wo32(chan->inst, 0x3860, 0x3f800000);
	nvkm_wo32(chan->inst, 0x3868, 0xbf800000);
/* bench 3503.2.0 d516467deaaf */
/* bench 3503.2.1 07a2241d284e */
/* bench 3503.2.2 10d9e882823a */
/* bench 3503.2.3 747b415bfaa7 */
/* bench 3503.2.4 0f04fddbd036 */
/* bench 3503.2.5 dce03b38afd9 */
/* bench 3503.2.6 36ed21cf13aa */
/* bench 3503.2.7 c7e6c82fadf7 */
/* bench 3503.2.8 8305c163eef2 */
/* bench 3503.2.9 db28329f7b52 */
/* bench 3503.2.10 6b311eb890fa */
/* bench 3503.2.11 99672c3f5b3e */
/* bench 3503.2.12 a8e10d7e6b35 */
/* bench 3503.2.13 7352e245820b */
/* bench 3503.2.14 a8affabe6e1d */
/* bench 3503.2.15 8973e36a7937 */
	nvkm_wo32(chan->inst, 0x3870, 0xbf800000);
	nvkm_done(chan->inst);
	return 0;
}

/*******************************************************************************
 * PGRAPH engine/subdev functions
 ******************************************************************************/

static const struct nvkm_gr_func
nv35_gr = {
	.dtor = nv20_gr_dtor,
	.oneinit = nv20_gr_oneinit,
	.init = nv30_gr_init,
	.intr = nv20_gr_intr,
	.tile = nv20_gr_tile,
	.chan_new = nv35_gr_chan_new,
	.sclass = {
		{ -1, -1, 0x0012, &nv04_gr_object }, /* beta1 */
		{ -1, -1, 0x0019, &nv04_gr_object }, /* clip */
		{ -1, -1, 0x0030, &nv04_gr_object }, /* null */
		{ -1, -1, 0x0039, &nv04_gr_object }, /* m2mf */
		{ -1, -1, 0x0043, &nv04_gr_object }, /* rop */
		{ -1, -1, 0x0044, &nv04_gr_object }, /* patt */
		{ -1, -1, 0x004a, &nv04_gr_object }, /* gdi */
		{ -1, -1, 0x0062, &nv04_gr_object }, /* surf2d */
		{ -1, -1, 0x0072, &nv04_gr_object }, /* beta4 */
		{ -1, -1, 0x0089, &nv04_gr_object }, /* sifm */
		{ -1, -1, 0x008a, &nv04_gr_object }, /* ifc */
		{ -1, -1, 0x009f, &nv04_gr_object }, /* imageblit */
		{ -1, -1, 0x0362, &nv04_gr_object }, /* surf2d (nv30) */
		{ -1, -1, 0x0389, &nv04_gr_object }, /* sifm (nv30) */
		{ -1, -1, 0x038a, &nv04_gr_object }, /* ifc (nv30) */
		{ -1, -1, 0x039e, &nv04_gr_object }, /* swzsurf (nv30) */
		{ -1, -1, 0x0497, &nv04_gr_object }, /* rankine */
		{ -1, -1, 0x0597, &nv04_gr_object }, /* kelvin */
		{}
	}
};

int
nv35_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)
{
	return nv20_gr_new_(&nv35_gr, device, type, inst, pgr);
}
