
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -253.48

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mepc_csr.rdata_q[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3491.97    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.34    1.10    1.54 ^ cs_registers_i.u_mepc_csr.rdata_q[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.54   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_mepc_csr.rdata_q[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.86    1.86   library removal time
                                  1.86   data required time
-----------------------------------------------------------------------------
                                  1.86   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.89    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.74    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mepc_csr.rdata_q[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3491.97    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.34    1.10    1.54 ^ cs_registers_i.u_mepc_csr.rdata_q[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mepc_csr.rdata_q[0]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.91    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.10    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   47.42    0.03    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   42.51    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.26 ^ _16527_/A (BUF_X2)
    19   53.64    0.06    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.36 ^ _18242_/A (BUF_X2)
    10   21.79    0.03    0.05    0.41 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.41 ^ _18263_/A (BUF_X2)
    10   39.31    0.05    0.07    0.48 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.49 ^ _18344_/A (BUF_X2)
    10   26.45    0.03    0.06    0.54 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.54 ^ _18468_/S (MUX2_X1)
     1    1.76    0.01    0.06    0.61 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.61 v _18469_/B (MUX2_X1)
     1    1.31    0.01    0.06    0.66 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.66 v _18470_/B (MUX2_X1)
     1    2.36    0.01    0.06    0.72 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.72 v _18471_/B1 (AOI21_X1)
     8   29.03    0.14    0.16    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.14    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   20.29    0.05    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.00 ^ _20998_/A (BUF_X1)
    10   21.62    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    4.58    0.02    0.13    1.23 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.23 ^ _30199_/A (FA_X1)
     1    3.63    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.51    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    4.24    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    4.57    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    1.63    0.01    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.76 v _21502_/A (INV_X1)
     1    3.87    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    9.42    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.80    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    4.13    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.07    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   14.75    0.05    0.06    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.58    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23912_/A2 (NOR3_X1)
     1    2.53    0.01    0.01    2.13 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.13 v _23913_/B (XOR2_X1)
     1    3.01    0.03    0.04    2.17 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.17 ^ _23914_/B (MUX2_X1)
     2    4.31    0.01    0.05    2.22 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.01    0.00    2.22 ^ _23915_/A2 (NAND2_X1)
     1    7.70    0.02    0.03    2.24 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.24 v _23924_/B2 (AOI221_X1)
     1    6.04    0.07    0.12    2.36 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.36 ^ _23925_/B1 (AOI21_X1)
     4    6.91    0.03    0.04    2.40 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.40 v _23926_/A (BUF_X1)
    10   15.38    0.02    0.06    2.46 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.46 v _24431_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.52 v _24431_/Z (MUX2_X1)
                                         _01501_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mepc_csr.rdata_q[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3491.97    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.34    1.10    1.54 ^ cs_registers_i.u_mepc_csr.rdata_q[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mepc_csr.rdata_q[0]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.91    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.10    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   47.42    0.03    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   42.51    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.26 ^ _16527_/A (BUF_X2)
    19   53.64    0.06    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.36 ^ _18242_/A (BUF_X2)
    10   21.79    0.03    0.05    0.41 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.41 ^ _18263_/A (BUF_X2)
    10   39.31    0.05    0.07    0.48 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.49 ^ _18344_/A (BUF_X2)
    10   26.45    0.03    0.06    0.54 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.54 ^ _18468_/S (MUX2_X1)
     1    1.76    0.01    0.06    0.61 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.61 v _18469_/B (MUX2_X1)
     1    1.31    0.01    0.06    0.66 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.66 v _18470_/B (MUX2_X1)
     1    2.36    0.01    0.06    0.72 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.72 v _18471_/B1 (AOI21_X1)
     8   29.03    0.14    0.16    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.14    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   20.29    0.05    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.00 ^ _20998_/A (BUF_X1)
    10   21.62    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    4.58    0.02    0.13    1.23 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.23 ^ _30199_/A (FA_X1)
     1    3.63    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.51    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    4.24    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    4.57    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    1.63    0.01    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.76 v _21502_/A (INV_X1)
     1    3.87    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    9.42    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.80    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    4.13    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.07    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   14.75    0.05    0.06    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.58    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23912_/A2 (NOR3_X1)
     1    2.53    0.01    0.01    2.13 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.13 v _23913_/B (XOR2_X1)
     1    3.01    0.03    0.04    2.17 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.17 ^ _23914_/B (MUX2_X1)
     2    4.31    0.01    0.05    2.22 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.01    0.00    2.22 ^ _23915_/A2 (NAND2_X1)
     1    7.70    0.02    0.03    2.24 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.24 v _23924_/B2 (AOI221_X1)
     1    6.04    0.07    0.12    2.36 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.36 ^ _23925_/B1 (AOI21_X1)
     4    6.91    0.03    0.04    2.40 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.40 v _23926_/A (BUF_X1)
    10   15.38    0.02    0.06    2.46 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.46 v _24431_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.52 v _24431_/Z (MUX2_X1)
                                         _01501_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20328_/ZN                              0.20    0.25   -0.05 (VIOLATED)
_17048_/Z                               0.20    0.23   -0.03 (VIOLATED)
_20440_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.02 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20147_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_19183_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   49.02  -23.70 (VIOLATED)
_20328_/ZN                             16.02   34.63  -18.61 (VIOLATED)
_19183_/ZN                             26.70   43.52  -16.82 (VIOLATED)
_18055_/ZN                             28.99   43.48  -14.49 (VIOLATED)
_24776_/ZN                             16.02   29.67  -13.64 (VIOLATED)
_20319_/Z                              25.33   38.77  -13.44 (VIOLATED)
_18225_/ZN                             26.02   38.71  -12.70 (VIOLATED)
_18429_/ZN                             26.02   38.64  -12.63 (VIOLATED)
_19370_/ZN                             26.02   38.15  -12.13 (VIOLATED)
_18977_/ZN                             26.02   37.85  -11.83 (VIOLATED)
_20318_/Z                              25.33   36.81  -11.48 (VIOLATED)
_27522_/ZN                             23.23   34.67  -11.44 (VIOLATED)
_27504_/ZN                             23.23   34.63  -11.40 (VIOLATED)
_27512_/ZN                             23.23   34.41  -11.17 (VIOLATED)
_19553_/ZN                             26.02   37.03  -11.01 (VIOLATED)
_18028_/ZN                             26.02   36.89  -10.88 (VIOLATED)
_20890_/ZN                             16.02   26.82  -10.80 (VIOLATED)
_19924_/ZN                             25.33   35.91  -10.58 (VIOLATED)
_20440_/ZN                             10.47   21.01  -10.54 (VIOLATED)
_22344_/ZN                             23.23   33.64  -10.41 (VIOLATED)
_18417_/ZN                             26.02   36.40  -10.39 (VIOLATED)
_18215_/ZN                             26.02   36.16  -10.14 (VIOLATED)
_18603_/ZN                             26.02   36.11  -10.09 (VIOLATED)
_19731_/ZN                             26.02   36.02  -10.01 (VIOLATED)
_22911_/ZN                             10.47   19.77   -9.29 (VIOLATED)
_20147_/ZN                             10.47   19.41   -8.94 (VIOLATED)
_18615_/ZN                             28.99   37.14   -8.14 (VIOLATED)
_22868_/ZN                             10.47   18.38   -7.91 (VIOLATED)
_22217_/ZN                             23.23   30.96   -7.73 (VIOLATED)
_22284_/ZN                             23.23   30.67   -7.43 (VIOLATED)
_22089_/ZN                             23.23   29.69   -6.46 (VIOLATED)
_25831_/ZN                             10.47   16.93   -6.46 (VIOLATED)
_22052_/ZN                             23.23   29.37   -6.14 (VIOLATED)
_22073_/ZN                             23.23   29.09   -5.86 (VIOLATED)
_22176_/ZN                             23.23   28.99   -5.76 (VIOLATED)
_26289_/ZN                             13.81   19.49   -5.68 (VIOLATED)
_20352_/ZN                             16.02   21.39   -5.37 (VIOLATED)
_22363_/ZN                             26.05   30.40   -4.34 (VIOLATED)
_18471_/ZN                             25.33   29.03   -3.70 (VIOLATED)
_23147_/ZN                             25.33   29.01   -3.69 (VIOLATED)
_17534_/ZN                             13.81   17.05   -3.24 (VIOLATED)
_20148_/ZN                             10.47   13.66   -3.19 (VIOLATED)
_18358_/ZN                             25.33   28.12   -2.79 (VIOLATED)
_17917_/ZN                             25.33   27.96   -2.63 (VIOLATED)
_22133_/ZN                             23.23   25.82   -2.59 (VIOLATED)
_17619_/ZN                             16.02   18.11   -2.09 (VIOLATED)
_17600_/ZN                             16.02   17.99   -1.96 (VIOLATED)
_19384_/ZN                             26.70   28.48   -1.78 (VIOLATED)
_23367_/ZN                             16.02   17.53   -1.50 (VIOLATED)
_26292_/ZN                             26.70   27.69   -0.99 (VIOLATED)
_27150_/ZN                             26.05   26.93   -0.87 (VIOLATED)
_21793_/ZN                             10.47   11.23   -0.76 (VIOLATED)
_23322_/ZN                             10.47   11.12   -0.65 (VIOLATED)
_17829_/ZN                             26.05   26.66   -0.61 (VIOLATED)
_22360_/ZN                             10.47   10.92   -0.45 (VIOLATED)
_21836_/ZN                             10.47   10.82   -0.34 (VIOLATED)
_18991_/ZN                             31.74   31.97   -0.23 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.04985919967293739

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2511

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-23.69532012939453

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9355

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 7

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 57

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1257

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1480

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.08    0.25 ^ _16526_/Z (BUF_X2)
   0.10    0.35 ^ _16527_/Z (BUF_X2)
   0.06    0.41 ^ _18242_/Z (BUF_X2)
   0.07    0.48 ^ _18263_/Z (BUF_X2)
   0.06    0.54 ^ _18344_/Z (BUF_X2)
   0.06    0.61 v _18468_/Z (MUX2_X1)
   0.06    0.66 v _18469_/Z (MUX2_X1)
   0.06    0.72 v _18470_/Z (MUX2_X1)
   0.16    0.88 ^ _18471_/ZN (AOI21_X1)
   0.11    0.99 ^ _20600_/Z (MUX2_X1)
   0.08    1.08 ^ _20998_/Z (BUF_X1)
   0.03    1.10 v _21067_/ZN (NAND2_X1)
   0.13    1.23 ^ _30197_/S (FA_X1)
   0.09    1.33 v _30199_/S (FA_X1)
   0.13    1.45 ^ _30202_/S (FA_X1)
   0.09    1.55 v _30207_/S (FA_X1)
   0.12    1.67 ^ _30211_/S (FA_X1)
   0.09    1.76 v _30212_/S (FA_X1)
   0.02    1.78 ^ _21502_/ZN (INV_X1)
   0.04    1.82 ^ _30538_/S (HA_X1)
   0.04    1.87 ^ _23588_/Z (BUF_X1)
   0.02    1.89 v _23632_/ZN (NAND3_X1)
   0.07    1.96 ^ _23633_/ZN (NOR3_X1)
   0.02    1.98 v _23682_/ZN (NOR2_X1)
   0.06    2.04 ^ _23683_/ZN (AOI21_X2)
   0.07    2.11 ^ _23908_/ZN (AND4_X1)
   0.01    2.13 v _23912_/ZN (NOR3_X1)
   0.04    2.17 ^ _23913_/Z (XOR2_X1)
   0.05    2.22 ^ _23914_/Z (MUX2_X1)
   0.03    2.24 v _23915_/ZN (NAND2_X1)
   0.12    2.36 ^ _23924_/ZN (AOI221_X1)
   0.04    2.40 v _23925_/ZN (AOI21_X1)
   0.06    2.46 v _23926_/Z (BUF_X1)
   0.06    2.52 v _24431_/Z (MUX2_X1)
   0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/D (DFFR_X1)
           2.52   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[29]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.52   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5210

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3619

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.355415

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.52e-03   1.56e-04   1.29e-02  16.1%
Combinational          2.99e-02   3.64e-02   4.29e-04   6.68e-02  83.4%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.83e-02   5.85e-04   8.01e-02 100.0%
                          51.4%      47.8%       0.7%
