# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Add_Sub_Unit_4.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/D_REG.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Ins_Decoder.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Mux_2_to_1.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Mux_2_way_3_bit.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Mux_2_way_4_bit.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Mux_8_to_1.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Mux_8_way_4_bit.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/new/Nanoprocessor.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/ProgramCounter.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/ProgramRom.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/RCA_3.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Reg_D_FF.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/RegisterBank.vhd" \
"../../../../Nanoprocessor_3.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Nanoprocessor_3.srcs/sim_1/new/NanoprocessorSim.vhd" \

# Do not sort compile order
nosort
