#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xe957c0 .scope module, "paralleltoserialWrapper" "paralleltoserialWrapper" 2 4;
 .timescale 0 0;
P_0xe9e8b8 .param/l "WIDTH" 2 4, +C4<01000>;
L_0xec79c0 .functor AND 1, C4<z>, L_0xec8390, C4<1>, C4<1>;
L_0xec81f0 .functor AND 1, C4<z>, L_0xec8390, C4<1>, C4<1>;
v0xec3eb0_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0xec3f80_0 .net "Enable", 0 0, C4<z>; 0 drivers
v0xec4000_0 .net "Reset", 0 0, C4<z>; 0 drivers
v0xec40d0_0 .net *"_s10", 0 0, C4<1>; 1 drivers
v0xec4150_0 .net *"_s14", 0 0, L_0xec8520; 1 drivers
v0xec41d0_0 .net *"_s16", 0 0, C4<1>; 1 drivers
v0xec4270_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0xec4310_0 .net *"_s6", 0 0, L_0xec82a0; 1 drivers
v0xec4400_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0xec44a0_0 .net "clock", 0 0, C4<z>; 0 drivers
v0xec4580_0 .net "complete", 0 0, L_0xec8690; 1 drivers
v0xec4600_0 .net "countValue", 7 0, v0xebfcb0_0; 1 drivers
v0xec46f0_0 .net "enable", 0 0, C4<z>; 0 drivers
v0xec4770_0 .net "framesize", 7 0, C4<zzzzzzzz>; 0 drivers
v0xec4890_0 .net "go", 0 0, L_0xec8390; 1 drivers
v0xec4930_0 .net "initialValue", 7 0, C4<00000000>; 1 drivers
v0xec47f0_0 .net "load_send", 0 0, C4<z>; 0 drivers
v0xec4a40_0 .net "parallel", 7 0, C4<zzzzzzzz>; 0 drivers
v0xec4b60_0 .net "reset", 0 0, C4<z>; 0 drivers
v0xec4be0_0 .net "serial", 0 0, L_0xec7fe0; 1 drivers
L_0xec82a0 .cmp/eq 8, C4<zzzzzzzz>, v0xebfcb0_0;
L_0xec8390 .functor MUXZ 1, C4<1>, C4<0>, L_0xec82a0, C4<>;
L_0xec8520 .cmp/eq 8, C4<zzzzzzzz>, v0xebfcb0_0;
L_0xec8690 .functor MUXZ 1, C4<0>, C4<1>, L_0xec8520, C4<>;
S_0xebfe00 .scope module, "pts" "Paralleltoserial" 2 16, 3 2, S_0xe957c0;
 .timescale 0 0;
P_0xebfef8 .param/l "WIDTH" 3 2, +C4<01000>;
v0xec38e0_0 .alias "Clock", 0 0, v0xec3eb0_0;
v0xec39b0_0 .net "Enable", 0 0, L_0xec79c0; 1 drivers
v0xec3a60_0 .alias "Reset", 0 0, v0xec4000_0;
RS_0x7f30bc164a38/0/0 .resolv tri, L_0xec4ac0, L_0xec5220, L_0xec5830, L_0xec5ec0;
RS_0x7f30bc164a38/0/4 .resolv tri, L_0xec6540, L_0xec6ae0, L_0xec70f0, L_0xec7880;
RS_0x7f30bc164a38 .resolv tri, RS_0x7f30bc164a38/0/0, RS_0x7f30bc164a38/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0xec3b10_0 .net8 "ffdinputBus", 7 0, RS_0x7f30bc164a38; 8 drivers
v0xec3bf0_0 .net "ffdqBus", 7 0, v0xec3790_0; 1 drivers
v0xec3ca0_0 .net "load_send", 0 0, C4<z>; 0 drivers
v0xec3d60_0 .alias "parallel", 7 0, v0xec4a40_0;
v0xec3de0_0 .alias "serial", 0 0, v0xec4be0_0;
L_0xec4ac0 .part/pv L_0xec50d0, 0, 1, 8;
L_0xec4d10 .part C4<zzzzzzzz>, 0, 1;
L_0xec5220 .part/pv L_0xec56e0, 1, 1, 8;
L_0xec52c0 .part C4<zzzzzzzz>, 1, 1;
L_0xec5500 .part v0xec3790_0, 0, 1;
L_0xec5830 .part/pv L_0xec5d70, 2, 1, 8;
L_0xec59a0 .part C4<zzzzzzzz>, 2, 1;
L_0xec5bd0 .part v0xec3790_0, 1, 1;
L_0xec5ec0 .part/pv L_0xec5650, 3, 1, 8;
L_0xec5f60 .part C4<zzzzzzzz>, 3, 1;
L_0xec61b0 .part v0xec3790_0, 2, 1;
L_0xec6540 .part/pv L_0xec6990, 4, 1, 8;
L_0xec65e0 .part C4<zzzzzzzz>, 4, 1;
L_0xec67c0 .part v0xec3790_0, 3, 1;
L_0xec6ae0 .part/pv L_0xec6fa0, 5, 1, 8;
L_0xec6b80 .part C4<zzzzzzzz>, 5, 1;
L_0xec6e50 .part v0xec3790_0, 4, 1;
L_0xec70f0 .part/pv L_0xec7730, 6, 1, 8;
L_0xec7340 .part C4<zzzzzzzz>, 6, 1;
L_0xec7590 .part v0xec3790_0, 5, 1;
L_0xec7880 .part/pv L_0xec6390, 7, 1, 8;
L_0xec7920 .part C4<zzzzzzzz>, 7, 1;
L_0xec7b80 .part v0xec3790_0, 6, 1;
L_0xec7fe0 .part v0xec3790_0, 7, 1;
S_0xec33c0 .scope module, "ffd" "FFD_POSEDGE_SYNCRONOUS_RESET" 3 14, 4 1, S_0xebfe00;
 .timescale 0 0;
P_0xec34b8 .param/l "SIZE" 4 1, +C4<01000>;
v0xec3590_0 .alias "Clock", 0 0, v0xec3eb0_0;
v0xec3650_0 .alias "D", 7 0, v0xec3b10_0;
v0xec36f0_0 .alias "Enable", 0 0, v0xec39b0_0;
v0xec3790_0 .var "Q", 7 0;
v0xec3840_0 .alias "Reset", 0 0, v0xec4000_0;
E_0xec0490 .event posedge, v0xec3590_0;
S_0xec2d40 .scope generate, "PTS[0]" "PTS[0]" 3 18, 3 18, S_0xebfe00;
 .timescale 0 0;
P_0xec2e38 .param/l "i" 3 18, +C4<00>;
S_0xec2ef0 .scope generate, "genblk2" "genblk2" 3 20, 3 20, S_0xec2d40;
 .timescale 0 0;
L_0xec4520 .functor AND 1, L_0xec4d10, L_0xec4e30, C4<1>, C4<1>;
L_0xec4fd0 .functor AND 1, C4<z>, C4<1>, C4<1>, C4<1>;
L_0xec50d0 .functor OR 1, L_0xec4520, L_0xec4fd0, C4<0>, C4<0>;
v0xec2fe0_0 .net *"_s0", 0 0, L_0xec4d10; 1 drivers
v0xec3080_0 .net *"_s2", 0 0, L_0xec4e30; 1 drivers
v0xec3120_0 .net *"_s3", 0 0, L_0xec4520; 1 drivers
v0xec31c0_0 .net *"_s5", 0 0, C4<1>; 1 drivers
v0xec3240_0 .net *"_s7", 0 0, L_0xec4fd0; 1 drivers
v0xec32e0_0 .net *"_s9", 0 0, L_0xec50d0; 1 drivers
L_0xec4e30 .reduce/nor C4<z>;
S_0xec26c0 .scope generate, "PTS[1]" "PTS[1]" 3 18, 3 18, S_0xebfe00;
 .timescale 0 0;
P_0xec27b8 .param/l "i" 3 18, +C4<01>;
S_0xec2870 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0xec26c0;
 .timescale 0 0;
L_0xec5400 .functor AND 1, L_0xec52c0, L_0xec5360, C4<1>, C4<1>;
L_0xec55f0 .functor AND 1, C4<z>, L_0xec5500, C4<1>, C4<1>;
L_0xec56e0 .functor OR 1, L_0xec5400, L_0xec55f0, C4<0>, C4<0>;
v0xec2960_0 .net *"_s0", 0 0, L_0xec52c0; 1 drivers
v0xec2a00_0 .net *"_s2", 0 0, L_0xec5360; 1 drivers
v0xec2aa0_0 .net *"_s3", 0 0, L_0xec5400; 1 drivers
v0xec2b40_0 .net *"_s5", 0 0, L_0xec5500; 1 drivers
v0xec2bc0_0 .net *"_s6", 0 0, L_0xec55f0; 1 drivers
v0xec2c60_0 .net *"_s8", 0 0, L_0xec56e0; 1 drivers
L_0xec5360 .reduce/nor C4<z>;
S_0xec2040 .scope generate, "PTS[2]" "PTS[2]" 3 18, 3 18, S_0xebfe00;
 .timescale 0 0;
P_0xec2138 .param/l "i" 3 18, +C4<010>;
S_0xec21f0 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0xec2040;
 .timescale 0 0;
L_0xec5b70 .functor AND 1, L_0xec59a0, L_0xec5ad0, C4<1>, C4<1>;
L_0xec5cc0 .functor AND 1, C4<z>, L_0xec5bd0, C4<1>, C4<1>;
L_0xec5d70 .functor OR 1, L_0xec5b70, L_0xec5cc0, C4<0>, C4<0>;
v0xec22e0_0 .net *"_s0", 0 0, L_0xec59a0; 1 drivers
v0xec2380_0 .net *"_s2", 0 0, L_0xec5ad0; 1 drivers
v0xec2420_0 .net *"_s3", 0 0, L_0xec5b70; 1 drivers
v0xec24c0_0 .net *"_s5", 0 0, L_0xec5bd0; 1 drivers
v0xec2540_0 .net *"_s6", 0 0, L_0xec5cc0; 1 drivers
v0xec25e0_0 .net *"_s8", 0 0, L_0xec5d70; 1 drivers
L_0xec5ad0 .reduce/nor C4<z>;
S_0xec19c0 .scope generate, "PTS[3]" "PTS[3]" 3 18, 3 18, S_0xebfe00;
 .timescale 0 0;
P_0xec1ab8 .param/l "i" 3 18, +C4<011>;
S_0xec1b70 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0xec19c0;
 .timescale 0 0;
L_0xec6100 .functor AND 1, L_0xec5f60, L_0xec6060, C4<1>, C4<1>;
L_0xec62e0 .functor AND 1, C4<z>, L_0xec61b0, C4<1>, C4<1>;
L_0xec5650 .functor OR 1, L_0xec6100, L_0xec62e0, C4<0>, C4<0>;
v0xec1c60_0 .net *"_s0", 0 0, L_0xec5f60; 1 drivers
v0xec1d00_0 .net *"_s2", 0 0, L_0xec6060; 1 drivers
v0xec1da0_0 .net *"_s3", 0 0, L_0xec6100; 1 drivers
v0xec1e40_0 .net *"_s5", 0 0, L_0xec61b0; 1 drivers
v0xec1ec0_0 .net *"_s6", 0 0, L_0xec62e0; 1 drivers
v0xec1f60_0 .net *"_s8", 0 0, L_0xec5650; 1 drivers
L_0xec6060 .reduce/nor C4<z>;
S_0xec1340 .scope generate, "PTS[4]" "PTS[4]" 3 18, 3 18, S_0xebfe00;
 .timescale 0 0;
P_0xec1438 .param/l "i" 3 18, +C4<0100>;
S_0xec14f0 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0xec1340;
 .timescale 0 0;
L_0xec6000 .functor AND 1, L_0xec65e0, L_0xec6680, C4<1>, C4<1>;
L_0xec68e0 .functor AND 1, C4<z>, L_0xec67c0, C4<1>, C4<1>;
L_0xec6990 .functor OR 1, L_0xec6000, L_0xec68e0, C4<0>, C4<0>;
v0xec15e0_0 .net *"_s0", 0 0, L_0xec65e0; 1 drivers
v0xec1680_0 .net *"_s2", 0 0, L_0xec6680; 1 drivers
v0xec1720_0 .net *"_s3", 0 0, L_0xec6000; 1 drivers
v0xec17c0_0 .net *"_s5", 0 0, L_0xec67c0; 1 drivers
v0xec1840_0 .net *"_s6", 0 0, L_0xec68e0; 1 drivers
v0xec18e0_0 .net *"_s8", 0 0, L_0xec6990; 1 drivers
L_0xec6680 .reduce/nor C4<z>;
S_0xec0cc0 .scope generate, "PTS[5]" "PTS[5]" 3 18, 3 18, S_0xebfe00;
 .timescale 0 0;
P_0xec0db8 .param/l "i" 3 18, +C4<0101>;
S_0xec0e70 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0xec0cc0;
 .timescale 0 0;
L_0xec6d50 .functor AND 1, L_0xec6b80, L_0xec6cb0, C4<1>, C4<1>;
L_0xec6ef0 .functor AND 1, C4<z>, L_0xec6e50, C4<1>, C4<1>;
L_0xec6fa0 .functor OR 1, L_0xec6d50, L_0xec6ef0, C4<0>, C4<0>;
v0xec0f60_0 .net *"_s0", 0 0, L_0xec6b80; 1 drivers
v0xec1000_0 .net *"_s2", 0 0, L_0xec6cb0; 1 drivers
v0xec10a0_0 .net *"_s3", 0 0, L_0xec6d50; 1 drivers
v0xec1140_0 .net *"_s5", 0 0, L_0xec6e50; 1 drivers
v0xec11c0_0 .net *"_s6", 0 0, L_0xec6ef0; 1 drivers
v0xec1260_0 .net *"_s8", 0 0, L_0xec6fa0; 1 drivers
L_0xec6cb0 .reduce/nor C4<z>;
S_0xec0640 .scope generate, "PTS[6]" "PTS[6]" 3 18, 3 18, S_0xebfe00;
 .timescale 0 0;
P_0xec0738 .param/l "i" 3 18, +C4<0110>;
S_0xec07f0 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0xec0640;
 .timescale 0 0;
L_0xec58d0 .functor AND 1, L_0xec7340, L_0xec74f0, C4<1>, C4<1>;
L_0xec72a0 .functor AND 1, C4<z>, L_0xec7590, C4<1>, C4<1>;
L_0xec7730 .functor OR 1, L_0xec58d0, L_0xec72a0, C4<0>, C4<0>;
v0xec08e0_0 .net *"_s0", 0 0, L_0xec7340; 1 drivers
v0xec0980_0 .net *"_s2", 0 0, L_0xec74f0; 1 drivers
v0xec0a20_0 .net *"_s3", 0 0, L_0xec58d0; 1 drivers
v0xec0ac0_0 .net *"_s5", 0 0, L_0xec7590; 1 drivers
v0xec0b40_0 .net *"_s6", 0 0, L_0xec72a0; 1 drivers
v0xec0be0_0 .net *"_s8", 0 0, L_0xec7730; 1 drivers
L_0xec74f0 .reduce/nor C4<z>;
S_0xebffb0 .scope generate, "PTS[7]" "PTS[7]" 3 18, 3 18, S_0xebfe00;
 .timescale 0 0;
P_0xec00a8 .param/l "i" 3 18, +C4<0111>;
S_0xec0140 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0xebffb0;
 .timescale 0 0;
L_0xec7a80 .functor AND 1, L_0xec7920, L_0xec7630, C4<1>, C4<1>;
L_0xec6250 .functor AND 1, C4<z>, L_0xec7b80, C4<1>, C4<1>;
L_0xec6390 .functor OR 1, L_0xec7a80, L_0xec6250, C4<0>, C4<0>;
v0xec0230_0 .net *"_s0", 0 0, L_0xec7920; 1 drivers
v0xec02d0_0 .net *"_s2", 0 0, L_0xec7630; 1 drivers
v0xec0370_0 .net *"_s3", 0 0, L_0xec7a80; 1 drivers
v0xec0410_0 .net *"_s5", 0 0, L_0xec7b80; 1 drivers
v0xec04c0_0 .net *"_s6", 0 0, L_0xec6250; 1 drivers
v0xec0560_0 .net *"_s8", 0 0, L_0xec6390; 1 drivers
L_0xec7630 .reduce/nor C4<z>;
S_0xe970c0 .scope module, "counter1" "UPCOUNTER_POSEDGE" 2 27, 5 1, S_0xe957c0;
 .timescale 0 0;
P_0xe9ea68 .param/l "SIZE" 5 1, +C4<01000>;
v0xe96b50_0 .alias "Clock", 0 0, v0xec44a0_0;
v0xebfb70_0 .net "Enable", 0 0, L_0xec81f0; 1 drivers
v0xebfc10_0 .alias "Initial", 7 0, v0xec4930_0;
v0xebfcb0_0 .var "Q", 7 0;
v0xebfd60_0 .alias "Reset", 0 0, v0xec4b60_0;
E_0xe97040 .event posedge, v0xe96b50_0;
    .scope S_0xec33c0;
T_0 ;
    %wait E_0xec0490;
    %load/v 8, v0xec3840_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xec3790_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xec36f0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0xec3650_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xec3790_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xe970c0;
T_1 ;
    %wait E_0xe97040;
    %load/v 8, v0xebfd60_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0xebfc10_0, 8;
    %set/v v0xebfcb0_0, 8, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0xebfb70_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0xebfcb0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0xebfcb0_0, 8, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "paralleltoserialwrapper.v";
    "./parallelToSerial.v";
    "./ffd.v";
    "./counter.v";
