-- Jared Day
-- 10/5/2017

-- Dual D Flip-Flop Latch w/ preset, clear, positive clock edge.

ENTITY DualDFF IS
PORT(	
		i_clk1	:IN std_logic;
		i_clk2	:IN std_logic;
		i_D		:IN std_logic_vector(1 DOWNTO 0);		-- Dual (2) D FF inputs
		i_CLR		:IN std_logic_vector(1 DOWNTO 0);		-- two clear
		i_PR		:IN std_logic_vector(1 DOWNTO 0);		-- two preset
		o_Q		:OUT std_logic_vector(1 DOWNTO 0);		-- two Q	
		o_Qbar	:OUT std_logic_vector(1 DOWNTO 0));		-- two Qbar
		
END DualDFF;

ARCHITECTURE ckt OF DualDFF IS
BEGIN
	PROCESS(i_clk1, i_CLR(1), i_PR(1))
		BEGIN
			IF(i_PR(1) = '0') THEN
			o_Q(1) <= '1';
			o_Qbar(1) <= NOT(o_Q(1));
			ELSIF(i_CLR(1) = '0') THEN
			o_Q(1) <= '0';
			o_Qbar(1) <= NOT o_Q(1);
			ELSIF(i_clk1 EVENT AND i_clk1 = '1') THEN
			o_Q(1) <= i_D(1);
			o_Qbar(1) <= NOT o_Q(1);
			END IF;
	END PROCESS;
	
PROCESS(i_clk, i_CLR(0), i_PR(0))
		BEGIN	
			IF(i_PR(0) = '0') THEN
			o_Q(0) <= '1';
			o_Qbar(0) <= NOT(o_Q(0));
			ELSIF(i_CLR(0) = '0') THEN
			o_Q(0) <= '0';
			o_Qbar(0) <= NOT o_Q(0);
			ELSIF(i_clk2 EVENT AND i_clk2 = '1') THEN
			o_Q(0) <= i_D(0);
			o_Qbar(0) <= NOT o_Q(0);
			END IF;
	END PROCESS;