

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_end'
================================================================
* Date:           Sat Apr  5 07:04:40 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.983 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.340 us|  0.340 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_end   |       66|       66|         5|          1|          1|    63|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      197|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      433|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      433|      324|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_128_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln41_fu_118_p2     |         +|   0|  0|  21|          14|          14|
    |and_ln42_1_fu_223_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln42_fu_217_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_108_p2    |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln42_1_fu_188_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln42_2_fu_194_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln42_3_fu_200_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln42_fu_182_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln42_1_fu_213_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln42_fu_209_p2      |        or|   0|  0|   2|           1|           1|
    |min_p_3_fu_229_p3      |    select|   0|  0|  63|           1|          64|
    |min_s_4_fu_238_p3      |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 197|         161|         107|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_min_p_1_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_s             |   9|          2|    7|         14|
    |min_p_1_fu_48                  |   9|          2|   64|        128|
    |min_s_1_fu_56                  |   9|          2|    7|         14|
    |min_s_fu_52                    |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  63|         14|  152|        304|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln41_reg_286                  |  14|   0|   14|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln40_reg_282                 |   1|   0|    1|          0|
    |icmp_ln42_1_reg_319               |   1|   0|    1|          0|
    |icmp_ln42_2_reg_324               |   1|   0|    1|          0|
    |icmp_ln42_3_reg_329               |   1|   0|    1|          0|
    |icmp_ln42_reg_314                 |   1|   0|    1|          0|
    |min_p_1_fu_48                     |  64|   0|   64|          0|
    |min_p_1_load_reg_308              |  64|   0|   64|          0|
    |min_s_1_fu_56                     |   7|   0|    7|          0|
    |min_s_fu_52                       |   8|   0|    8|          0|
    |p_reg_301                         |  64|   0|   64|          0|
    |p_reg_301_pp0_iter3_reg           |  64|   0|   64|          0|
    |trunc_ln42_2_reg_291              |   6|   0|    6|          0|
    |icmp_ln40_reg_282                 |  64|  32|    1|          0|
    |trunc_ln42_2_reg_291              |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 433|  64|  312|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_din0    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_din1    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_opcode  |  out|    5|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_dout0   |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_ce      |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|min_p                |   in|   64|     ap_none|                   min_p|        scalar|
|llike_address0       |  out|   14|   ap_memory|                   llike|         array|
|llike_ce0            |  out|    1|   ap_memory|                   llike|         array|
|llike_q0             |   in|   64|   ap_memory|                   llike|         array|
|min_s_out            |  out|    8|      ap_vld|               min_s_out|       pointer|
|min_s_out_ap_vld     |  out|    1|      ap_vld|               min_s_out|       pointer|
+---------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%min_p_1 = alloca i32 1"   --->   Operation 8 'alloca' 'min_p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%min_s = alloca i32 1"   --->   Operation 9 'alloca' 'min_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%min_s_1 = alloca i32 1"   --->   Operation 10 'alloca' 'min_s_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%min_p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %min_p"   --->   Operation 11 'read' 'min_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %min_s_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %min_s"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %min_p_read, i64 %min_p_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body82"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s = load i7 %min_s_1" [viterbi.c:42]   --->   Operation 16 'load' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.59ns)   --->   "%icmp_ln40 = icmp_eq  i7 %s, i7 64" [viterbi.c:40]   --->   Operation 18 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.body82.split, void %for.end91.exitStub" [viterbi.c:40]   --->   Operation 20 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i7 %s" [viterbi.c:41]   --->   Operation 21 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%add_ln41 = add i14 %zext_ln41, i14 8896" [viterbi.c:41]   --->   Operation 22 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i7 %s" [viterbi.c:42]   --->   Operation 23 'trunc' 'trunc_ln42_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln40 = add i7 %s, i7 1" [viterbi.c:40]   --->   Operation 24 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %min_s_1" [viterbi.c:40]   --->   Operation 25 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i14 %add_ln41" [viterbi.c:41]   --->   Operation 26 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%llike_addr_3 = getelementptr i64 %llike, i64 0, i64 %zext_ln41_1" [viterbi.c:41]   --->   Operation 27 'getelementptr' 'llike_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.98ns)   --->   "%p = load i14 %llike_addr_3" [viterbi.c:41]   --->   Operation 28 'load' 'p' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 29 [1/2] (2.98ns)   --->   "%p = load i14 %llike_addr_3" [viterbi.c:41]   --->   Operation 29 'load' 'p' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%min_p_1_load = load i64 %min_p_1" [viterbi.c:42]   --->   Operation 30 'load' 'min_p_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i64 %p" [viterbi.c:42]   --->   Operation 31 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln42, i32 52, i32 62" [viterbi.c:42]   --->   Operation 32 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %bitcast_ln42" [viterbi.c:42]   --->   Operation 33 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 34 'bitcast' 'bitcast_ln42_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln42_1, i32 52, i32 62" [viterbi.c:42]   --->   Operation 35 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i64 %bitcast_ln42_1" [viterbi.c:42]   --->   Operation 36 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln42 = icmp_ne  i11 %tmp, i11 2047" [viterbi.c:42]   --->   Operation 37 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.98ns)   --->   "%icmp_ln42_1 = icmp_eq  i52 %trunc_ln42, i52 0" [viterbi.c:42]   --->   Operation 38 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.61ns)   --->   "%icmp_ln42_2 = icmp_ne  i11 %tmp_1, i11 2047" [viterbi.c:42]   --->   Operation 39 'icmp' 'icmp_ln42_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.98ns)   --->   "%icmp_ln42_3 = icmp_eq  i52 %trunc_ln42_1, i52 0" [viterbi.c:42]   --->   Operation 40 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp_olt  i64 %p, i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 41 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%min_s_load = load i8 %min_s"   --->   Operation 55 'load' 'min_s_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %min_s_out, i8 %min_s_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.93>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%min_s_load_1 = load i8 %min_s" [viterbi.c:42]   --->   Operation 42 'load' 'min_s_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [viterbi.c:8]   --->   Operation 43 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42" [viterbi.c:42]   --->   Operation 44 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42_1 = or i1 %icmp_ln42_3, i1 %icmp_ln42_2" [viterbi.c:42]   --->   Operation 45 'or' 'or_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/2] (2.01ns)   --->   "%tmp_2 = fcmp_olt  i64 %p, i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 46 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%and_ln42 = and i1 %tmp_2, i1 %or_ln42_1" [viterbi.c:42]   --->   Operation 47 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %and_ln42, i1 %or_ln42" [viterbi.c:42]   --->   Operation 48 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.41ns)   --->   "%min_p_3 = select i1 %and_ln42_1, i64 %p, i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 49 'select' 'min_p_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %trunc_ln42_2" [viterbi.c:42]   --->   Operation 50 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.30ns)   --->   "%min_s_4 = select i1 %and_ln42_1, i8 %zext_ln42, i8 %min_s_load_1" [viterbi.c:42]   --->   Operation 51 'select' 'min_s_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln40 = store i8 %min_s_4, i8 %min_s" [viterbi.c:40]   --->   Operation 52 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln40 = store i64 %min_p_3, i64 %min_p_1" [viterbi.c:40]   --->   Operation 53 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body82" [viterbi.c:40]   --->   Operation 54 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ min_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ llike]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ min_s_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_p_1          (alloca           ) [ 011111]
min_s            (alloca           ) [ 011111]
min_s_1          (alloca           ) [ 010000]
min_p_read       (read             ) [ 000000]
store_ln0        (store            ) [ 000000]
store_ln0        (store            ) [ 000000]
store_ln0        (store            ) [ 000000]
br_ln0           (br               ) [ 000000]
s                (load             ) [ 000000]
specpipeline_ln0 (specpipeline     ) [ 000000]
icmp_ln40        (icmp             ) [ 011110]
empty            (speclooptripcount) [ 000000]
br_ln40          (br               ) [ 000000]
zext_ln41        (zext             ) [ 000000]
add_ln41         (add              ) [ 011000]
trunc_ln42_2     (trunc            ) [ 011111]
add_ln40         (add              ) [ 000000]
store_ln40       (store            ) [ 000000]
zext_ln41_1      (zext             ) [ 000000]
llike_addr_3     (getelementptr    ) [ 010100]
p                (load             ) [ 010011]
min_p_1_load     (load             ) [ 010001]
bitcast_ln42     (bitcast          ) [ 000000]
tmp              (partselect       ) [ 000000]
trunc_ln42       (trunc            ) [ 000000]
bitcast_ln42_1   (bitcast          ) [ 000000]
tmp_1            (partselect       ) [ 000000]
trunc_ln42_1     (trunc            ) [ 000000]
icmp_ln42        (icmp             ) [ 010001]
icmp_ln42_1      (icmp             ) [ 010001]
icmp_ln42_2      (icmp             ) [ 010001]
icmp_ln42_3      (icmp             ) [ 010001]
min_s_load_1     (load             ) [ 000000]
specloopname_ln8 (specloopname     ) [ 000000]
or_ln42          (or               ) [ 000000]
or_ln42_1        (or               ) [ 000000]
tmp_2            (dcmp             ) [ 000000]
and_ln42         (and              ) [ 000000]
and_ln42_1       (and              ) [ 000000]
min_p_3          (select           ) [ 000000]
zext_ln42        (zext             ) [ 000000]
min_s_4          (select           ) [ 000000]
store_ln40       (store            ) [ 000000]
store_ln40       (store            ) [ 000000]
br_ln40          (br               ) [ 000000]
min_s_load       (load             ) [ 000000]
write_ln0        (write            ) [ 000000]
ret_ln0          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="min_p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="llike">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llike"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_s_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_s_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="min_p_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_p_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="min_s_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_s/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="min_s_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_s_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="min_p_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_p_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="llike_addr_3_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="14" slack="0"/>
<pin id="77" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llike_addr_3/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="1"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="s_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln40_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="7" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln41_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln41_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln42_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln40_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln40_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln41_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="min_p_1_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="3"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_p_1_load/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="bitcast_ln42_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="0" index="3" bw="7" slack="0"/>
<pin id="155" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln42_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="bitcast_ln42_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_1/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln42_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln42_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln42_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="52" slack="0"/>
<pin id="190" dir="0" index="1" bw="52" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln42_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_2/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln42_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="52" slack="0"/>
<pin id="202" dir="0" index="1" bw="52" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_3/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="min_s_load_1_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="4"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_s_load_1/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="or_ln42_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="or_ln42_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="1" slack="1"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42_1/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="and_ln42_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="and_ln42_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42_1/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="min_p_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="2"/>
<pin id="232" dir="0" index="2" bw="64" slack="1"/>
<pin id="233" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_p_3/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln42_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="4"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="min_s_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_s_4/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln40_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="4"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln40_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="4"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="min_s_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="3"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_s_load/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="min_p_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="min_p_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="min_s_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="min_s "/>
</bind>
</comp>

<comp id="275" class="1005" name="min_s_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="min_s_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="icmp_ln40_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="3"/>
<pin id="284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="286" class="1005" name="add_ln41_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="1"/>
<pin id="288" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="291" class="1005" name="trunc_ln42_2_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="4"/>
<pin id="293" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln42_2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="llike_addr_3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="1"/>
<pin id="298" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="llike_addr_3 "/>
</bind>
</comp>

<comp id="301" class="1005" name="p_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="308" class="1005" name="min_p_1_load_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="min_p_1_load "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln42_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln42_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln42_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln42_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln42_2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln42_3_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln42_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="60" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="105" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="105" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="147" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="143" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="164" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="150" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="160" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="168" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="178" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="221"><net_src comp="86" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="209" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="243"><net_src comp="223" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="235" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="206" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="229" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="263"><net_src comp="48" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="270"><net_src comp="52" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="278"><net_src comp="56" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="285"><net_src comp="108" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="118" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="294"><net_src comp="124" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="299"><net_src comp="73" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="304"><net_src comp="80" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="311"><net_src comp="143" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="317"><net_src comp="182" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="322"><net_src comp="188" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="327"><net_src comp="194" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="332"><net_src comp="200" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_s_out | {4 }
 - Input state : 
	Port: viterbi_Pipeline_L_end : min_p | {1 }
	Port: viterbi_Pipeline_L_end : llike | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		s : 1
		icmp_ln40 : 2
		br_ln40 : 3
		zext_ln41 : 2
		add_ln41 : 3
		trunc_ln42_2 : 2
		add_ln40 : 2
		store_ln40 : 3
	State 2
		llike_addr_3 : 1
		p : 2
	State 3
	State 4
		tmp : 1
		trunc_ln42 : 1
		bitcast_ln42_1 : 1
		tmp_1 : 2
		trunc_ln42_1 : 2
		icmp_ln42 : 2
		icmp_ln42_1 : 2
		icmp_ln42_2 : 3
		icmp_ln42_3 : 3
		tmp_2 : 1
		write_ln0 : 1
	State 5
		and_ln42 : 1
		and_ln42_1 : 1
		min_p_3 : 1
		min_s_4 : 1
		store_ln40 : 2
		store_ln40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln40_fu_108   |    0    |    10   |
|          |    icmp_ln42_fu_182   |    0    |    11   |
|   icmp   |   icmp_ln42_1_fu_188  |    0    |    24   |
|          |   icmp_ln42_2_fu_194  |    0    |    11   |
|          |   icmp_ln42_3_fu_200  |    0    |    24   |
|----------|-----------------------|---------|---------|
|  select  |     min_p_3_fu_229    |    0    |    63   |
|          |     min_s_4_fu_238    |    0    |    8    |
|----------|-----------------------|---------|---------|
|    add   |    add_ln41_fu_118    |    0    |    21   |
|          |    add_ln40_fu_128    |    0    |    14   |
|----------|-----------------------|---------|---------|
|    or    |     or_ln42_fu_209    |    0    |    2    |
|          |    or_ln42_1_fu_213   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln42_fu_217    |    0    |    2    |
|          |   and_ln42_1_fu_223   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | min_p_read_read_fu_60 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_66 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   dcmp   |       grp_fu_86       |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln41_fu_114   |    0    |    0    |
|   zext   |   zext_ln41_1_fu_139  |    0    |    0    |
|          |    zext_ln42_fu_235   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  trunc_ln42_2_fu_124  |    0    |    0    |
|   trunc  |   trunc_ln42_fu_160   |    0    |    0    |
|          |  trunc_ln42_1_fu_178  |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_150      |    0    |    0    |
|          |      tmp_1_fu_168     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   194   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln41_reg_286  |   14   |
|  icmp_ln40_reg_282 |    1   |
| icmp_ln42_1_reg_319|    1   |
| icmp_ln42_2_reg_324|    1   |
| icmp_ln42_3_reg_329|    1   |
|  icmp_ln42_reg_314 |    1   |
|llike_addr_3_reg_296|   14   |
|min_p_1_load_reg_308|   64   |
|   min_p_1_reg_260  |   64   |
|   min_s_1_reg_275  |    7   |
|    min_s_reg_267   |    8   |
|      p_reg_301     |   64   |
|trunc_ln42_2_reg_291|    6   |
+--------------------+--------+
|        Total       |   246  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_86    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   156  ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   246  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   246  |   212  |
+-----------+--------+--------+--------+
