vendor_name = ModelSim
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_segment_decoder.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_seg_test.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_score_encoder.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_minimum3.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp3.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num1s.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp6.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab4/register_12bit.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab4/register_4bit.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab4/register_3bit.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab4/g10_comp4.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/switch_LEDI.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/mastermindStatediagram.smf
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/g10_3to4_decoder.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/g10_score_encoder_user_mode.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/g10_display_LED.vhd
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/mastermind.sdc
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/db/lab5.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/db/decode_7jg.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/db/add_sub_8hf.tdf
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/db/add_sub_r4f.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Benjamin/Desktop/DSD/Lab5/db/altsyncram_jdi1.tdf
design_name = MASTERMIND
instance = comp, \gate2|Gate2|q[1]\, gate2|Gate2|q[1], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate6|auto_generated|w_anode1w[3]\, gate2|Gate1|Gate2|Gate6|auto_generated|w_anode1w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate2|auto_generated|w_anode1w[3]\, gate2|Gate1|Gate2|Gate2|auto_generated|w_anode1w[3], MASTERMIND, 1
instance = comp, \gate4|gate2|q[9]\, gate4|gate2|q[9], MASTERMIND, 1
instance = comp, \gate4|gate2|q[1]\, gate4|gate2|q[1], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate9|num1s[2]~1\, gate2|Gate1|Gate2|Gate9|num1s[2]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate9|num1s[0]~2\, gate2|Gate1|Gate2|Gate9|num1s[0]~2, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate8|auto_generated|w_anode19w[3]~0\, gate2|Gate1|Gate2|Gate8|auto_generated|w_anode19w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate16|num1s[0]~0\, gate2|Gate1|Gate2|Gate16|num1s[0]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate4|auto_generated|w_anode19w[3]~0\, gate2|Gate1|Gate2|Gate4|auto_generated|w_anode19w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate27|auto_generated|op_1~0\, gate2|Gate1|Gate2|Gate27|auto_generated|op_1~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate2|AeqB~0\, gate2|Gate1|Gate1|Gate2|AeqB~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate4|AeqB~0\, gate2|Gate1|Gate1|Gate4|AeqB~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate4|AeqB\, gate2|Gate1|Gate1|Gate4|AeqB, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate3|AeqB~0\, gate2|Gate1|Gate1|Gate3|AeqB~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~0\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate3|auto_generated|w_anode63w[3]~0\, gate2|Gate1|Gate2|Gate3|auto_generated|w_anode63w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate1|auto_generated|w_anode52w[3]~0\, gate2|Gate1|Gate2|Gate1|auto_generated|w_anode52w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate8|auto_generated|w_anode52w[3]~0\, gate2|Gate1|Gate2|Gate8|auto_generated|w_anode52w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate8|auto_generated|w_anode63w[3]~0\, gate2|Gate1|Gate2|Gate8|auto_generated|w_anode63w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate4|auto_generated|w_anode41w[3]\, gate2|Gate1|Gate2|Gate4|auto_generated|w_anode41w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate1|auto_generated|w_anode30w[3]\, gate2|Gate1|Gate2|Gate1|auto_generated|w_anode30w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate7|auto_generated|w_anode30w[3]\, gate2|Gate1|Gate2|Gate7|auto_generated|w_anode30w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate8|auto_generated|w_anode41w[3]\, gate2|Gate1|Gate2|Gate8|auto_generated|w_anode41w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate17|num1s[0]~0\, gate2|Gate1|Gate2|Gate17|num1s[0]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate11|num1s[0]~0\, gate2|Gate1|Gate2|Gate11|num1s[0]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate11|num1s[1]~1\, gate2|Gate1|Gate2|Gate11|num1s[1]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate17|num1s[1]~1\, gate2|Gate1|Gate2|Gate17|num1s[1]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate23|NgtM~0\, gate2|Gate1|Gate2|Gate23|NgtM~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate23|NgtM~1\, gate2|Gate1|Gate2|Gate23|NgtM~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate23|min[0]~0\, gate2|Gate1|Gate2|Gate23|min[0]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate14|num1s[1]~0\, gate2|Gate1|Gate2|Gate14|num1s[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate20|num1s[1]~0\, gate2|Gate1|Gate2|Gate20|num1s[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate26|NgtM~0\, gate2|Gate1|Gate2|Gate26|NgtM~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate26|NgtM~1\, gate2|Gate1|Gate2|Gate26|NgtM~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate13|num1s[1]~1\, gate2|Gate1|Gate2|Gate13|num1s[1]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate25|NgtM~1\, gate2|Gate1|Gate2|Gate25|NgtM~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate23|NgtM\, gate2|Gate1|Gate2|Gate23|NgtM, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate23|min[1]~1\, gate2|Gate1|Gate2|Gate23|min[1]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate28|auto_generated|op_1~1\, gate2|Gate1|Gate2|Gate28|auto_generated|op_1~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate24|min[1]~0\, gate2|Gate1|Gate2|Gate24|min[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate28|auto_generated|op_1~2\, gate2|Gate1|Gate2|Gate28|auto_generated|op_1~2, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate26|min[1]~0\, gate2|Gate1|Gate2|Gate26|min[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate28|auto_generated|op_1~3\, gate2|Gate1|Gate2|Gate28|auto_generated|op_1~3, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~7\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~7, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~8\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~8, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate3|Mux2~0\, gate2|Gate1|Gate3|Mux2~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate3|Mux2~1\, gate2|Gate1|Gate3|Mux2~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate3|Mux1~1\, gate2|Gate1|Gate3|Mux1~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate3|Mux0~0\, gate2|Gate1|Gate3|Mux0~0, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR1[1]\, gate4|gate1|TM_ADDR1[1], MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR1~2\, gate4|gate1|TM_ADDR1~2, MASTERMIND, 1
instance = comp, \gate1|y_present.k~7\, gate1|y_present.k~7, MASTERMIND, 1
instance = comp, \clk~I\, clk, MASTERMIND, 1
instance = comp, \P_generated~I\, P_generated, MASTERMIND, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, MASTERMIND, 1
instance = comp, \gate4|gate2|q[9]~feeder\, gate4|gate2|q[9]~feeder, MASTERMIND, 1
instance = comp, \gate4|gate2|q[1]~feeder\, gate4|gate2|q[1]~feeder, MASTERMIND, 1
instance = comp, \sw[2]~I\, sw[2], MASTERMIND, 1
instance = comp, \gate2|Gate4|q[2]~feeder\, gate2|Gate4|q[2]~feeder, MASTERMIND, 1
instance = comp, \Start~I\, Start, MASTERMIND, 1
instance = comp, \modify_G~I\, modify_G, MASTERMIND, 1
instance = comp, \gate1|Selector13~0\, gate1|Selector13~0, MASTERMIND, 1
instance = comp, \mode~I\, mode, MASTERMIND, 1
instance = comp, \gate1|y_present.a~0\, gate1|y_present.a~0, MASTERMIND, 1
instance = comp, \gate1|y_present.a~0clkctrl\, gate1|y_present.a~0clkctrl, MASTERMIND, 1
instance = comp, \gate1|y_present.n\, gate1|y_present.n, MASTERMIND, 1
instance = comp, \switch_LED~I\, switch_LED, MASTERMIND, 1
instance = comp, \gate1|Selector4~0\, gate1|Selector4~0, MASTERMIND, 1
instance = comp, \gate1|y_present.a~feeder\, gate1|y_present.a~feeder, MASTERMIND, 1
instance = comp, \gate1|y_present.k~5\, gate1|y_present.k~5, MASTERMIND, 1
instance = comp, \gate1|Selector2~0\, gate1|Selector2~0, MASTERMIND, 1
instance = comp, \gate1|y_present.c\, gate1|y_present.c, MASTERMIND, 1
instance = comp, \gate1|y_present.k~3\, gate1|y_present.k~3, MASTERMIND, 1
instance = comp, \Ready~I\, Ready, MASTERMIND, 1
instance = comp, \gate1|y_present.k~2\, gate1|y_present.k~2, MASTERMIND, 1
instance = comp, \gate1|y_present.k~6\, gate1|y_present.k~6, MASTERMIND, 1
instance = comp, \gate1|y_present.a\, gate1|y_present.a, MASTERMIND, 1
instance = comp, \gate1|y_present.b~0\, gate1|y_present.b~0, MASTERMIND, 1
instance = comp, \gate1|y_present.b\, gate1|y_present.b, MASTERMIND, 1
instance = comp, \gate1|y_present.k~4\, gate1|y_present.k~4, MASTERMIND, 1
instance = comp, \gate1|Selector8~0\, gate1|Selector8~0, MASTERMIND, 1
instance = comp, \gate1|y_present.i\, gate1|y_present.i, MASTERMIND, 1
instance = comp, \gate1|Selector5~0\, gate1|Selector5~0, MASTERMIND, 1
instance = comp, \gate1|Selector5~1\, gate1|Selector5~1, MASTERMIND, 1
instance = comp, \gate1|y_present.f\, gate1|y_present.f, MASTERMIND, 1
instance = comp, \gate1|Selector6~0\, gate1|Selector6~0, MASTERMIND, 1
instance = comp, \gate1|y_present.g\, gate1|y_present.g, MASTERMIND, 1
instance = comp, \gate1|Selector7~0\, gate1|Selector7~0, MASTERMIND, 1
instance = comp, \gate1|y_present.h\, gate1|y_present.h, MASTERMIND, 1
instance = comp, \gate1|Selector20~0\, gate1|Selector20~0, MASTERMIND, 1
instance = comp, \gate1|y_present.j~1\, gate1|y_present.j~1, MASTERMIND, 1
instance = comp, \gate1|y_present.j~0\, gate1|y_present.j~0, MASTERMIND, 1
instance = comp, \gate1|y_present.j~2\, gate1|y_present.j~2, MASTERMIND, 1
instance = comp, \gate1|y_present.j\, gate1|y_present.j, MASTERMIND, 1
instance = comp, \gate1|y_present.k\, gate1|y_present.k, MASTERMIND, 1
instance = comp, \gate1|y_present.l\, gate1|y_present.l, MASTERMIND, 1
instance = comp, \gate1|y_present.d~0\, gate1|y_present.d~0, MASTERMIND, 1
instance = comp, \gate1|y_present.d~1\, gate1|y_present.d~1, MASTERMIND, 1
instance = comp, \gate1|y_present.d\, gate1|y_present.d, MASTERMIND, 1
instance = comp, \gate1|Selector4~1\, gate1|Selector4~1, MASTERMIND, 1
instance = comp, \gate1|y_present.e\, gate1|y_present.e, MASTERMIND, 1
instance = comp, \gate1|Selector16~0\, gate1|Selector16~0, MASTERMIND, 1
instance = comp, \gate1|RippleBlankInState~0\, gate1|RippleBlankInState~0, MASTERMIND, 1
instance = comp, \gate1|sw1_LD\, gate1|sw1_LD, MASTERMIND, 1
instance = comp, \gate2|Gate4|q[2]\, gate2|Gate4|q[2], MASTERMIND, 1
instance = comp, \gate1|Selector20~1\, gate1|Selector20~1, MASTERMIND, 1
instance = comp, \gate1|GR_LD1\, gate1|GR_LD1, MASTERMIND, 1
instance = comp, \gate2|Gate8|q[2]\, gate2|Gate8|q[2], MASTERMIND, 1
instance = comp, \sw[1]~I\, sw[1], MASTERMIND, 1
instance = comp, \gate2|Gate4|q[1]~feeder\, gate2|Gate4|q[1]~feeder, MASTERMIND, 1
instance = comp, \gate2|Gate4|q[1]\, gate2|Gate4|q[1], MASTERMIND, 1
instance = comp, \gate2|Gate8|q[1]~feeder\, gate2|Gate8|q[1]~feeder, MASTERMIND, 1
instance = comp, \gate2|Gate8|q[1]\, gate2|Gate8|q[1], MASTERMIND, 1
instance = comp, \gate1|y_present.m\, gate1|y_present.m, MASTERMIND, 1
instance = comp, \gate1|Selector15~0\, gate1|Selector15~0, MASTERMIND, 1
instance = comp, \gate1|Selector15~1\, gate1|Selector15~1, MASTERMIND, 1
instance = comp, \gate1|RippleBlankInState\, gate1|RippleBlankInState, MASTERMIND, 1
instance = comp, \sw[0]~I\, sw[0], MASTERMIND, 1
instance = comp, \gate2|Gate4|q[0]~feeder\, gate2|Gate4|q[0]~feeder, MASTERMIND, 1
instance = comp, \gate2|Gate4|q[0]\, gate2|Gate4|q[0], MASTERMIND, 1
instance = comp, \gate2|Gate8|q[0]~feeder\, gate2|Gate8|q[0]~feeder, MASTERMIND, 1
instance = comp, \gate2|Gate8|q[0]\, gate2|Gate8|q[0], MASTERMIND, 1
instance = comp, \gate2|gate16|gate10|Mux6~0\, gate2|gate16|gate10|Mux6~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate10|Mux5~0\, gate2|gate16|gate10|Mux5~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate10|Mux4~0\, gate2|gate16|gate10|Mux4~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate10|Mux3~0\, gate2|gate16|gate10|Mux3~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate10|Mux2~0\, gate2|gate16|gate10|Mux2~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate10|Mux1~0\, gate2|gate16|gate10|Mux1~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate10|Mux0~0\, gate2|gate16|gate10|Mux0~0, MASTERMIND, 1
instance = comp, \gate2|Gate5|q[2]~feeder\, gate2|Gate5|q[2]~feeder, MASTERMIND, 1
instance = comp, \gate1|Selector17~0\, gate1|Selector17~0, MASTERMIND, 1
instance = comp, \gate1|sw2_LD\, gate1|sw2_LD, MASTERMIND, 1
instance = comp, \gate2|Gate5|q[2]\, gate2|Gate5|q[2], MASTERMIND, 1
instance = comp, \gate2|Gate9|q[2]\, gate2|Gate9|q[2], MASTERMIND, 1
instance = comp, \gate2|Gate5|q[1]\, gate2|Gate5|q[1], MASTERMIND, 1
instance = comp, \gate2|Gate9|q[1]\, gate2|Gate9|q[1], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate6|auto_generated|w_anode63w[3]~0\, gate2|Gate1|Gate2|Gate6|auto_generated|w_anode63w[3]~0, MASTERMIND, 1
instance = comp, \gate1|Selector18~0\, gate1|Selector18~0, MASTERMIND, 1
instance = comp, \gate1|sw3_LD\, gate1|sw3_LD, MASTERMIND, 1
instance = comp, \gate2|Gate6|q[1]\, gate2|Gate6|q[1], MASTERMIND, 1
instance = comp, \gate2|Gate10|q[1]\, gate2|Gate10|q[1], MASTERMIND, 1
instance = comp, \gate2|Gate6|q[0]\, gate2|Gate6|q[0], MASTERMIND, 1
instance = comp, \gate2|Gate10|q[0]\, gate2|Gate10|q[0], MASTERMIND, 1
instance = comp, \gate2|Gate6|q[2]~feeder\, gate2|Gate6|q[2]~feeder, MASTERMIND, 1
instance = comp, \gate2|Gate6|q[2]\, gate2|Gate6|q[2], MASTERMIND, 1
instance = comp, \gate2|Gate10|q[2]\, gate2|Gate10|q[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate7|auto_generated|w_anode63w[3]~0\, gate2|Gate1|Gate2|Gate7|auto_generated|w_anode63w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate5|auto_generated|w_anode63w[3]~0\, gate2|Gate1|Gate2|Gate5|auto_generated|w_anode63w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate20|num1s[2]\, gate2|Gate1|Gate2|Gate20|num1s[2], MASTERMIND, 1
instance = comp, \gate4|Selector1~0\, gate4|Selector1~0, MASTERMIND, 1
instance = comp, \gate4|y_present.B\, gate4|y_present.B, MASTERMIND, 1
instance = comp, \gate4|y_present.A~0\, gate4|y_present.A~0, MASTERMIND, 1
instance = comp, \gate4|y_present.A\, gate4|y_present.A, MASTERMIND, 1
instance = comp, \gate4|tce2~0\, gate4|tce2~0, MASTERMIND, 1
instance = comp, \gate4|tce2~1\, gate4|tce2~1, MASTERMIND, 1
instance = comp, \gate4|tce2\, gate4|tce2, MASTERMIND, 1
instance = comp, \gate4|tcr2~0\, gate4|tcr2~0, MASTERMIND, 1
instance = comp, \gate4|tcr2\, gate4|tcr2, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR1[2]~0\, gate4|gate1|TM_ADDR1[2]~0, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR4~4\, gate4|gate1|TM_ADDR4~4, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR2[0]~3\, gate4|gate1|TM_ADDR2[0]~3, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR1[0]~3\, gate4|gate1|TM_ADDR1[0]~3, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR1[0]\, gate4|gate1|TM_ADDR1[0], MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR1~1\, gate4|gate1|TM_ADDR1~1, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR1[2]\, gate4|gate1|TM_ADDR1[2], MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR2[2]~1\, gate4|gate1|TM_ADDR2[2]~1, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR2[0]\, gate4|gate1|TM_ADDR2[0], MASTERMIND, 1
instance = comp, \gate4|gate1|RPG_table~1\, gate4|gate1|RPG_table~1, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR2~0\, gate4|gate1|TM_ADDR2~0, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR2[2]\, gate4|gate1|TM_ADDR2[2], MASTERMIND, 1
instance = comp, \gate4|gate1|RPG_table~0\, gate4|gate1|RPG_table~0, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR4[0]~3\, gate4|gate1|TM_ADDR4[0]~3, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR4[0]\, gate4|gate1|TM_ADDR4[0], MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR4[1]~5\, gate4|gate1|TM_ADDR4[1]~5, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR4[1]\, gate4|gate1|TM_ADDR4[1], MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR4~2\, gate4|gate1|TM_ADDR4~2, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR4[2]\, gate4|gate1|TM_ADDR4[2], MASTERMIND, 1
instance = comp, \gate4|gate2|q[11]\, gate4|gate2|q[11], MASTERMIND, 1
instance = comp, \gate4|gate2|q[10]\, gate4|gate2|q[10], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate4|auto_generated|w_anode52w[3]~0\, gate2|Gate1|Gate2|Gate4|auto_generated|w_anode52w[3]~0, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR2~2\, gate4|gate1|TM_ADDR2~2, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR2[1]\, gate4|gate1|TM_ADDR2[1], MASTERMIND, 1
instance = comp, \gate4|gate2|q[4]\, gate4|gate2|q[4], MASTERMIND, 1
instance = comp, \gate4|gate2|q[5]\, gate4|gate2|q[5], MASTERMIND, 1
instance = comp, \gate4|gate2|q[3]~feeder\, gate4|gate2|q[3]~feeder, MASTERMIND, 1
instance = comp, \gate4|gate2|q[3]\, gate4|gate2|q[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate2|auto_generated|w_anode52w[3]~0\, gate2|Gate1|Gate2|Gate2|auto_generated|w_anode52w[3]~0, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR3[0]~7\, gate4|gate1|TM_ADDR3[0]~7, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR3[0]~6\, gate4|gate1|TM_ADDR3[0]~6, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR3[0]\, gate4|gate1|TM_ADDR3[0], MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR3~5\, gate4|gate1|TM_ADDR3~5, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR3[1]\, gate4|gate1|TM_ADDR3[1], MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR4[0]~0\, gate4|gate1|TM_ADDR4[0]~0, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR4[0]~1\, gate4|gate1|TM_ADDR4[0]~1, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR3~4\, gate4|gate1|TM_ADDR3~4, MASTERMIND, 1
instance = comp, \gate4|gate1|TM_ADDR3[2]\, gate4|gate1|TM_ADDR3[2], MASTERMIND, 1
instance = comp, \gate4|gate2|q[8]\, gate4|gate2|q[8], MASTERMIND, 1
instance = comp, \gate4|gate2|q[7]\, gate4|gate2|q[7], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate3|auto_generated|w_anode52w[3]~0\, gate2|Gate1|Gate2|Gate3|auto_generated|w_anode52w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate13|num1s[2]\, gate2|Gate1|Gate2|Gate13|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate4|auto_generated|w_anode63w[3]~0\, gate2|Gate1|Gate2|Gate4|auto_generated|w_anode63w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate2|auto_generated|w_anode63w[3]~0\, gate2|Gate1|Gate2|Gate2|auto_generated|w_anode63w[3]~0, MASTERMIND, 1
instance = comp, \gate4|gate2|q[0]\, gate4|gate2|q[0], MASTERMIND, 1
instance = comp, \gate4|gate2|q[2]~feeder\, gate4|gate2|q[2]~feeder, MASTERMIND, 1
instance = comp, \gate4|gate2|q[2]\, gate4|gate2|q[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate1|auto_generated|w_anode63w[3]~0\, gate2|Gate1|Gate2|Gate1|auto_generated|w_anode63w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate14|num1s[2]\, gate2|Gate1|Gate2|Gate14|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~1\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate4|auto_generated|w_anode30w[3]\, gate2|Gate1|Gate2|Gate4|auto_generated|w_anode30w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate2|auto_generated|w_anode30w[3]\, gate2|Gate1|Gate2|Gate2|auto_generated|w_anode30w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate3|auto_generated|w_anode30w[3]\, gate2|Gate1|Gate2|Gate3|auto_generated|w_anode30w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate11|num1s[2]\, gate2|Gate1|Gate2|Gate11|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate2|auto_generated|w_anode41w[3]\, gate2|Gate1|Gate2|Gate2|auto_generated|w_anode41w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate1|auto_generated|w_anode41w[3]\, gate2|Gate1|Gate2|Gate1|auto_generated|w_anode41w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate3|auto_generated|w_anode41w[3]\, gate2|Gate1|Gate2|Gate3|auto_generated|w_anode41w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate12|num1s[2]\, gate2|Gate1|Gate2|Gate12|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate5|auto_generated|w_anode30w[3]\, gate2|Gate1|Gate2|Gate5|auto_generated|w_anode30w[3], MASTERMIND, 1
instance = comp, \gate2|Gate5|q[0]\, gate2|Gate5|q[0], MASTERMIND, 1
instance = comp, \gate2|Gate9|q[0]\, gate2|Gate9|q[0], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate6|auto_generated|w_anode30w[3]\, gate2|Gate1|Gate2|Gate6|auto_generated|w_anode30w[3], MASTERMIND, 1
instance = comp, \gate2|Gate7|q[2]~feeder\, gate2|Gate7|q[2]~feeder, MASTERMIND, 1
instance = comp, \gate1|Selector19~0\, gate1|Selector19~0, MASTERMIND, 1
instance = comp, \gate1|sw4_LD\, gate1|sw4_LD, MASTERMIND, 1
instance = comp, \gate2|Gate7|q[2]\, gate2|Gate7|q[2], MASTERMIND, 1
instance = comp, \gate2|Gate11|q[2]~feeder\, gate2|Gate11|q[2]~feeder, MASTERMIND, 1
instance = comp, \gate2|Gate11|q[2]\, gate2|Gate11|q[2], MASTERMIND, 1
instance = comp, \gate2|Gate7|q[1]~feeder\, gate2|Gate7|q[1]~feeder, MASTERMIND, 1
instance = comp, \gate2|Gate7|q[1]\, gate2|Gate7|q[1], MASTERMIND, 1
instance = comp, \gate2|Gate11|q[1]\, gate2|Gate11|q[1], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate8|auto_generated|w_anode30w[3]\, gate2|Gate1|Gate2|Gate8|auto_generated|w_anode30w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate17|num1s[2]\, gate2|Gate1|Gate2|Gate17|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~2\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~2, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate2|AeqB\, gate2|Gate1|Gate1|Gate2|AeqB, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate3|AeqB\, gate2|Gate1|Gate1|Gate3|AeqB, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate1|AeqB~0\, gate2|Gate1|Gate1|Gate1|AeqB~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate1|AeqB\, gate2|Gate1|Gate1|Gate1|AeqB, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate5|num1s[2]\, gate2|Gate1|Gate1|Gate5|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~3\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~3, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate7|auto_generated|w_anode1w[3]\, gate2|Gate1|Gate2|Gate7|auto_generated|w_anode1w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate8|auto_generated|w_anode1w[3]\, gate2|Gate1|Gate2|Gate8|auto_generated|w_anode1w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate5|auto_generated|w_anode1w[3]\, gate2|Gate1|Gate2|Gate5|auto_generated|w_anode1w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate15|num1s[0]~2\, gate2|Gate1|Gate2|Gate15|num1s[0]~2, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate15|num1s[2]~1\, gate2|Gate1|Gate2|Gate15|num1s[2]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate15|num1s[1]~0\, gate2|Gate1|Gate2|Gate15|num1s[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate4|auto_generated|w_anode1w[3]\, gate2|Gate1|Gate2|Gate4|auto_generated|w_anode1w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate1|auto_generated|w_anode1w[3]\, gate2|Gate1|Gate2|Gate1|auto_generated|w_anode1w[3], MASTERMIND, 1
instance = comp, \gate4|gate2|q[6]\, gate4|gate2|q[6], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate3|auto_generated|w_anode1w[3]\, gate2|Gate1|Gate2|Gate3|auto_generated|w_anode1w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate9|num1s[1]~0\, gate2|Gate1|Gate2|Gate9|num1s[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate21|NgtM~1\, gate2|Gate1|Gate2|Gate21|NgtM~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate21|NgtM~0\, gate2|Gate1|Gate2|Gate21|NgtM~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate21|NgtM\, gate2|Gate1|Gate2|Gate21|NgtM, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate21|min[1]~0\, gate2|Gate1|Gate2|Gate21|min[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate1|auto_generated|w_anode19w[3]~0\, gate2|Gate1|Gate2|Gate1|auto_generated|w_anode19w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate2|auto_generated|w_anode19w[3]~0\, gate2|Gate1|Gate2|Gate2|auto_generated|w_anode19w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate3|auto_generated|w_anode19w[3]~0\, gate2|Gate1|Gate2|Gate3|auto_generated|w_anode19w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate10|num1s[1]~1\, gate2|Gate1|Gate2|Gate10|num1s[1]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate6|auto_generated|w_anode19w[3]~0\, gate2|Gate1|Gate2|Gate6|auto_generated|w_anode19w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate7|auto_generated|w_anode19w[3]~0\, gate2|Gate1|Gate2|Gate7|auto_generated|w_anode19w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate5|auto_generated|w_anode19w[3]~0\, gate2|Gate1|Gate2|Gate5|auto_generated|w_anode19w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate16|num1s[1]~1\, gate2|Gate1|Gate2|Gate16|num1s[1]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate22|min[1]~0\, gate2|Gate1|Gate2|Gate22|min[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~4\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~4, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate10|num1s[0]~0\, gate2|Gate1|Gate2|Gate10|num1s[0]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate22|NgtM~0\, gate2|Gate1|Gate2|Gate22|NgtM~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate16|num1s[2]\, gate2|Gate1|Gate2|Gate16|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate10|num1s[2]\, gate2|Gate1|Gate2|Gate10|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate22|NgtM~1\, gate2|Gate1|Gate2|Gate22|NgtM~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate21|min[0]~1\, gate2|Gate1|Gate2|Gate21|min[0]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate27|auto_generated|op_1~1\, gate2|Gate1|Gate2|Gate27|auto_generated|op_1~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate13|num1s[0]~0\, gate2|Gate1|Gate2|Gate13|num1s[0]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate6|auto_generated|w_anode52w[3]~0\, gate2|Gate1|Gate2|Gate6|auto_generated|w_anode52w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate7|auto_generated|w_anode52w[3]~0\, gate2|Gate1|Gate2|Gate7|auto_generated|w_anode52w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate5|auto_generated|w_anode52w[3]~0\, gate2|Gate1|Gate2|Gate5|auto_generated|w_anode52w[3]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate19|num1s[1]~1\, gate2|Gate1|Gate2|Gate19|num1s[1]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate19|num1s[2]\, gate2|Gate1|Gate2|Gate19|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate25|NgtM~0\, gate2|Gate1|Gate2|Gate25|NgtM~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate19|num1s[0]~0\, gate2|Gate1|Gate2|Gate19|num1s[0]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate25|min[0]~0\, gate2|Gate1|Gate2|Gate25|min[0]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate20|num1s[0]~1\, gate2|Gate1|Gate2|Gate20|num1s[0]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate14|num1s[0]~1\, gate2|Gate1|Gate2|Gate14|num1s[0]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate29|auto_generated|op_1~0\, gate2|Gate1|Gate2|Gate29|auto_generated|op_1~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate12|num1s[0]~1\, gate2|Gate1|Gate2|Gate12|num1s[0]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate6|auto_generated|w_anode41w[3]\, gate2|Gate1|Gate2|Gate6|auto_generated|w_anode41w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate7|auto_generated|w_anode41w[3]\, gate2|Gate1|Gate2|Gate7|auto_generated|w_anode41w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate5|auto_generated|w_anode41w[3]\, gate2|Gate1|Gate2|Gate5|auto_generated|w_anode41w[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate18|num1s[1]~0\, gate2|Gate1|Gate2|Gate18|num1s[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate12|num1s[1]~0\, gate2|Gate1|Gate2|Gate12|num1s[1]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate18|num1s[0]~1\, gate2|Gate1|Gate2|Gate18|num1s[0]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate24|NgtM~0\, gate2|Gate1|Gate2|Gate24|NgtM~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate18|num1s[2]\, gate2|Gate1|Gate2|Gate18|num1s[2], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate24|NgtM~1\, gate2|Gate1|Gate2|Gate24|NgtM~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate28|auto_generated|op_1~0\, gate2|Gate1|Gate2|Gate28|auto_generated|op_1~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate31|auto_generated|op_1~2\, gate2|Gate1|Gate2|Gate31|auto_generated|op_1~2, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate5|num1s[0]~0\, gate2|Gate1|Gate1|Gate5|num1s[0]~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate31|auto_generated|op_1~0\, gate2|Gate1|Gate2|Gate31|auto_generated|op_1~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate25|NgtM\, gate2|Gate1|Gate2|Gate25|NgtM, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate25|min[1]~1\, gate2|Gate1|Gate2|Gate25|min[1]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate29|auto_generated|op_1~1\, gate2|Gate1|Gate2|Gate29|auto_generated|op_1~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate29|auto_generated|op_1~2\, gate2|Gate1|Gate2|Gate29|auto_generated|op_1~2, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate30|auto_generated|op_1~0\, gate2|Gate1|Gate2|Gate30|auto_generated|op_1~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate27|auto_generated|op_1~2\, gate2|Gate1|Gate2|Gate27|auto_generated|op_1~2, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate31|auto_generated|op_1~1\, gate2|Gate1|Gate2|Gate31|auto_generated|op_1~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~5\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~5, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~6\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~6, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~9\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~9, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate1|Gate5|num1s[1]~1\, gate2|Gate1|Gate1|Gate5|num1s[1]~1, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate2|Gate34|auto_generated|op_1~10\, gate2|Gate1|Gate2|Gate34|auto_generated|op_1~10, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate3|Mux0~1\, gate2|Gate1|Gate3|Mux0~1, MASTERMIND, 1
instance = comp, \gate1|Selector24~0\, gate1|Selector24~0, MASTERMIND, 1
instance = comp, \gate1|SR_LD\, gate1|SR_LD, MASTERMIND, 1
instance = comp, \gate2|Gate2|q[3]\, gate2|Gate2|q[3], MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate3|Mux1~0\, gate2|Gate1|Gate3|Mux1~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate3|Mux1~2\, gate2|Gate1|Gate3|Mux1~2, MASTERMIND, 1
instance = comp, \gate2|Gate2|q[2]\, gate2|Gate2|q[2], MASTERMIND, 1
instance = comp, \gate2|sr2N[1]~1\, gate2|sr2N[1]~1, MASTERMIND, 1
instance = comp, \gate2|sr2N[1]~2\, gate2|sr2N[1]~2, MASTERMIND, 1
instance = comp, \gate2|sr2N[2]~3\, gate2|sr2N[2]~3, MASTERMIND, 1
instance = comp, \gate2|sr2N[2]~4\, gate2|sr2N[2]~4, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate3|Mux3~0\, gate2|Gate1|Gate3|Mux3~0, MASTERMIND, 1
instance = comp, \gate2|Gate1|Gate3|Mux3~1\, gate2|Gate1|Gate3|Mux3~1, MASTERMIND, 1
instance = comp, \gate2|Gate2|q[0]\, gate2|Gate2|q[0], MASTERMIND, 1
instance = comp, \gate2|gate17|Mux2~0\, gate2|gate17|Mux2~0, MASTERMIND, 1
instance = comp, \gate2|sr2N[0]~0\, gate2|sr2N[0]~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate11|Mux6~0\, gate2|gate16|gate11|Mux6~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate11|Mux5~0\, gate2|gate16|gate11|Mux5~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate11|Mux4~0\, gate2|gate16|gate11|Mux4~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate11|Mux3~0\, gate2|gate16|gate11|Mux3~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate11|Mux2~0\, gate2|gate16|gate11|Mux2~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate11|Mux1~0\, gate2|gate16|gate11|Mux1~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate11|Mux0~0\, gate2|gate16|gate11|Mux0~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate12|Mux6~0\, gate2|gate16|gate12|Mux6~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate12|Mux5~0\, gate2|gate16|gate12|Mux5~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate12|Mux4~0\, gate2|gate16|gate12|Mux4~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate12|Mux3~0\, gate2|gate16|gate12|Mux3~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate12|Mux2~0\, gate2|gate16|gate12|Mux2~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate12|Mux1~0\, gate2|gate16|gate12|Mux1~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate12|Mux0~0\, gate2|gate16|gate12|Mux0~0, MASTERMIND, 1
instance = comp, \gate2|gate17|Mux5~0\, gate2|gate17|Mux5~0, MASTERMIND, 1
instance = comp, \gate2|Gate7|q[0]~feeder\, gate2|Gate7|q[0]~feeder, MASTERMIND, 1
instance = comp, \gate2|Gate7|q[0]\, gate2|Gate7|q[0], MASTERMIND, 1
instance = comp, \gate2|Gate11|q[0]\, gate2|Gate11|q[0], MASTERMIND, 1
instance = comp, \gate2|sr4N[0]~0\, gate2|sr4N[0]~0, MASTERMIND, 1
instance = comp, \gate2|sr4N[2]~2\, gate2|sr4N[2]~2, MASTERMIND, 1
instance = comp, \gate2|sr4N[2]~3\, gate2|sr4N[2]~3, MASTERMIND, 1
instance = comp, \gate2|gate17|Mux4~0\, gate2|gate17|Mux4~0, MASTERMIND, 1
instance = comp, \gate2|sr4N[1]~1\, gate2|sr4N[1]~1, MASTERMIND, 1
instance = comp, \gate2|gate16|gate13|Mux6~0\, gate2|gate16|gate13|Mux6~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate13|Mux5~0\, gate2|gate16|gate13|Mux5~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate13|Mux4~0\, gate2|gate16|gate13|Mux4~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate13|Mux3~0\, gate2|gate16|gate13|Mux3~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate13|Mux2~0\, gate2|gate16|gate13|Mux2~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate13|Mux1~0\, gate2|gate16|gate13|Mux1~0, MASTERMIND, 1
instance = comp, \gate2|gate16|gate13|Mux0~0\, gate2|gate16|gate13|Mux0~0, MASTERMIND, 1
instance = comp, \segment1[0]~I\, segment1[0], MASTERMIND, 1
instance = comp, \segment1[1]~I\, segment1[1], MASTERMIND, 1
instance = comp, \segment1[2]~I\, segment1[2], MASTERMIND, 1
instance = comp, \segment1[3]~I\, segment1[3], MASTERMIND, 1
instance = comp, \segment1[4]~I\, segment1[4], MASTERMIND, 1
instance = comp, \segment1[5]~I\, segment1[5], MASTERMIND, 1
instance = comp, \segment1[6]~I\, segment1[6], MASTERMIND, 1
instance = comp, \segment2[0]~I\, segment2[0], MASTERMIND, 1
instance = comp, \segment2[1]~I\, segment2[1], MASTERMIND, 1
instance = comp, \segment2[2]~I\, segment2[2], MASTERMIND, 1
instance = comp, \segment2[3]~I\, segment2[3], MASTERMIND, 1
instance = comp, \segment2[4]~I\, segment2[4], MASTERMIND, 1
instance = comp, \segment2[5]~I\, segment2[5], MASTERMIND, 1
instance = comp, \segment2[6]~I\, segment2[6], MASTERMIND, 1
instance = comp, \segment3[0]~I\, segment3[0], MASTERMIND, 1
instance = comp, \segment3[1]~I\, segment3[1], MASTERMIND, 1
instance = comp, \segment3[2]~I\, segment3[2], MASTERMIND, 1
instance = comp, \segment3[3]~I\, segment3[3], MASTERMIND, 1
instance = comp, \segment3[4]~I\, segment3[4], MASTERMIND, 1
instance = comp, \segment3[5]~I\, segment3[5], MASTERMIND, 1
instance = comp, \segment3[6]~I\, segment3[6], MASTERMIND, 1
instance = comp, \segment4[0]~I\, segment4[0], MASTERMIND, 1
instance = comp, \segment4[1]~I\, segment4[1], MASTERMIND, 1
instance = comp, \segment4[2]~I\, segment4[2], MASTERMIND, 1
instance = comp, \segment4[3]~I\, segment4[3], MASTERMIND, 1
instance = comp, \segment4[4]~I\, segment4[4], MASTERMIND, 1
instance = comp, \segment4[5]~I\, segment4[5], MASTERMIND, 1
instance = comp, \segment4[6]~I\, segment4[6], MASTERMIND, 1
