#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:12:35 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Tue Mar 24 15:56:03 2015
# Process ID: 7464
# Log file: D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/vivado.log
# Journal file: D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:\Library\Dropbox\ECE532\ECE532_Shared\Milestone6\IP\aicontroller\aicontroller.srcs\sources_1\aicontroller_v1_4_project\aicontroller_v1_4_project.xpr}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project'
INFO: [Project 1-313] Project file moved from 'D:/Libraries/University/ECE532/Milestone7/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project' since last save.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 824.742 ; gain = 11.730
launch_xsim -simset sim_1 -mode post-synthesis -type functional
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Vivado 12-2252] Generating simulation netlist 'D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj   xil_defaultlib.aicontroller_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj xil_defaultlib.aicontroller_tb xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller
INFO: [VRFC 10-311] analyzing module eval_block
INFO: [VRFC 10-311] analyzing module eval_block_1
INFO: [VRFC 10-311] analyzing module eval_block_15
INFO: [VRFC 10-311] analyzing module eval_block_16
INFO: [VRFC 10-311] analyzing module eval_block_17
INFO: [VRFC 10-311] analyzing module eval_block_18
INFO: [VRFC 10-311] analyzing module eval_block_19
INFO: [VRFC 10-311] analyzing module eval_block_2
INFO: [VRFC 10-311] analyzing module eval_block_20
INFO: [VRFC 10-311] analyzing module eval_block_21
INFO: [VRFC 10-311] analyzing module eval_block_22
INFO: [VRFC 10-311] analyzing module eval_block_3
INFO: [VRFC 10-311] analyzing module eval_block_4
INFO: [VRFC 10-311] analyzing module eval_block_5
INFO: [VRFC 10-311] analyzing module eval_block_6
INFO: [VRFC 10-311] analyzing module eval_block_7
INFO: [VRFC 10-311] analyzing module placement
INFO: [VRFC 10-311] analyzing module placement_10
INFO: [VRFC 10-311] analyzing module placement_11
INFO: [VRFC 10-311] analyzing module placement_12
INFO: [VRFC 10-311] analyzing module placement_13
INFO: [VRFC 10-311] analyzing module placement_14
INFO: [VRFC 10-311] analyzing module placement_23
INFO: [VRFC 10-311] analyzing module placement_24
INFO: [VRFC 10-311] analyzing module placement_25
INFO: [VRFC 10-311] analyzing module placement_26
INFO: [VRFC 10-311] analyzing module placement_27
INFO: [VRFC 10-311] analyzing module placement_28
INFO: [VRFC 10-311] analyzing module placement_29
INFO: [VRFC 10-311] analyzing module placement_30
INFO: [VRFC 10-311] analyzing module placement_8
INFO: [VRFC 10-311] analyzing module placement_9
INFO: [VRFC 10-311] analyzing module score_ten
INFO: [VRFC 10-311] analyzing module score_ten_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.srcs/sim_1/imports/Milestone7/aicontroller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller_tb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.eval_block_15
Compiling module xil_defaultlib.eval_block_16
Compiling module xil_defaultlib.eval_block_17
Compiling module xil_defaultlib.eval_block_18
Compiling module xil_defaultlib.eval_block_19
Compiling module xil_defaultlib.eval_block_20
Compiling module xil_defaultlib.eval_block_21
Compiling module xil_defaultlib.eval_block_22
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.placement_23
Compiling module xil_defaultlib.placement_24
Compiling module xil_defaultlib.placement_25
Compiling module xil_defaultlib.placement_26
Compiling module xil_defaultlib.placement_27
Compiling module xil_defaultlib.placement_28
Compiling module xil_defaultlib.placement_29
Compiling module xil_defaultlib.placement_30
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,BCA...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.score_ten
Compiling module xil_defaultlib.eval_block
Compiling module xil_defaultlib.eval_block_1
Compiling module xil_defaultlib.eval_block_2
Compiling module xil_defaultlib.eval_block_3
Compiling module xil_defaultlib.eval_block_4
Compiling module xil_defaultlib.eval_block_5
Compiling module xil_defaultlib.eval_block_6
Compiling module xil_defaultlib.eval_block_7
Compiling module xil_defaultlib.placement
Compiling module xil_defaultlib.placement_8
Compiling module xil_defaultlib.placement_9
Compiling module xil_defaultlib.placement_10
Compiling module xil_defaultlib.placement_11
Compiling module xil_defaultlib.placement_12
Compiling module xil_defaultlib.placement_13
Compiling module xil_defaultlib.placement_14
Compiling module xil_defaultlib.score_ten_0
Compiling module xil_defaultlib.aicontroller
Compiling module xil_defaultlib.aicontroller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aicontroller_tb_func_synth
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "aicontroller_tb_func_synth -key {Post-Synthesis:sim_1:Functional:aicontroller_tb} -tclbatch {aicontroller_tb.tcl} -log {aicontroller_tb_func_synth.log}"
Vivado Simulator 2014.1
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
launch_xsim -simset sim_1 -mode post-synthesis -type functional
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Vivado 12-2252] Generating simulation netlist 'D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj   xil_defaultlib.aicontroller_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj xil_defaultlib.aicontroller_tb xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller
INFO: [VRFC 10-311] analyzing module eval_block
INFO: [VRFC 10-311] analyzing module eval_block_1
INFO: [VRFC 10-311] analyzing module eval_block_15
INFO: [VRFC 10-311] analyzing module eval_block_16
INFO: [VRFC 10-311] analyzing module eval_block_17
INFO: [VRFC 10-311] analyzing module eval_block_18
INFO: [VRFC 10-311] analyzing module eval_block_19
INFO: [VRFC 10-311] analyzing module eval_block_2
INFO: [VRFC 10-311] analyzing module eval_block_20
INFO: [VRFC 10-311] analyzing module eval_block_21
INFO: [VRFC 10-311] analyzing module eval_block_22
INFO: [VRFC 10-311] analyzing module eval_block_3
INFO: [VRFC 10-311] analyzing module eval_block_4
INFO: [VRFC 10-311] analyzing module eval_block_5
INFO: [VRFC 10-311] analyzing module eval_block_6
INFO: [VRFC 10-311] analyzing module eval_block_7
INFO: [VRFC 10-311] analyzing module placement
INFO: [VRFC 10-311] analyzing module placement_10
INFO: [VRFC 10-311] analyzing module placement_11
INFO: [VRFC 10-311] analyzing module placement_12
INFO: [VRFC 10-311] analyzing module placement_13
INFO: [VRFC 10-311] analyzing module placement_14
INFO: [VRFC 10-311] analyzing module placement_23
INFO: [VRFC 10-311] analyzing module placement_24
INFO: [VRFC 10-311] analyzing module placement_25
INFO: [VRFC 10-311] analyzing module placement_26
INFO: [VRFC 10-311] analyzing module placement_27
INFO: [VRFC 10-311] analyzing module placement_28
INFO: [VRFC 10-311] analyzing module placement_29
INFO: [VRFC 10-311] analyzing module placement_30
INFO: [VRFC 10-311] analyzing module placement_8
INFO: [VRFC 10-311] analyzing module placement_9
INFO: [VRFC 10-311] analyzing module score_ten
INFO: [VRFC 10-311] analyzing module score_ten_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.srcs/sim_1/imports/Milestone7/aicontroller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller_tb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.eval_block_15
Compiling module xil_defaultlib.eval_block_16
Compiling module xil_defaultlib.eval_block_17
Compiling module xil_defaultlib.eval_block_18
Compiling module xil_defaultlib.eval_block_19
Compiling module xil_defaultlib.eval_block_20
Compiling module xil_defaultlib.eval_block_21
Compiling module xil_defaultlib.eval_block_22
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.placement_23
Compiling module xil_defaultlib.placement_24
Compiling module xil_defaultlib.placement_25
Compiling module xil_defaultlib.placement_26
Compiling module xil_defaultlib.placement_27
Compiling module xil_defaultlib.placement_28
Compiling module xil_defaultlib.placement_29
Compiling module xil_defaultlib.placement_30
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,BCA...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.score_ten
Compiling module xil_defaultlib.eval_block
Compiling module xil_defaultlib.eval_block_1
Compiling module xil_defaultlib.eval_block_2
Compiling module xil_defaultlib.eval_block_3
Compiling module xil_defaultlib.eval_block_4
Compiling module xil_defaultlib.eval_block_5
Compiling module xil_defaultlib.eval_block_6
Compiling module xil_defaultlib.eval_block_7
Compiling module xil_defaultlib.placement
Compiling module xil_defaultlib.placement_8
Compiling module xil_defaultlib.placement_9
Compiling module xil_defaultlib.placement_10
Compiling module xil_defaultlib.placement_11
Compiling module xil_defaultlib.placement_12
Compiling module xil_defaultlib.placement_13
Compiling module xil_defaultlib.placement_14
Compiling module xil_defaultlib.score_ten_0
Compiling module xil_defaultlib.aicontroller
Compiling module xil_defaultlib.aicontroller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aicontroller_tb_func_synth
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "aicontroller_tb_func_synth -key {Post-Synthesis:sim_1:Functional:aicontroller_tb} -tclbatch {aicontroller_tb.tcl} -log {aicontroller_tb_func_synth.log}"
Vivado Simulator 2014.1
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
launch_xsim -simset sim_1 -mode post-synthesis -type functional
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Vivado 12-2252] Generating simulation netlist 'D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj   xil_defaultlib.aicontroller_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj xil_defaultlib.aicontroller_tb xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller
INFO: [VRFC 10-311] analyzing module eval_block
INFO: [VRFC 10-311] analyzing module eval_block_1
INFO: [VRFC 10-311] analyzing module eval_block_15
INFO: [VRFC 10-311] analyzing module eval_block_16
INFO: [VRFC 10-311] analyzing module eval_block_17
INFO: [VRFC 10-311] analyzing module eval_block_18
INFO: [VRFC 10-311] analyzing module eval_block_19
INFO: [VRFC 10-311] analyzing module eval_block_2
INFO: [VRFC 10-311] analyzing module eval_block_20
INFO: [VRFC 10-311] analyzing module eval_block_21
INFO: [VRFC 10-311] analyzing module eval_block_22
INFO: [VRFC 10-311] analyzing module eval_block_3
INFO: [VRFC 10-311] analyzing module eval_block_4
INFO: [VRFC 10-311] analyzing module eval_block_5
INFO: [VRFC 10-311] analyzing module eval_block_6
INFO: [VRFC 10-311] analyzing module eval_block_7
INFO: [VRFC 10-311] analyzing module placement
INFO: [VRFC 10-311] analyzing module placement_10
INFO: [VRFC 10-311] analyzing module placement_11
INFO: [VRFC 10-311] analyzing module placement_12
INFO: [VRFC 10-311] analyzing module placement_13
INFO: [VRFC 10-311] analyzing module placement_14
INFO: [VRFC 10-311] analyzing module placement_23
INFO: [VRFC 10-311] analyzing module placement_24
INFO: [VRFC 10-311] analyzing module placement_25
INFO: [VRFC 10-311] analyzing module placement_26
INFO: [VRFC 10-311] analyzing module placement_27
INFO: [VRFC 10-311] analyzing module placement_28
INFO: [VRFC 10-311] analyzing module placement_29
INFO: [VRFC 10-311] analyzing module placement_30
INFO: [VRFC 10-311] analyzing module placement_8
INFO: [VRFC 10-311] analyzing module placement_9
INFO: [VRFC 10-311] analyzing module score_ten
INFO: [VRFC 10-311] analyzing module score_ten_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.srcs/sim_1/imports/Milestone7/aicontroller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller_tb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.eval_block_15
Compiling module xil_defaultlib.eval_block_16
Compiling module xil_defaultlib.eval_block_17
Compiling module xil_defaultlib.eval_block_18
Compiling module xil_defaultlib.eval_block_19
Compiling module xil_defaultlib.eval_block_20
Compiling module xil_defaultlib.eval_block_21
Compiling module xil_defaultlib.eval_block_22
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.placement_23
Compiling module xil_defaultlib.placement_24
Compiling module xil_defaultlib.placement_25
Compiling module xil_defaultlib.placement_26
Compiling module xil_defaultlib.placement_27
Compiling module xil_defaultlib.placement_28
Compiling module xil_defaultlib.placement_29
Compiling module xil_defaultlib.placement_30
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,BCA...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.score_ten
Compiling module xil_defaultlib.eval_block
Compiling module xil_defaultlib.eval_block_1
Compiling module xil_defaultlib.eval_block_2
Compiling module xil_defaultlib.eval_block_3
Compiling module xil_defaultlib.eval_block_4
Compiling module xil_defaultlib.eval_block_5
Compiling module xil_defaultlib.eval_block_6
Compiling module xil_defaultlib.eval_block_7
Compiling module xil_defaultlib.placement
Compiling module xil_defaultlib.placement_8
Compiling module xil_defaultlib.placement_9
Compiling module xil_defaultlib.placement_10
Compiling module xil_defaultlib.placement_11
Compiling module xil_defaultlib.placement_12
Compiling module xil_defaultlib.placement_13
Compiling module xil_defaultlib.placement_14
Compiling module xil_defaultlib.score_ten_0
Compiling module xil_defaultlib.aicontroller
Compiling module xil_defaultlib.aicontroller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aicontroller_tb_func_synth
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "aicontroller_tb_func_synth -key {Post-Synthesis:sim_1:Functional:aicontroller_tb} -tclbatch {aicontroller_tb.tcl} -log {aicontroller_tb_func_synth.log}"
Vivado Simulator 2014.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.336 ; gain = 0.000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.336 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'aicontroller_tb_func_synth' loaded.
launch_xsim: Time (s): cpu = 00:00:48 ; elapsed = 00:09:35 . Memory (MB): peak = 1183.336 ; gain = 0.000
run 8 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1183.336 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode post-synthesis -type functional
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Vivado 12-2252] Generating simulation netlist 'D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj   xil_defaultlib.aicontroller_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj xil_defaultlib.aicontroller_tb xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller
INFO: [VRFC 10-311] analyzing module eval_block
INFO: [VRFC 10-311] analyzing module eval_block_1
INFO: [VRFC 10-311] analyzing module eval_block_15
INFO: [VRFC 10-311] analyzing module eval_block_16
INFO: [VRFC 10-311] analyzing module eval_block_17
INFO: [VRFC 10-311] analyzing module eval_block_18
INFO: [VRFC 10-311] analyzing module eval_block_19
INFO: [VRFC 10-311] analyzing module eval_block_2
INFO: [VRFC 10-311] analyzing module eval_block_20
INFO: [VRFC 10-311] analyzing module eval_block_21
INFO: [VRFC 10-311] analyzing module eval_block_22
INFO: [VRFC 10-311] analyzing module eval_block_3
INFO: [VRFC 10-311] analyzing module eval_block_4
INFO: [VRFC 10-311] analyzing module eval_block_5
INFO: [VRFC 10-311] analyzing module eval_block_6
INFO: [VRFC 10-311] analyzing module eval_block_7
INFO: [VRFC 10-311] analyzing module placement
INFO: [VRFC 10-311] analyzing module placement_10
INFO: [VRFC 10-311] analyzing module placement_11
INFO: [VRFC 10-311] analyzing module placement_12
INFO: [VRFC 10-311] analyzing module placement_13
INFO: [VRFC 10-311] analyzing module placement_14
INFO: [VRFC 10-311] analyzing module placement_23
INFO: [VRFC 10-311] analyzing module placement_24
INFO: [VRFC 10-311] analyzing module placement_25
INFO: [VRFC 10-311] analyzing module placement_26
INFO: [VRFC 10-311] analyzing module placement_27
INFO: [VRFC 10-311] analyzing module placement_28
INFO: [VRFC 10-311] analyzing module placement_29
INFO: [VRFC 10-311] analyzing module placement_30
INFO: [VRFC 10-311] analyzing module placement_8
INFO: [VRFC 10-311] analyzing module placement_9
INFO: [VRFC 10-311] analyzing module score_ten
INFO: [VRFC 10-311] analyzing module score_ten_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.srcs/sim_1/imports/Milestone7/aicontroller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller_tb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.eval_block_15
Compiling module xil_defaultlib.eval_block_16
Compiling module xil_defaultlib.eval_block_17
Compiling module xil_defaultlib.eval_block_18
Compiling module xil_defaultlib.eval_block_19
Compiling module xil_defaultlib.eval_block_20
Compiling module xil_defaultlib.eval_block_21
Compiling module xil_defaultlib.eval_block_22
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.placement_23
Compiling module xil_defaultlib.placement_24
Compiling module xil_defaultlib.placement_25
Compiling module xil_defaultlib.placement_26
Compiling module xil_defaultlib.placement_27
Compiling module xil_defaultlib.placement_28
Compiling module xil_defaultlib.placement_29
Compiling module xil_defaultlib.placement_30
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,BCA...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.score_ten
Compiling module xil_defaultlib.eval_block
Compiling module xil_defaultlib.eval_block_1
Compiling module xil_defaultlib.eval_block_2
Compiling module xil_defaultlib.eval_block_3
Compiling module xil_defaultlib.eval_block_4
Compiling module xil_defaultlib.eval_block_5
Compiling module xil_defaultlib.eval_block_6
Compiling module xil_defaultlib.eval_block_7
Compiling module xil_defaultlib.placement
Compiling module xil_defaultlib.placement_8
Compiling module xil_defaultlib.placement_9
Compiling module xil_defaultlib.placement_10
Compiling module xil_defaultlib.placement_11
Compiling module xil_defaultlib.placement_12
Compiling module xil_defaultlib.placement_13
Compiling module xil_defaultlib.placement_14
Compiling module xil_defaultlib.score_ten_0
Compiling module xil_defaultlib.aicontroller
Compiling module xil_defaultlib.aicontroller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aicontroller_tb_func_synth
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "aicontroller_tb_func_synth -key {Post-Synthesis:sim_1:Functional:aicontroller_tb} -tclbatch {aicontroller_tb.tcl} -log {aicontroller_tb_func_synth.log}"
Vivado Simulator 2014.1
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.
launch_xsim -simset sim_1 -mode post-synthesis -type functional
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Vivado 12-2252] Generating simulation netlist 'D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj   xil_defaultlib.aicontroller_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot aicontroller_tb_func_synth --prj D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb.prj xil_defaultlib.aicontroller_tb xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.sim/sim_1/synth/func/aicontroller_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller
INFO: [VRFC 10-311] analyzing module eval_block
INFO: [VRFC 10-311] analyzing module eval_block_1
INFO: [VRFC 10-311] analyzing module eval_block_15
INFO: [VRFC 10-311] analyzing module eval_block_16
INFO: [VRFC 10-311] analyzing module eval_block_17
INFO: [VRFC 10-311] analyzing module eval_block_18
INFO: [VRFC 10-311] analyzing module eval_block_19
INFO: [VRFC 10-311] analyzing module eval_block_2
INFO: [VRFC 10-311] analyzing module eval_block_20
INFO: [VRFC 10-311] analyzing module eval_block_21
INFO: [VRFC 10-311] analyzing module eval_block_22
INFO: [VRFC 10-311] analyzing module eval_block_3
INFO: [VRFC 10-311] analyzing module eval_block_4
INFO: [VRFC 10-311] analyzing module eval_block_5
INFO: [VRFC 10-311] analyzing module eval_block_6
INFO: [VRFC 10-311] analyzing module eval_block_7
INFO: [VRFC 10-311] analyzing module placement
INFO: [VRFC 10-311] analyzing module placement_10
INFO: [VRFC 10-311] analyzing module placement_11
INFO: [VRFC 10-311] analyzing module placement_12
INFO: [VRFC 10-311] analyzing module placement_13
INFO: [VRFC 10-311] analyzing module placement_14
INFO: [VRFC 10-311] analyzing module placement_23
INFO: [VRFC 10-311] analyzing module placement_24
INFO: [VRFC 10-311] analyzing module placement_25
INFO: [VRFC 10-311] analyzing module placement_26
INFO: [VRFC 10-311] analyzing module placement_27
INFO: [VRFC 10-311] analyzing module placement_28
INFO: [VRFC 10-311] analyzing module placement_29
INFO: [VRFC 10-311] analyzing module placement_30
INFO: [VRFC 10-311] analyzing module placement_8
INFO: [VRFC 10-311] analyzing module placement_9
INFO: [VRFC 10-311] analyzing module score_ten
INFO: [VRFC 10-311] analyzing module score_ten_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.srcs/sim_1/imports/Milestone7/aicontroller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aicontroller_tb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.eval_block_15
Compiling module xil_defaultlib.eval_block_16
Compiling module xil_defaultlib.eval_block_17
Compiling module xil_defaultlib.eval_block_18
Compiling module xil_defaultlib.eval_block_19
Compiling module xil_defaultlib.eval_block_20
Compiling module xil_defaultlib.eval_block_21
Compiling module xil_defaultlib.eval_block_22
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.placement_23
Compiling module xil_defaultlib.placement_24
Compiling module xil_defaultlib.placement_25
Compiling module xil_defaultlib.placement_26
Compiling module xil_defaultlib.placement_27
Compiling module xil_defaultlib.placement_28
Compiling module xil_defaultlib.placement_29
Compiling module xil_defaultlib.placement_30
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,BCA...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.score_ten
Compiling module xil_defaultlib.eval_block
Compiling module xil_defaultlib.eval_block_1
Compiling module xil_defaultlib.eval_block_2
Compiling module xil_defaultlib.eval_block_3
Compiling module xil_defaultlib.eval_block_4
Compiling module xil_defaultlib.eval_block_5
Compiling module xil_defaultlib.eval_block_6
Compiling module xil_defaultlib.eval_block_7
Compiling module xil_defaultlib.placement
Compiling module xil_defaultlib.placement_8
Compiling module xil_defaultlib.placement_9
Compiling module xil_defaultlib.placement_10
Compiling module xil_defaultlib.placement_11
Compiling module xil_defaultlib.placement_12
Compiling module xil_defaultlib.placement_13
Compiling module xil_defaultlib.placement_14
Compiling module xil_defaultlib.score_ten_0
Compiling module xil_defaultlib.aicontroller
Compiling module xil_defaultlib.aicontroller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aicontroller_tb_func_synth
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "aicontroller_tb_func_synth -key {Post-Synthesis:sim_1:Functional:aicontroller_tb} -tclbatch {aicontroller_tb.tcl} -log {aicontroller_tb_func_synth.log}"
Vivado Simulator 2014.1
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1228.223 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'aicontroller_tb_func_synth' loaded.
launch_xsim: Time (s): cpu = 00:00:38 ; elapsed = 00:08:08 . Memory (MB): peak = 1228.223 ; gain = 0.000
run 8 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1228.223 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v" into library work [D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v" into library work [D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v" into library work [D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v" into library work [D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v:1]
[Tue Mar 24 17:04:00 2015] Launched synth_1...
Run output will be captured here: D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v" into library work [D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v" into library work [D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v" into library work [D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v" into library work [D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v:1]
[Tue Mar 24 17:05:05 2015] Launched synth_1...
Run output will be captured here: D:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_4_project/aicontroller_v1_4_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1228.820 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 24 17:15:14 2015...
