library IEEE;
use IEEE.std_logic_1164.all;

entity main is port(
SW: in std_logic_vector (15 downto 0);
LEDR: out std_logic_vector (15 downto 0))

end main;

