INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:11:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 buffer91/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer30/dataReg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.733ns (30.324%)  route 3.982ns (69.676%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1860, unset)         0.508     0.508    buffer91/fifo/clk
    SLICE_X39Y27         FDRE                                         r  buffer91/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer91/fifo/Empty_reg/Q
                         net (fo=70, routed)          0.549     1.273    addi16/Empty
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.043     1.316 r  addi16/Memory[3][0]_i_97/O
                         net (fo=1, routed)           0.000     1.316    addi16/Memory[3][0]_i_97_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.573 r  addi16/Memory_reg[3][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.573    addi16/Memory_reg[3][0]_i_38_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.622 r  addi16/Memory_reg[3][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.622    addi16/Memory_reg[3][0]_i_34_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.671 r  addi16/Memory_reg[3][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.671    addi16/Memory_reg[3][0]_i_30_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.824 r  addi16/Memory_reg[3][0]_i_19/O[1]
                         net (fo=3, routed)           0.514     2.338    cmpi2/Memory_reg[3][0]_i_2_0[21]
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.119     2.457 r  cmpi2/Memory[3][0]_i_9/O
                         net (fo=1, routed)           0.000     2.457    cmpi2/Memory[3][0]_i_9_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.644 r  cmpi2/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.644    cmpi2/Memory_reg[3][0]_i_4_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.751 f  cmpi2/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=10, routed)          0.239     2.990    buffer96/fifo/result[0]
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.123     3.113 f  buffer96/fifo/Head[1]_i_3__0/O
                         net (fo=2, routed)           0.385     3.497    buffer61/fifo/buffer96_outs
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.043     3.540 f  buffer61/fifo/Head[1]_i_2__1/O
                         net (fo=13, routed)          0.236     3.777    buffer61/fifo/buffer96_outs_ready
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.043     3.820 r  buffer61/fifo/transmitValue_i_2__78/O
                         net (fo=4, routed)           0.229     4.049    fork28/control/generateBlocks[2].regblock/anyBlockStop
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.043     4.092 f  fork28/control/generateBlocks[2].regblock/i___3_i_4/O
                         net (fo=8, routed)           0.260     4.352    fork27/control/generateBlocks[1].regblock/outputValid_reg_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.043     4.395 f  fork27/control/generateBlocks[1].regblock/i___1_i_3/O
                         net (fo=5, routed)           0.102     4.497    fork26/control/generateBlocks[1].regblock/addi12_result_ready
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.043     4.540 f  fork26/control/generateBlocks[1].regblock/i___1_i_1/O
                         net (fo=11, routed)          0.288     4.828    fork22/control/generateBlocks[3].regblock/transmitValue_reg_4
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.043     4.871 f  fork22/control/generateBlocks[3].regblock/join_inputs//i___1/O
                         net (fo=3, routed)           0.180     5.051    fork19/control/generateBlocks[2].regblock/addi7_result_ready
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.043     5.094 f  fork19/control/generateBlocks[2].regblock/outputValid_i_3__2/O
                         net (fo=9, routed)           0.175     5.270    buffer39/control/outputValid_reg_20
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.043     5.313 r  buffer39/control/transmitValue_i_2__21/O
                         net (fo=2, routed)           0.350     5.663    buffer39/control/transmitValue_i_2__21_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I1_O)        0.043     5.706 f  buffer39/control/fullReg_i_3__17/O
                         net (fo=23, routed)          0.270     5.976    buffer39/control/outputValid_reg_1
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.043     6.019 r  buffer39/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.204     6.223    buffer30/E[0]
    SLICE_X30Y38         FDRE                                         r  buffer30/dataReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1860, unset)         0.483     5.683    buffer30/clk
    SLICE_X30Y38         FDRE                                         r  buffer30/dataReg_reg[20]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X30Y38         FDRE (Setup_fdre_C_CE)      -0.194     5.453    buffer30/dataReg_reg[20]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                 -0.770    




