<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="comparator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="comparator_circuit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="comparator_circuit.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="comparator_circuit.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="comparator_circuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="comparator_circuit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="comparator_circuit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="comparator_circuit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="comparator_circuit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="comparator_circuit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="comparator_circuit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="comparator_circuit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparator_circuit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="comparator_circuit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="comparator_circuit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="comparator_circuit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="comparator_circuit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="comparator_circuit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="comparator_circuit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="comparator_circuit.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="comparator_circuit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="comparator_circuit.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="comparator_circuit_2.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="comparator_circuit_2.jhd"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="comparator_circuit_2.lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparator_circuit_2.prj"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="comparator_circuit_2.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="comparator_circuit_2.vhf"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="comparator_circuit_2.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparator_circuit_2_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comparator_circuit_comparator_circuit_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparator_circuit_comparator_circuit_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="comparator_circuit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="comparator_circuit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comparator_circuit_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="comparator_circuit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="comparator_circuit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="comparator_circuit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="comparator_circuit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparator_circuit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparator_circuit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="comparator_circuit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="comparator_circuit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparator_circuit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="comparator_circuit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="comparator_circuit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="comparator_circuit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparator_circuit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="comparator_code.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="comparator_code.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comparator_code_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparator_code_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparator_code_vhdl_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comparator_code_vhdl_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="comparator_code_vhdl_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparator_code_vhdl_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/comparator_circuit_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/comparator_circuit_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1698433394" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1698433394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698584920" xil_pn:in_ck="219810539884699694" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1698584920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1698584935" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="163779058865762832" xil_pn:start_ts="1698584935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698584937" xil_pn:in_ck="8293560424617179766" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="802221066270263534" xil_pn:start_ts="1698584935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="comparator_circuit.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1698576916" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1854740481926269827" xil_pn:start_ts="1698576916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698584922" xil_pn:in_ck="5790811089858389770" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1698584922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1698584941" xil_pn:in_ck="5790811089858389770" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8355241798813639574" xil_pn:start_ts="1698584937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1698584941" xil_pn:in_ck="-7373314382791571311" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4299462547076237655" xil_pn:start_ts="1698584941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1698433235" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1698433235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698582766" xil_pn:in_ck="8293560424617179766" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-377435924518530770" xil_pn:start_ts="1698582764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="comparator_circuit.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1698576831" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1854740481926269827" xil_pn:start_ts="1698576831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698433237" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1698433237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698576831" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-445796528636770672" xil_pn:start_ts="1698576831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698433237" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1698433237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698576831" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="305003044799465415" xil_pn:start_ts="1698576831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698585150" xil_pn:in_ck="-8429234006895040194" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5019825811451683683" xil_pn:start_ts="1698585137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="comparator_circuit.jhd"/>
      <outfile xil_pn:name="comparator_circuit.lso"/>
      <outfile xil_pn:name="comparator_circuit.ngc"/>
      <outfile xil_pn:name="comparator_circuit.ngr"/>
      <outfile xil_pn:name="comparator_circuit.prj"/>
      <outfile xil_pn:name="comparator_circuit.stx"/>
      <outfile xil_pn:name="comparator_circuit.syr"/>
      <outfile xil_pn:name="comparator_circuit.xst"/>
      <outfile xil_pn:name="comparator_circuit_comparator_circuit_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="comparator_circuit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1698576844" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8144281431110429100" xil_pn:start_ts="1698576844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698585242" xil_pn:in_ck="8293560424617174448" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1786505583902350872" xil_pn:start_ts="1698585232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="comparator_circuit.bld"/>
      <outfile xil_pn:name="comparator_circuit.ngd"/>
      <outfile xil_pn:name="comparator_circuit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1698585264" xil_pn:in_ck="8293560424617174449" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1698585242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="comparator_circuit.pcf"/>
      <outfile xil_pn:name="comparator_circuit_map.map"/>
      <outfile xil_pn:name="comparator_circuit_map.mrp"/>
      <outfile xil_pn:name="comparator_circuit_map.ncd"/>
      <outfile xil_pn:name="comparator_circuit_map.ngm"/>
      <outfile xil_pn:name="comparator_circuit_map.xrpt"/>
      <outfile xil_pn:name="comparator_circuit_summary.xml"/>
      <outfile xil_pn:name="comparator_circuit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1698585295" xil_pn:in_ck="-1319872242635659958" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="2516432636991085863" xil_pn:start_ts="1698585264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="comparator_circuit.ncd"/>
      <outfile xil_pn:name="comparator_circuit.pad"/>
      <outfile xil_pn:name="comparator_circuit.par"/>
      <outfile xil_pn:name="comparator_circuit.ptwx"/>
      <outfile xil_pn:name="comparator_circuit.unroutes"/>
      <outfile xil_pn:name="comparator_circuit.xpi"/>
      <outfile xil_pn:name="comparator_circuit_pad.csv"/>
      <outfile xil_pn:name="comparator_circuit_pad.txt"/>
      <outfile xil_pn:name="comparator_circuit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1698585295" xil_pn:in_ck="8293560424617174317" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1698585282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="comparator_circuit.twr"/>
      <outfile xil_pn:name="comparator_circuit.twx"/>
    </transform>
    <transform xil_pn:end_ts="1698585180" xil_pn:in_ck="8293560424617174448" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="158167118995989865" xil_pn:start_ts="1698585177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/comparator_circuit_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/comparator_circuit_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
