// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="a1_mmult,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.317400,HLS_SYN_LAT=17562,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=10,HLS_SYN_FF=5010,HLS_SYN_LUT=5485,HLS_VERSION=2018_3}" *)

module a1_mmult (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_dout,
        A_empty_n,
        A_read,
        B_dout,
        B_empty_n,
        B_read,
        C_din,
        C_full_n,
        C_write
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_pp0_stage0 = 20'd2;
parameter    ap_ST_fsm_state4 = 20'd4;
parameter    ap_ST_fsm_pp1_stage0 = 20'd8;
parameter    ap_ST_fsm_pp1_stage1 = 20'd16;
parameter    ap_ST_fsm_pp1_stage2 = 20'd32;
parameter    ap_ST_fsm_pp1_stage3 = 20'd64;
parameter    ap_ST_fsm_pp1_stage4 = 20'd128;
parameter    ap_ST_fsm_pp1_stage5 = 20'd256;
parameter    ap_ST_fsm_pp1_stage6 = 20'd512;
parameter    ap_ST_fsm_pp1_stage7 = 20'd1024;
parameter    ap_ST_fsm_pp1_stage8 = 20'd2048;
parameter    ap_ST_fsm_pp1_stage9 = 20'd4096;
parameter    ap_ST_fsm_pp1_stage10 = 20'd8192;
parameter    ap_ST_fsm_pp1_stage11 = 20'd16384;
parameter    ap_ST_fsm_pp1_stage12 = 20'd32768;
parameter    ap_ST_fsm_pp1_stage13 = 20'd65536;
parameter    ap_ST_fsm_pp1_stage14 = 20'd131072;
parameter    ap_ST_fsm_pp1_stage15 = 20'd262144;
parameter    ap_ST_fsm_state172 = 20'd524288;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] A_dout;
input   A_empty_n;
output   A_read;
input  [31:0] B_dout;
input   B_empty_n;
output   B_read;
output  [31:0] C_din;
input   C_full_n;
output   C_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_read;
reg B_read;
reg C_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    A_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten_reg_2507;
reg    B_blk_n;
reg    C_blk_n;
wire    ap_CS_fsm_pp1_stage6;
reg    ap_enable_reg_pp1_iter10;
wire    ap_block_pp1_stage6;
reg   [0:0] exitcond_flatten1_reg_2532;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter10_reg;
reg   [10:0] indvar_flatten_reg_689;
reg   [5:0] i_reg_700;
reg   [5:0] j_reg_711;
reg   [10:0] indvar_flatten1_reg_722;
reg   [5:0] i1_reg_733;
reg   [5:0] j2_reg_744;
wire   [31:0] Abuf_q0;
reg   [31:0] reg_772;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state6_pp1_stage1_iter0;
wire    ap_block_state22_pp1_stage1_iter1;
wire    ap_block_state38_pp1_stage1_iter2;
wire    ap_block_state54_pp1_stage1_iter3;
wire    ap_block_state70_pp1_stage1_iter4;
wire    ap_block_state86_pp1_stage1_iter5;
wire    ap_block_state102_pp1_stage1_iter6;
wire    ap_block_state118_pp1_stage1_iter7;
wire    ap_block_state134_pp1_stage1_iter8;
wire    ap_block_state150_pp1_stage1_iter9;
wire    ap_block_state166_pp1_stage1_iter10;
wire    ap_block_pp1_stage1_11001;
wire   [31:0] Abuf_q1;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_state10_pp1_stage5_iter0;
wire    ap_block_state26_pp1_stage5_iter1;
wire    ap_block_state42_pp1_stage5_iter2;
wire    ap_block_state58_pp1_stage5_iter3;
wire    ap_block_state74_pp1_stage5_iter4;
wire    ap_block_state90_pp1_stage5_iter5;
wire    ap_block_state106_pp1_stage5_iter6;
wire    ap_block_state122_pp1_stage5_iter7;
wire    ap_block_state138_pp1_stage5_iter8;
wire    ap_block_state154_pp1_stage5_iter9;
wire    ap_block_state170_pp1_stage5_iter10;
wire    ap_block_pp1_stage5_11001;
wire    ap_CS_fsm_pp1_stage9;
wire    ap_block_state14_pp1_stage9_iter0;
wire    ap_block_state30_pp1_stage9_iter1;
wire    ap_block_state46_pp1_stage9_iter2;
wire    ap_block_state62_pp1_stage9_iter3;
wire    ap_block_state78_pp1_stage9_iter4;
wire    ap_block_state94_pp1_stage9_iter5;
wire    ap_block_state110_pp1_stage9_iter6;
wire    ap_block_state126_pp1_stage9_iter7;
wire    ap_block_state142_pp1_stage9_iter8;
wire    ap_block_state158_pp1_stage9_iter9;
wire    ap_block_pp1_stage9_11001;
wire    ap_CS_fsm_pp1_stage13;
wire    ap_block_state18_pp1_stage13_iter0;
wire    ap_block_state34_pp1_stage13_iter1;
wire    ap_block_state50_pp1_stage13_iter2;
wire    ap_block_state66_pp1_stage13_iter3;
wire    ap_block_state82_pp1_stage13_iter4;
wire    ap_block_state98_pp1_stage13_iter5;
wire    ap_block_state114_pp1_stage13_iter6;
wire    ap_block_state130_pp1_stage13_iter7;
wire    ap_block_state146_pp1_stage13_iter8;
wire    ap_block_state162_pp1_stage13_iter9;
wire    ap_block_pp1_stage13_11001;
reg   [31:0] reg_779;
wire    ap_block_state11_pp1_stage6_iter0;
wire    ap_block_state27_pp1_stage6_iter1;
wire    ap_block_state43_pp1_stage6_iter2;
wire    ap_block_state59_pp1_stage6_iter3;
wire    ap_block_state75_pp1_stage6_iter4;
wire    ap_block_state91_pp1_stage6_iter5;
wire    ap_block_state107_pp1_stage6_iter6;
wire    ap_block_state123_pp1_stage6_iter7;
wire    ap_block_state139_pp1_stage6_iter8;
wire    ap_block_state155_pp1_stage6_iter9;
reg    ap_block_state171_pp1_stage6_iter10;
reg    ap_block_pp1_stage6_11001;
wire    ap_CS_fsm_pp1_stage10;
wire    ap_block_state15_pp1_stage10_iter0;
wire    ap_block_state31_pp1_stage10_iter1;
wire    ap_block_state47_pp1_stage10_iter2;
wire    ap_block_state63_pp1_stage10_iter3;
wire    ap_block_state79_pp1_stage10_iter4;
wire    ap_block_state95_pp1_stage10_iter5;
wire    ap_block_state111_pp1_stage10_iter6;
wire    ap_block_state127_pp1_stage10_iter7;
wire    ap_block_state143_pp1_stage10_iter8;
wire    ap_block_state159_pp1_stage10_iter9;
wire    ap_block_pp1_stage10_11001;
wire   [31:0] Bbuf_q0;
reg   [31:0] reg_785;
wire   [31:0] Bbuf_q1;
reg   [31:0] reg_792;
reg   [31:0] reg_797;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state7_pp1_stage2_iter0;
wire    ap_block_state23_pp1_stage2_iter1;
wire    ap_block_state39_pp1_stage2_iter2;
wire    ap_block_state55_pp1_stage2_iter3;
wire    ap_block_state71_pp1_stage2_iter4;
wire    ap_block_state87_pp1_stage2_iter5;
wire    ap_block_state103_pp1_stage2_iter6;
wire    ap_block_state119_pp1_stage2_iter7;
wire    ap_block_state135_pp1_stage2_iter8;
wire    ap_block_state151_pp1_stage2_iter9;
wire    ap_block_state167_pp1_stage2_iter10;
wire    ap_block_pp1_stage2_11001;
wire    ap_CS_fsm_pp1_stage11;
wire    ap_block_state16_pp1_stage11_iter0;
wire    ap_block_state32_pp1_stage11_iter1;
wire    ap_block_state48_pp1_stage11_iter2;
wire    ap_block_state64_pp1_stage11_iter3;
wire    ap_block_state80_pp1_stage11_iter4;
wire    ap_block_state96_pp1_stage11_iter5;
wire    ap_block_state112_pp1_stage11_iter6;
wire    ap_block_state128_pp1_stage11_iter7;
wire    ap_block_state144_pp1_stage11_iter8;
wire    ap_block_state160_pp1_stage11_iter9;
wire    ap_block_pp1_stage11_11001;
reg   [31:0] reg_804;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_state12_pp1_stage7_iter0;
wire    ap_block_state28_pp1_stage7_iter1;
wire    ap_block_state44_pp1_stage7_iter2;
wire    ap_block_state60_pp1_stage7_iter3;
wire    ap_block_state76_pp1_stage7_iter4;
wire    ap_block_state92_pp1_stage7_iter5;
wire    ap_block_state108_pp1_stage7_iter6;
wire    ap_block_state124_pp1_stage7_iter7;
wire    ap_block_state140_pp1_stage7_iter8;
wire    ap_block_state156_pp1_stage7_iter9;
wire    ap_block_pp1_stage7_11001;
reg   [31:0] reg_811;
reg   [31:0] reg_818;
reg   [31:0] reg_825;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state8_pp1_stage3_iter0;
wire    ap_block_state24_pp1_stage3_iter1;
wire    ap_block_state40_pp1_stage3_iter2;
wire    ap_block_state56_pp1_stage3_iter3;
wire    ap_block_state72_pp1_stage3_iter4;
wire    ap_block_state88_pp1_stage3_iter5;
wire    ap_block_state104_pp1_stage3_iter6;
wire    ap_block_state120_pp1_stage3_iter7;
wire    ap_block_state136_pp1_stage3_iter8;
wire    ap_block_state152_pp1_stage3_iter9;
wire    ap_block_state168_pp1_stage3_iter10;
wire    ap_block_pp1_stage3_11001;
wire    ap_CS_fsm_pp1_stage12;
wire    ap_block_state17_pp1_stage12_iter0;
wire    ap_block_state33_pp1_stage12_iter1;
wire    ap_block_state49_pp1_stage12_iter2;
wire    ap_block_state65_pp1_stage12_iter3;
wire    ap_block_state81_pp1_stage12_iter4;
wire    ap_block_state97_pp1_stage12_iter5;
wire    ap_block_state113_pp1_stage12_iter6;
wire    ap_block_state129_pp1_stage12_iter7;
wire    ap_block_state145_pp1_stage12_iter8;
wire    ap_block_state161_pp1_stage12_iter9;
wire    ap_block_pp1_stage12_11001;
reg   [31:0] reg_832;
wire    ap_CS_fsm_pp1_stage8;
wire    ap_block_state13_pp1_stage8_iter0;
wire    ap_block_state29_pp1_stage8_iter1;
wire    ap_block_state45_pp1_stage8_iter2;
wire    ap_block_state61_pp1_stage8_iter3;
wire    ap_block_state77_pp1_stage8_iter4;
wire    ap_block_state93_pp1_stage8_iter5;
wire    ap_block_state109_pp1_stage8_iter6;
wire    ap_block_state125_pp1_stage8_iter7;
wire    ap_block_state141_pp1_stage8_iter8;
wire    ap_block_state157_pp1_stage8_iter9;
wire    ap_block_pp1_stage8_11001;
reg   [31:0] reg_839;
reg   [31:0] reg_846;
reg   [31:0] reg_853;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state9_pp1_stage4_iter0;
wire    ap_block_state25_pp1_stage4_iter1;
wire    ap_block_state41_pp1_stage4_iter2;
wire    ap_block_state57_pp1_stage4_iter3;
wire    ap_block_state73_pp1_stage4_iter4;
wire    ap_block_state89_pp1_stage4_iter5;
wire    ap_block_state105_pp1_stage4_iter6;
wire    ap_block_state121_pp1_stage4_iter7;
wire    ap_block_state137_pp1_stage4_iter8;
wire    ap_block_state153_pp1_stage4_iter9;
wire    ap_block_state169_pp1_stage4_iter10;
wire    ap_block_pp1_stage4_11001;
reg   [31:0] reg_860;
wire    ap_CS_fsm_pp1_stage14;
wire    ap_block_state19_pp1_stage14_iter0;
wire    ap_block_state35_pp1_stage14_iter1;
wire    ap_block_state51_pp1_stage14_iter2;
wire    ap_block_state67_pp1_stage14_iter3;
wire    ap_block_state83_pp1_stage14_iter4;
wire    ap_block_state99_pp1_stage14_iter5;
wire    ap_block_state115_pp1_stage14_iter6;
wire    ap_block_state131_pp1_stage14_iter7;
wire    ap_block_state147_pp1_stage14_iter8;
wire    ap_block_state163_pp1_stage14_iter9;
wire    ap_block_pp1_stage14_11001;
reg   [31:0] reg_867;
reg   [31:0] reg_874;
reg   [31:0] reg_881;
wire    ap_CS_fsm_pp1_stage15;
wire    ap_block_state20_pp1_stage15_iter0;
wire    ap_block_state36_pp1_stage15_iter1;
wire    ap_block_state52_pp1_stage15_iter2;
wire    ap_block_state68_pp1_stage15_iter3;
wire    ap_block_state84_pp1_stage15_iter4;
wire    ap_block_state100_pp1_stage15_iter5;
wire    ap_block_state116_pp1_stage15_iter6;
wire    ap_block_state132_pp1_stage15_iter7;
wire    ap_block_state148_pp1_stage15_iter8;
wire    ap_block_state164_pp1_stage15_iter9;
wire    ap_block_pp1_stage15_11001;
reg   [31:0] reg_888;
wire   [31:0] grp_fu_755_p2;
reg   [31:0] reg_895;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter1_reg;
reg   [31:0] reg_900;
reg    ap_enable_reg_pp1_iter2;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter2_reg;
reg   [31:0] reg_905;
reg    ap_enable_reg_pp1_iter3;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter3_reg;
reg   [31:0] reg_910;
reg    ap_enable_reg_pp1_iter4;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter4_reg;
reg   [31:0] reg_915;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter5;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state21_pp1_stage0_iter1;
wire    ap_block_state37_pp1_stage0_iter2;
wire    ap_block_state53_pp1_stage0_iter3;
wire    ap_block_state69_pp1_stage0_iter4;
wire    ap_block_state85_pp1_stage0_iter5;
wire    ap_block_state101_pp1_stage0_iter6;
wire    ap_block_state117_pp1_stage0_iter7;
wire    ap_block_state133_pp1_stage0_iter8;
wire    ap_block_state149_pp1_stage0_iter9;
wire    ap_block_state165_pp1_stage0_iter10;
wire    ap_block_pp1_stage0_11001;
wire   [31:0] grp_fu_760_p2;
reg   [31:0] reg_920;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter5_reg;
reg    ap_enable_reg_pp1_iter6;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter6_reg;
reg   [31:0] reg_925;
reg    ap_enable_reg_pp1_iter7;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter7_reg;
reg   [31:0] reg_930;
reg    ap_enable_reg_pp1_iter8;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter8_reg;
reg   [31:0] reg_935;
reg    ap_enable_reg_pp1_iter9;
reg   [0:0] exitcond_flatten1_reg_2532_pp1_iter9_reg;
reg   [31:0] reg_940;
wire   [0:0] exitcond_flatten_fu_946_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] indvar_flatten_next_fu_952_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [5:0] j_mid2_fu_970_p3;
reg   [5:0] j_mid2_reg_2516;
wire   [5:0] i_cast4_mid2_v_fu_978_p3;
reg   [5:0] i_cast4_mid2_v_reg_2521;
wire   [5:0] j_1_fu_986_p2;
wire   [0:0] exitcond_flatten1_fu_1460_p2;
wire   [10:0] indvar_flatten_next1_fu_1466_p2;
reg   [10:0] indvar_flatten_next1_reg_2536;
wire   [5:0] j2_mid2_fu_1484_p3;
reg   [5:0] j2_mid2_reg_2541;
wire   [31:0] Abuf_load_2_mid2_fu_1956_p3;
reg   [31:0] Abuf_load_2_mid2_reg_2575;
wire   [31:0] Abuf_load_3_mid2_fu_1964_p3;
reg   [31:0] Abuf_load_3_mid2_reg_2580;
wire   [31:0] Abuf_load_4_mid2_fu_1972_p3;
reg   [31:0] Abuf_load_4_mid2_reg_2585;
wire   [31:0] Abuf_load_5_mid2_fu_1980_p3;
reg   [31:0] Abuf_load_5_mid2_reg_2590;
wire   [31:0] Abuf_load_6_mid2_fu_1988_p3;
reg   [31:0] Abuf_load_6_mid2_reg_2595;
wire   [31:0] Abuf_load_7_mid2_fu_1996_p3;
reg   [31:0] Abuf_load_7_mid2_reg_2600;
wire   [31:0] Abuf_load_8_mid2_fu_2004_p3;
reg   [31:0] Abuf_load_8_mid2_reg_2605;
wire   [31:0] Abuf_load_9_mid2_fu_2012_p3;
reg   [31:0] Abuf_load_9_mid2_reg_2610;
wire   [31:0] Abuf_load_10_mid2_fu_2020_p3;
reg   [31:0] Abuf_load_10_mid2_reg_2615;
wire   [31:0] Abuf_load_11_mid2_fu_2028_p3;
reg   [31:0] Abuf_load_11_mid2_reg_2620;
wire   [31:0] Abuf_load_12_mid2_fu_2036_p3;
reg   [31:0] Abuf_load_12_mid2_reg_2625;
wire   [31:0] Abuf_load_13_mid2_fu_2044_p3;
reg   [31:0] Abuf_load_13_mid2_reg_2630;
wire   [31:0] Abuf_load_14_mid2_fu_2052_p3;
reg   [31:0] Abuf_load_14_mid2_reg_2635;
wire   [31:0] Abuf_load_15_mid2_fu_2060_p3;
reg   [31:0] Abuf_load_15_mid2_reg_2640;
wire   [31:0] Abuf_load_16_mid2_fu_2068_p3;
reg   [31:0] Abuf_load_16_mid2_reg_2645;
wire   [31:0] Abuf_load_17_mid2_fu_2076_p3;
reg   [31:0] Abuf_load_17_mid2_reg_2650;
wire   [31:0] Abuf_load_18_mid2_fu_2084_p3;
reg   [31:0] Abuf_load_18_mid2_reg_2655;
wire   [31:0] Abuf_load_19_mid2_fu_2092_p3;
reg   [31:0] Abuf_load_19_mid2_reg_2660;
wire   [31:0] Abuf_load_20_mid2_fu_2100_p3;
reg   [31:0] Abuf_load_20_mid2_reg_2665;
wire   [31:0] Abuf_load_21_mid2_fu_2108_p3;
reg   [31:0] Abuf_load_21_mid2_reg_2670;
wire   [31:0] Abuf_load_22_mid2_fu_2116_p3;
reg   [31:0] Abuf_load_22_mid2_reg_2675;
wire   [31:0] Abuf_load_23_mid2_fu_2124_p3;
reg   [31:0] Abuf_load_23_mid2_reg_2680;
wire   [31:0] Abuf_load_24_mid2_fu_2132_p3;
reg   [31:0] Abuf_load_24_mid2_reg_2685;
wire   [31:0] Abuf_load_25_mid2_fu_2140_p3;
reg   [31:0] Abuf_load_25_mid2_reg_2690;
wire   [31:0] Abuf_load_26_mid2_fu_2148_p3;
reg   [31:0] Abuf_load_26_mid2_reg_2695;
wire   [31:0] Abuf_load_27_mid2_fu_2156_p3;
reg   [31:0] Abuf_load_27_mid2_reg_2700;
wire   [31:0] Abuf_load_28_mid2_fu_2164_p3;
reg   [31:0] Abuf_load_28_mid2_reg_2705;
wire   [31:0] Abuf_load_29_mid2_fu_2172_p3;
reg   [31:0] Abuf_load_29_mid2_reg_2710;
wire   [31:0] Abuf_load_30_mid2_fu_2180_p3;
reg   [31:0] Abuf_load_30_mid2_reg_2715;
wire   [31:0] Abuf_load_31_mid2_fu_2188_p3;
reg   [31:0] Abuf_load_31_mid2_reg_2720;
wire   [5:0] i1_mid2_fu_2196_p3;
reg   [5:0] i1_mid2_reg_2725;
wire   [7:0] j2_cast1_cast118_cas_fu_2218_p1;
reg   [7:0] j2_cast1_cast118_cas_reg_2750;
wire  signed [7:0] tmp_133_fu_2254_p2;
reg  signed [7:0] tmp_133_reg_2780;
wire   [8:0] j2_cast1_cast118_cas_1_fu_2264_p1;
reg   [8:0] j2_cast1_cast118_cas_1_reg_2801;
wire  signed [8:0] tmp_137_fu_2294_p2;
reg  signed [8:0] tmp_137_reg_2832;
wire  signed [8:0] tmp_139_fu_2312_p2;
reg  signed [8:0] tmp_139_reg_2857;
wire   [31:0] grp_fu_764_p2;
reg   [31:0] term_reg_2867;
reg   [31:0] term_1_reg_2892;
wire   [31:0] grp_fu_768_p2;
reg   [31:0] term_2_reg_2897;
wire   [9:0] j2_cast1_cast2_fu_2338_p1;
reg   [9:0] j2_cast1_cast2_reg_2912;
reg   [31:0] term_3_reg_2930;
reg   [31:0] term_4_reg_2935;
reg   [31:0] term_4_reg_2935_pp1_iter1_reg;
reg   [31:0] term_5_reg_2960;
reg   [31:0] term_5_reg_2960_pp1_iter1_reg;
reg   [31:0] term_6_reg_2965;
reg   [31:0] term_6_reg_2965_pp1_iter1_reg;
reg   [31:0] term_7_reg_2990;
reg   [31:0] term_7_reg_2990_pp1_iter1_reg;
reg   [31:0] term_8_reg_2995;
reg   [31:0] term_8_reg_2995_pp1_iter1_reg;
reg   [31:0] term_8_reg_2995_pp1_iter2_reg;
reg   [31:0] term_9_reg_3020;
reg   [31:0] term_9_reg_3020_pp1_iter1_reg;
reg   [31:0] term_9_reg_3020_pp1_iter2_reg;
reg   [31:0] term_s_reg_3025;
reg   [31:0] term_s_reg_3025_pp1_iter1_reg;
reg   [31:0] term_s_reg_3025_pp1_iter2_reg;
reg   [31:0] term_10_reg_3050;
reg   [31:0] term_10_reg_3050_pp1_iter1_reg;
reg   [31:0] term_10_reg_3050_pp1_iter2_reg;
reg   [31:0] term_10_reg_3050_pp1_iter3_reg;
reg   [31:0] term_11_reg_3055;
reg   [31:0] term_11_reg_3055_pp1_iter1_reg;
reg   [31:0] term_11_reg_3055_pp1_iter2_reg;
reg   [31:0] term_11_reg_3055_pp1_iter3_reg;
reg   [31:0] term_12_reg_3080;
reg   [31:0] term_12_reg_3080_pp1_iter1_reg;
reg   [31:0] term_12_reg_3080_pp1_iter2_reg;
reg   [31:0] term_12_reg_3080_pp1_iter3_reg;
reg   [31:0] term_13_reg_3085;
reg   [31:0] term_13_reg_3085_pp1_iter1_reg;
reg   [31:0] term_13_reg_3085_pp1_iter2_reg;
reg   [31:0] term_13_reg_3085_pp1_iter3_reg;
reg   [31:0] term_14_reg_3110;
reg   [31:0] term_14_reg_3110_pp1_iter1_reg;
reg   [31:0] term_14_reg_3110_pp1_iter2_reg;
reg   [31:0] term_14_reg_3110_pp1_iter3_reg;
reg   [31:0] term_14_reg_3110_pp1_iter4_reg;
reg   [31:0] term_15_reg_3115;
reg   [31:0] term_15_reg_3115_pp1_iter1_reg;
reg   [31:0] term_15_reg_3115_pp1_iter2_reg;
reg   [31:0] term_15_reg_3115_pp1_iter3_reg;
reg   [31:0] term_15_reg_3115_pp1_iter4_reg;
reg   [31:0] Abuf_load_27_reg_3120;
reg   [31:0] term_16_reg_3145;
reg   [31:0] term_16_reg_3145_pp1_iter1_reg;
reg   [31:0] term_16_reg_3145_pp1_iter2_reg;
reg   [31:0] term_16_reg_3145_pp1_iter3_reg;
reg   [31:0] term_16_reg_3145_pp1_iter4_reg;
reg   [31:0] term_17_reg_3150;
reg   [31:0] term_17_reg_3150_pp1_iter1_reg;
reg   [31:0] term_17_reg_3150_pp1_iter2_reg;
reg   [31:0] term_17_reg_3150_pp1_iter3_reg;
reg   [31:0] term_17_reg_3150_pp1_iter4_reg;
reg   [31:0] term_17_reg_3150_pp1_iter5_reg;
reg   [31:0] Bbuf_load_27_reg_3155;
reg   [31:0] Abuf_load_29_reg_3160;
reg   [31:0] term_18_reg_3185;
reg   [31:0] term_18_reg_3185_pp1_iter1_reg;
reg   [31:0] term_18_reg_3185_pp1_iter2_reg;
reg   [31:0] term_18_reg_3185_pp1_iter3_reg;
reg   [31:0] term_18_reg_3185_pp1_iter4_reg;
reg   [31:0] term_18_reg_3185_pp1_iter5_reg;
reg   [31:0] term_19_reg_3190;
reg   [31:0] term_19_reg_3190_pp1_iter1_reg;
reg   [31:0] term_19_reg_3190_pp1_iter2_reg;
reg   [31:0] term_19_reg_3190_pp1_iter3_reg;
reg   [31:0] term_19_reg_3190_pp1_iter4_reg;
reg   [31:0] term_19_reg_3190_pp1_iter5_reg;
reg   [31:0] Bbuf_load_29_reg_3195;
wire   [5:0] j_2_fu_2502_p2;
reg   [5:0] j_2_reg_3200;
reg   [31:0] Abuf_load_30_reg_3205;
reg   [31:0] Abuf_load_31_reg_3210;
reg   [31:0] term_20_reg_3215;
reg   [31:0] term_20_reg_3215_pp1_iter2_reg;
reg   [31:0] term_20_reg_3215_pp1_iter3_reg;
reg   [31:0] term_20_reg_3215_pp1_iter4_reg;
reg   [31:0] term_20_reg_3215_pp1_iter5_reg;
reg   [31:0] term_20_reg_3215_pp1_iter6_reg;
reg   [31:0] term_21_reg_3220;
reg   [31:0] term_21_reg_3220_pp1_iter2_reg;
reg   [31:0] term_21_reg_3220_pp1_iter3_reg;
reg   [31:0] term_21_reg_3220_pp1_iter4_reg;
reg   [31:0] term_21_reg_3220_pp1_iter5_reg;
reg   [31:0] term_21_reg_3220_pp1_iter6_reg;
reg   [31:0] term_21_reg_3220_pp1_iter7_reg;
reg   [31:0] Bbuf_load_30_reg_3225;
reg   [31:0] Bbuf_load_31_reg_3230;
reg   [31:0] term_22_reg_3235;
reg   [31:0] term_22_reg_3235_pp1_iter2_reg;
reg   [31:0] term_22_reg_3235_pp1_iter3_reg;
reg   [31:0] term_22_reg_3235_pp1_iter4_reg;
reg   [31:0] term_22_reg_3235_pp1_iter5_reg;
reg   [31:0] term_22_reg_3235_pp1_iter6_reg;
reg   [31:0] term_22_reg_3235_pp1_iter7_reg;
reg   [31:0] term_23_reg_3240;
reg   [31:0] term_23_reg_3240_pp1_iter2_reg;
reg   [31:0] term_23_reg_3240_pp1_iter3_reg;
reg   [31:0] term_23_reg_3240_pp1_iter4_reg;
reg   [31:0] term_23_reg_3240_pp1_iter5_reg;
reg   [31:0] term_23_reg_3240_pp1_iter6_reg;
reg   [31:0] term_23_reg_3240_pp1_iter7_reg;
reg   [31:0] term_24_reg_3245;
reg   [31:0] term_24_reg_3245_pp1_iter2_reg;
reg   [31:0] term_24_reg_3245_pp1_iter3_reg;
reg   [31:0] term_24_reg_3245_pp1_iter4_reg;
reg   [31:0] term_24_reg_3245_pp1_iter5_reg;
reg   [31:0] term_24_reg_3245_pp1_iter6_reg;
reg   [31:0] term_24_reg_3245_pp1_iter7_reg;
reg   [31:0] term_24_reg_3245_pp1_iter8_reg;
reg   [31:0] term_25_reg_3250;
reg   [31:0] term_25_reg_3250_pp1_iter2_reg;
reg   [31:0] term_25_reg_3250_pp1_iter3_reg;
reg   [31:0] term_25_reg_3250_pp1_iter4_reg;
reg   [31:0] term_25_reg_3250_pp1_iter5_reg;
reg   [31:0] term_25_reg_3250_pp1_iter6_reg;
reg   [31:0] term_25_reg_3250_pp1_iter7_reg;
reg   [31:0] term_25_reg_3250_pp1_iter8_reg;
reg   [31:0] term_26_reg_3255;
reg   [31:0] term_26_reg_3255_pp1_iter2_reg;
reg   [31:0] term_26_reg_3255_pp1_iter3_reg;
reg   [31:0] term_26_reg_3255_pp1_iter4_reg;
reg   [31:0] term_26_reg_3255_pp1_iter5_reg;
reg   [31:0] term_26_reg_3255_pp1_iter6_reg;
reg   [31:0] term_26_reg_3255_pp1_iter7_reg;
reg   [31:0] term_26_reg_3255_pp1_iter8_reg;
reg   [31:0] term_27_reg_3260;
reg   [31:0] term_27_reg_3260_pp1_iter2_reg;
reg   [31:0] term_27_reg_3260_pp1_iter3_reg;
reg   [31:0] term_27_reg_3260_pp1_iter4_reg;
reg   [31:0] term_27_reg_3260_pp1_iter5_reg;
reg   [31:0] term_27_reg_3260_pp1_iter6_reg;
reg   [31:0] term_27_reg_3260_pp1_iter7_reg;
reg   [31:0] term_27_reg_3260_pp1_iter8_reg;
reg   [31:0] term_28_reg_3265;
reg   [31:0] term_28_reg_3265_pp1_iter2_reg;
reg   [31:0] term_28_reg_3265_pp1_iter3_reg;
reg   [31:0] term_28_reg_3265_pp1_iter4_reg;
reg   [31:0] term_28_reg_3265_pp1_iter5_reg;
reg   [31:0] term_28_reg_3265_pp1_iter6_reg;
reg   [31:0] term_28_reg_3265_pp1_iter7_reg;
reg   [31:0] term_28_reg_3265_pp1_iter8_reg;
reg   [31:0] term_28_reg_3265_pp1_iter9_reg;
reg   [31:0] term_29_reg_3270;
reg   [31:0] term_29_reg_3270_pp1_iter2_reg;
reg   [31:0] term_29_reg_3270_pp1_iter3_reg;
reg   [31:0] term_29_reg_3270_pp1_iter4_reg;
reg   [31:0] term_29_reg_3270_pp1_iter5_reg;
reg   [31:0] term_29_reg_3270_pp1_iter6_reg;
reg   [31:0] term_29_reg_3270_pp1_iter7_reg;
reg   [31:0] term_29_reg_3270_pp1_iter8_reg;
reg   [31:0] term_29_reg_3270_pp1_iter9_reg;
reg   [31:0] term_30_reg_3275;
reg   [31:0] term_30_reg_3275_pp1_iter2_reg;
reg   [31:0] term_30_reg_3275_pp1_iter3_reg;
reg   [31:0] term_30_reg_3275_pp1_iter4_reg;
reg   [31:0] term_30_reg_3275_pp1_iter5_reg;
reg   [31:0] term_30_reg_3275_pp1_iter6_reg;
reg   [31:0] term_30_reg_3275_pp1_iter7_reg;
reg   [31:0] term_30_reg_3275_pp1_iter8_reg;
reg   [31:0] term_30_reg_3275_pp1_iter9_reg;
reg   [31:0] result_1_14_reg_3280;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_CS_fsm_state4;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
wire    ap_block_pp1_stage15_subdone;
reg    ap_block_pp1_stage6_subdone;
reg   [9:0] Abuf_address0;
reg    Abuf_ce0;
reg    Abuf_we0;
reg   [9:0] Abuf_address1;
reg    Abuf_ce1;
reg   [9:0] Bbuf_address0;
reg    Bbuf_ce0;
reg    Bbuf_we0;
reg   [9:0] Bbuf_address1;
reg    Bbuf_ce1;
reg   [5:0] ap_phi_mux_i_phi_fu_704_p4;
reg   [10:0] ap_phi_mux_indvar_flatten1_phi_fu_726_p4;
wire    ap_block_pp1_stage0;
reg   [5:0] ap_phi_mux_i1_phi_fu_737_p4;
reg   [5:0] ap_phi_mux_j2_phi_fu_748_p4;
wire   [31:0] tmp_4_cast_fu_1012_p1;
wire   [31:0] Abuf_load_mid2_fu_1942_p1;
wire   [31:0] Abuf_load_1_mid2_fu_1947_p3;
wire   [31:0] j2_cast1_fu_2204_p1;
wire   [31:0] tmp_130_fu_2209_p3;
wire    ap_block_pp1_stage1;
wire   [31:0] tmp_131_cast_fu_2230_p1;
wire   [31:0] tmp_133_cast_fu_2241_p1;
wire    ap_block_pp1_stage2;
wire   [31:0] tmp_132_fu_2246_p3;
wire   [31:0] tmp_135_cast_fu_2259_p1;
wire    ap_block_pp1_stage3;
wire   [31:0] tmp_134_fu_2267_p3;
wire   [31:0] tmp_137_cast_fu_2281_p1;
wire    ap_block_pp1_stage4;
wire   [31:0] tmp_136_fu_2286_p3;
wire   [31:0] tmp_139_cast_fu_2299_p1;
wire    ap_block_pp1_stage5;
wire   [31:0] tmp_138_fu_2304_p3;
wire   [31:0] tmp_141_cast_fu_2317_p1;
wire   [31:0] tmp_140_fu_2322_p3;
wire   [31:0] tmp_143_cast_fu_2333_p1;
wire    ap_block_pp1_stage7;
wire   [31:0] tmp_141_fu_2341_p3;
wire   [31:0] tmp_145_cast_fu_2355_p1;
wire    ap_block_pp1_stage8;
wire   [31:0] tmp_143_fu_2360_p3;
wire   [31:0] tmp_147_cast_fu_2373_p1;
wire    ap_block_pp1_stage9;
wire   [31:0] tmp_145_fu_2378_p3;
wire   [31:0] tmp_149_cast_fu_2391_p1;
wire    ap_block_pp1_stage10;
wire   [31:0] tmp_147_fu_2396_p3;
wire   [31:0] tmp_151_cast_fu_2409_p1;
wire    ap_block_pp1_stage11;
wire   [31:0] tmp_149_fu_2414_p3;
wire   [31:0] tmp_153_cast_fu_2427_p1;
wire    ap_block_pp1_stage12;
wire   [31:0] tmp_151_fu_2432_p3;
wire   [31:0] tmp_155_cast_fu_2443_p1;
wire    ap_block_pp1_stage13;
wire   [31:0] tmp_152_fu_2448_p3;
wire   [31:0] tmp_157_cast_fu_2459_p1;
wire    ap_block_pp1_stage14;
wire   [31:0] tmp_153_fu_2464_p3;
wire   [31:0] tmp_159_cast_fu_2475_p1;
wire    ap_block_pp1_stage15;
wire   [31:0] tmp_154_fu_2483_p3;
wire   [31:0] tmp_161_cast_fu_2497_p1;
reg    ap_block_pp1_stage6_01001;
reg   [31:0] grp_fu_755_p0;
reg   [31:0] grp_fu_755_p1;
reg   [31:0] grp_fu_760_p0;
reg   [31:0] grp_fu_760_p1;
reg   [31:0] grp_fu_764_p0;
reg   [31:0] grp_fu_764_p1;
reg   [31:0] grp_fu_768_p0;
reg   [31:0] grp_fu_768_p1;
wire   [0:0] exitcond_fu_964_p2;
wire   [5:0] i_1_fu_958_p2;
wire   [10:0] tmp_fu_992_p3;
wire   [11:0] j_cast3_cast_fu_1003_p1;
wire   [11:0] tmp_1_cast_fu_999_p1;
wire   [11:0] tmp_4_fu_1006_p2;
wire   [10:0] tmp_5_fu_1018_p3;
wire   [10:0] tmp_6_fu_1026_p2;
wire   [10:0] tmp_8_fu_1040_p2;
wire   [10:0] tmp_s_fu_1054_p2;
wire   [10:0] tmp_10_fu_1068_p2;
wire   [10:0] tmp_12_fu_1082_p2;
wire   [10:0] tmp_14_fu_1096_p2;
wire   [10:0] tmp_16_fu_1110_p2;
wire   [10:0] tmp_18_fu_1124_p2;
wire   [10:0] tmp_20_fu_1138_p2;
wire   [10:0] tmp_22_fu_1152_p2;
wire   [10:0] tmp_24_fu_1166_p2;
wire   [10:0] tmp_26_fu_1180_p2;
wire   [10:0] tmp_28_fu_1194_p2;
wire   [10:0] tmp_30_fu_1208_p2;
wire   [10:0] tmp_32_fu_1222_p2;
wire   [10:0] tmp_34_fu_1236_p2;
wire   [10:0] tmp_36_fu_1250_p2;
wire   [10:0] tmp_38_fu_1264_p2;
wire   [10:0] tmp_40_fu_1278_p2;
wire   [10:0] tmp_42_fu_1292_p2;
wire   [10:0] tmp_44_fu_1306_p2;
wire   [10:0] tmp_46_fu_1320_p2;
wire   [10:0] tmp_48_fu_1334_p2;
wire   [10:0] tmp_50_fu_1348_p2;
wire   [10:0] tmp_52_fu_1362_p2;
wire   [10:0] tmp_54_fu_1376_p2;
wire   [10:0] tmp_56_fu_1390_p2;
wire   [10:0] tmp_58_fu_1404_p2;
wire   [10:0] tmp_60_fu_1418_p2;
wire   [10:0] tmp_62_fu_1432_p2;
wire   [10:0] tmp_64_fu_1446_p2;
wire   [0:0] exitcond1_fu_1478_p2;
wire   [5:0] i_2_fu_1472_p2;
wire   [10:0] tmp_66_fu_1492_p3;
wire   [10:0] tmp_67_fu_1500_p2;
wire   [10:0] tmp_69_fu_1514_p2;
wire   [10:0] tmp_71_fu_1528_p2;
wire   [10:0] tmp_73_fu_1542_p2;
wire   [10:0] tmp_75_fu_1556_p2;
wire   [10:0] tmp_77_fu_1570_p2;
wire   [10:0] tmp_79_fu_1584_p2;
wire   [10:0] tmp_81_fu_1598_p2;
wire   [10:0] tmp_83_fu_1612_p2;
wire   [10:0] tmp_85_fu_1626_p2;
wire   [10:0] tmp_87_fu_1640_p2;
wire   [10:0] tmp_89_fu_1654_p2;
wire   [10:0] tmp_91_fu_1668_p2;
wire   [10:0] tmp_93_fu_1682_p2;
wire   [10:0] tmp_95_fu_1696_p2;
wire   [10:0] tmp_97_fu_1710_p2;
wire   [10:0] tmp_99_fu_1724_p2;
wire   [10:0] tmp_101_fu_1738_p2;
wire   [10:0] tmp_103_fu_1752_p2;
wire   [10:0] tmp_105_fu_1766_p2;
wire   [10:0] tmp_107_fu_1780_p2;
wire   [10:0] tmp_109_fu_1794_p2;
wire   [10:0] tmp_111_fu_1808_p2;
wire   [10:0] tmp_113_fu_1822_p2;
wire   [10:0] tmp_115_fu_1836_p2;
wire   [10:0] tmp_117_fu_1850_p2;
wire   [10:0] tmp_119_fu_1864_p2;
wire   [10:0] tmp_121_fu_1878_p2;
wire   [10:0] tmp_123_fu_1892_p2;
wire   [10:0] tmp_125_fu_1906_p2;
wire   [10:0] tmp_127_fu_1920_p2;
wire   [10:0] Abuf_load_mid2_v_fu_1934_p3;
wire   [31:0] tmp_68_fu_1506_p3;
wire   [31:0] tmp_7_fu_1032_p3;
wire   [31:0] tmp_70_fu_1520_p3;
wire   [31:0] tmp_9_fu_1046_p3;
wire   [31:0] tmp_72_fu_1534_p3;
wire   [31:0] tmp_1_fu_1060_p3;
wire   [31:0] tmp_74_fu_1548_p3;
wire   [31:0] tmp_11_fu_1074_p3;
wire   [31:0] tmp_76_fu_1562_p3;
wire   [31:0] tmp_13_fu_1088_p3;
wire   [31:0] tmp_78_fu_1576_p3;
wire   [31:0] tmp_15_fu_1102_p3;
wire   [31:0] tmp_80_fu_1590_p3;
wire   [31:0] tmp_17_fu_1116_p3;
wire   [31:0] tmp_82_fu_1604_p3;
wire   [31:0] tmp_19_fu_1130_p3;
wire   [31:0] tmp_84_fu_1618_p3;
wire   [31:0] tmp_21_fu_1144_p3;
wire   [31:0] tmp_86_fu_1632_p3;
wire   [31:0] tmp_23_fu_1158_p3;
wire   [31:0] tmp_88_fu_1646_p3;
wire   [31:0] tmp_25_fu_1172_p3;
wire   [31:0] tmp_90_fu_1660_p3;
wire   [31:0] tmp_27_fu_1186_p3;
wire   [31:0] tmp_92_fu_1674_p3;
wire   [31:0] tmp_29_fu_1200_p3;
wire   [31:0] tmp_94_fu_1688_p3;
wire   [31:0] tmp_31_fu_1214_p3;
wire   [31:0] tmp_96_fu_1702_p3;
wire   [31:0] tmp_33_fu_1228_p3;
wire   [31:0] tmp_98_fu_1716_p3;
wire   [31:0] tmp_35_fu_1242_p3;
wire   [31:0] tmp_100_fu_1730_p3;
wire   [31:0] tmp_37_fu_1256_p3;
wire   [31:0] tmp_102_fu_1744_p3;
wire   [31:0] tmp_39_fu_1270_p3;
wire   [31:0] tmp_104_fu_1758_p3;
wire   [31:0] tmp_41_fu_1284_p3;
wire   [31:0] tmp_106_fu_1772_p3;
wire   [31:0] tmp_43_fu_1298_p3;
wire   [31:0] tmp_108_fu_1786_p3;
wire   [31:0] tmp_45_fu_1312_p3;
wire   [31:0] tmp_110_fu_1800_p3;
wire   [31:0] tmp_47_fu_1326_p3;
wire   [31:0] tmp_112_fu_1814_p3;
wire   [31:0] tmp_49_fu_1340_p3;
wire   [31:0] tmp_114_fu_1828_p3;
wire   [31:0] tmp_51_fu_1354_p3;
wire   [31:0] tmp_116_fu_1842_p3;
wire   [31:0] tmp_53_fu_1368_p3;
wire   [31:0] tmp_118_fu_1856_p3;
wire   [31:0] tmp_55_fu_1382_p3;
wire   [31:0] tmp_120_fu_1870_p3;
wire   [31:0] tmp_57_fu_1396_p3;
wire   [31:0] tmp_122_fu_1884_p3;
wire   [31:0] tmp_59_fu_1410_p3;
wire   [31:0] tmp_124_fu_1898_p3;
wire   [31:0] tmp_61_fu_1424_p3;
wire   [31:0] tmp_126_fu_1912_p3;
wire   [31:0] tmp_63_fu_1438_p3;
wire   [31:0] tmp_128_fu_1926_p3;
wire   [31:0] tmp_65_fu_1452_p3;
wire   [6:0] j2_cast1_cast_fu_2221_p1;
wire   [6:0] tmp_129_fu_2224_p2;
wire   [7:0] tmp_131_fu_2235_p2;
wire   [8:0] tmp_135_fu_2275_p2;
wire  signed [8:0] tmp_143_cast1_fu_2330_p1;
wire   [9:0] tmp_142_fu_2349_p2;
wire   [9:0] tmp_144_fu_2368_p2;
wire   [9:0] tmp_146_fu_2386_p2;
wire   [9:0] tmp_148_fu_2404_p2;
wire   [9:0] tmp_150_fu_2422_p2;
wire  signed [9:0] tmp_155_cast1_fu_2440_p1;
wire  signed [9:0] tmp_157_cast1_fu_2456_p1;
wire  signed [9:0] tmp_159_cast1_fu_2472_p1;
wire   [10:0] j2_cast1_cast1_fu_2480_p1;
wire   [10:0] tmp_155_fu_2491_p2;
reg    grp_fu_755_ce;
reg    grp_fu_760_ce;
reg    grp_fu_764_ce;
reg    grp_fu_768_ce;
wire    ap_CS_fsm_state172;
reg   [19:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp1_stage4_subdone;
wire    ap_block_pp1_stage5_subdone;
wire    ap_block_pp1_stage7_subdone;
wire    ap_block_pp1_stage8_subdone;
wire    ap_block_pp1_stage9_subdone;
wire    ap_block_pp1_stage10_subdone;
wire    ap_block_pp1_stage11_subdone;
wire    ap_block_pp1_stage12_subdone;
wire    ap_block_pp1_stage13_subdone;
wire    ap_block_pp1_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

a1_mmult_Abuf #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Abuf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Abuf_address0),
    .ce0(Abuf_ce0),
    .we0(Abuf_we0),
    .d0(A_dout),
    .q0(Abuf_q0),
    .address1(Abuf_address1),
    .ce1(Abuf_ce1),
    .q1(Abuf_q1)
);

a1_mmult_Abuf #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Bbuf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Bbuf_address0),
    .ce0(Bbuf_ce0),
    .we0(Bbuf_we0),
    .d0(B_dout),
    .q0(Bbuf_q0),
    .address1(Bbuf_address1),
    .ce1(Bbuf_ce1),
    .q1(Bbuf_q1)
);

a1_mmult_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mmult_fadd_32ns_3bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_755_p0),
    .din1(grp_fu_755_p1),
    .ce(grp_fu_755_ce),
    .dout(grp_fu_755_p2)
);

a1_mmult_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mmult_fadd_32ns_3bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_760_p0),
    .din1(grp_fu_760_p1),
    .ce(grp_fu_760_ce),
    .dout(grp_fu_760_p2)
);

a1_mmult_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mmult_fmul_32ns_3cud_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_764_p0),
    .din1(grp_fu_764_p1),
    .ce(grp_fu_764_ce),
    .dout(grp_fu_764_p2)
);

a1_mmult_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mmult_fmul_32ns_3cud_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_768_p0),
    .din1(grp_fu_768_p1),
    .ce(grp_fu_768_ce),
    .dout(grp_fu_768_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone)))) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone))) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_subdone))) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i1_reg_733 <= 6'd0;
    end else if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        i1_reg_733 <= i1_mid2_reg_2725;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_700 <= i_cast4_mid2_v_reg_2521;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_700 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten1_reg_722 <= 11'd0;
    end else if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        indvar_flatten1_reg_722 <= indvar_flatten_next1_reg_2536;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_946_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_689 <= indvar_flatten_next_fu_952_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_689 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j2_reg_744 <= 6'd0;
    end else if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        j2_reg_744 <= j_2_reg_3200;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_946_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_711 <= j_1_fu_986_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_711 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        reg_772 <= Abuf_q1;
    end else if (((exitcond_flatten1_reg_2532 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        reg_772 <= Abuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        reg_785 <= Bbuf_q1;
    end else if (((exitcond_flatten1_reg_2532 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        reg_785 <= Bbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_797 <= Abuf_q0;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        reg_797 <= Abuf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_804 <= Abuf_q1;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        reg_804 <= Abuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_811 <= Bbuf_q0;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        reg_811 <= Bbuf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_818 <= Bbuf_q1;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        reg_818 <= Bbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_825 <= Abuf_q0;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        reg_825 <= Abuf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_832 <= Abuf_q1;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        reg_832 <= Abuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_839 <= Bbuf_q0;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        reg_839 <= Bbuf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_846 <= Bbuf_q1;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        reg_846 <= Bbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001)))) begin
        reg_853 <= Abuf_q0;
    end else if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_853 <= Abuf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_860 <= Abuf_q1;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001)))) begin
        reg_860 <= Abuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001)))) begin
        reg_867 <= Bbuf_q0;
    end else if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_867 <= Bbuf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_874 <= Bbuf_q1;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001)))) begin
        reg_874 <= Bbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_881 <= Abuf_q1;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        reg_881 <= Abuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        reg_888 <= Bbuf_q1;
    end else if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        reg_888 <= Bbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_fu_1460_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Abuf_load_10_mid2_reg_2615[10 : 5] <= Abuf_load_10_mid2_fu_2020_p3[10 : 5];
        Abuf_load_11_mid2_reg_2620[10 : 5] <= Abuf_load_11_mid2_fu_2028_p3[10 : 5];
        Abuf_load_12_mid2_reg_2625[10 : 5] <= Abuf_load_12_mid2_fu_2036_p3[10 : 5];
        Abuf_load_13_mid2_reg_2630[10 : 5] <= Abuf_load_13_mid2_fu_2044_p3[10 : 5];
        Abuf_load_14_mid2_reg_2635[10 : 5] <= Abuf_load_14_mid2_fu_2052_p3[10 : 5];
        Abuf_load_15_mid2_reg_2640[10 : 5] <= Abuf_load_15_mid2_fu_2060_p3[10 : 5];
        Abuf_load_16_mid2_reg_2645[10 : 5] <= Abuf_load_16_mid2_fu_2068_p3[10 : 5];
        Abuf_load_17_mid2_reg_2650[10 : 5] <= Abuf_load_17_mid2_fu_2076_p3[10 : 5];
        Abuf_load_18_mid2_reg_2655[10 : 5] <= Abuf_load_18_mid2_fu_2084_p3[10 : 5];
        Abuf_load_19_mid2_reg_2660[10 : 5] <= Abuf_load_19_mid2_fu_2092_p3[10 : 5];
        Abuf_load_20_mid2_reg_2665[10 : 5] <= Abuf_load_20_mid2_fu_2100_p3[10 : 5];
        Abuf_load_21_mid2_reg_2670[10 : 5] <= Abuf_load_21_mid2_fu_2108_p3[10 : 5];
        Abuf_load_22_mid2_reg_2675[10 : 5] <= Abuf_load_22_mid2_fu_2116_p3[10 : 5];
        Abuf_load_23_mid2_reg_2680[10 : 5] <= Abuf_load_23_mid2_fu_2124_p3[10 : 5];
        Abuf_load_24_mid2_reg_2685[10 : 5] <= Abuf_load_24_mid2_fu_2132_p3[10 : 5];
        Abuf_load_25_mid2_reg_2690[10 : 5] <= Abuf_load_25_mid2_fu_2140_p3[10 : 5];
        Abuf_load_26_mid2_reg_2695[10 : 5] <= Abuf_load_26_mid2_fu_2148_p3[10 : 5];
        Abuf_load_27_mid2_reg_2700[10 : 5] <= Abuf_load_27_mid2_fu_2156_p3[10 : 5];
        Abuf_load_28_mid2_reg_2705[10 : 5] <= Abuf_load_28_mid2_fu_2164_p3[10 : 5];
        Abuf_load_29_mid2_reg_2710[10 : 5] <= Abuf_load_29_mid2_fu_2172_p3[10 : 5];
        Abuf_load_2_mid2_reg_2575[10 : 5] <= Abuf_load_2_mid2_fu_1956_p3[10 : 5];
        Abuf_load_30_mid2_reg_2715[10 : 5] <= Abuf_load_30_mid2_fu_2180_p3[10 : 5];
        Abuf_load_31_mid2_reg_2720[10 : 5] <= Abuf_load_31_mid2_fu_2188_p3[10 : 5];
        Abuf_load_3_mid2_reg_2580[10 : 5] <= Abuf_load_3_mid2_fu_1964_p3[10 : 5];
        Abuf_load_4_mid2_reg_2585[10 : 5] <= Abuf_load_4_mid2_fu_1972_p3[10 : 5];
        Abuf_load_5_mid2_reg_2590[10 : 5] <= Abuf_load_5_mid2_fu_1980_p3[10 : 5];
        Abuf_load_6_mid2_reg_2595[10 : 5] <= Abuf_load_6_mid2_fu_1988_p3[10 : 5];
        Abuf_load_7_mid2_reg_2600[10 : 5] <= Abuf_load_7_mid2_fu_1996_p3[10 : 5];
        Abuf_load_8_mid2_reg_2605[10 : 5] <= Abuf_load_8_mid2_fu_2004_p3[10 : 5];
        Abuf_load_9_mid2_reg_2610[10 : 5] <= Abuf_load_9_mid2_fu_2012_p3[10 : 5];
        j2_mid2_reg_2541 <= j2_mid2_fu_1484_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Abuf_load_27_reg_3120 <= Abuf_q0;
        Bbuf_load_27_reg_3155 <= Bbuf_q0;
        term_16_reg_3145 <= grp_fu_764_p2;
        term_17_reg_3150 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Abuf_load_29_reg_3160 <= Abuf_q0;
        Bbuf_load_29_reg_3195 <= Bbuf_q0;
        j_2_reg_3200 <= j_2_fu_2502_p2;
        term_18_reg_3185 <= grp_fu_764_p2;
        term_19_reg_3190 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        Abuf_load_30_reg_3205 <= Abuf_q1;
        Abuf_load_31_reg_3210 <= Abuf_q0;
        Bbuf_load_30_reg_3225 <= Bbuf_q1;
        Bbuf_load_31_reg_3230 <= Bbuf_q0;
        term_20_reg_3215 <= grp_fu_764_p2;
        term_21_reg_3220 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten1_reg_2532 <= exitcond_flatten1_fu_1460_p2;
        exitcond_flatten1_reg_2532_pp1_iter10_reg <= exitcond_flatten1_reg_2532_pp1_iter9_reg;
        exitcond_flatten1_reg_2532_pp1_iter1_reg <= exitcond_flatten1_reg_2532;
        exitcond_flatten1_reg_2532_pp1_iter2_reg <= exitcond_flatten1_reg_2532_pp1_iter1_reg;
        exitcond_flatten1_reg_2532_pp1_iter3_reg <= exitcond_flatten1_reg_2532_pp1_iter2_reg;
        exitcond_flatten1_reg_2532_pp1_iter4_reg <= exitcond_flatten1_reg_2532_pp1_iter3_reg;
        exitcond_flatten1_reg_2532_pp1_iter5_reg <= exitcond_flatten1_reg_2532_pp1_iter4_reg;
        exitcond_flatten1_reg_2532_pp1_iter6_reg <= exitcond_flatten1_reg_2532_pp1_iter5_reg;
        exitcond_flatten1_reg_2532_pp1_iter7_reg <= exitcond_flatten1_reg_2532_pp1_iter6_reg;
        exitcond_flatten1_reg_2532_pp1_iter8_reg <= exitcond_flatten1_reg_2532_pp1_iter7_reg;
        exitcond_flatten1_reg_2532_pp1_iter9_reg <= exitcond_flatten1_reg_2532_pp1_iter8_reg;
        term_20_reg_3215_pp1_iter2_reg <= term_20_reg_3215;
        term_20_reg_3215_pp1_iter3_reg <= term_20_reg_3215_pp1_iter2_reg;
        term_20_reg_3215_pp1_iter4_reg <= term_20_reg_3215_pp1_iter3_reg;
        term_20_reg_3215_pp1_iter5_reg <= term_20_reg_3215_pp1_iter4_reg;
        term_20_reg_3215_pp1_iter6_reg <= term_20_reg_3215_pp1_iter5_reg;
        term_21_reg_3220_pp1_iter2_reg <= term_21_reg_3220;
        term_21_reg_3220_pp1_iter3_reg <= term_21_reg_3220_pp1_iter2_reg;
        term_21_reg_3220_pp1_iter4_reg <= term_21_reg_3220_pp1_iter3_reg;
        term_21_reg_3220_pp1_iter5_reg <= term_21_reg_3220_pp1_iter4_reg;
        term_21_reg_3220_pp1_iter6_reg <= term_21_reg_3220_pp1_iter5_reg;
        term_21_reg_3220_pp1_iter7_reg <= term_21_reg_3220_pp1_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_2507 <= exitcond_flatten_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_fu_1460_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        i1_mid2_reg_2725 <= i1_mid2_fu_2196_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_946_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_cast4_mid2_v_reg_2521 <= i_cast4_mid2_v_fu_978_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar_flatten_next1_reg_2536 <= indvar_flatten_next1_fu_1466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        j2_cast1_cast118_cas_1_reg_2801[5 : 0] <= j2_cast1_cast118_cas_1_fu_2264_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        j2_cast1_cast118_cas_reg_2750[5 : 0] <= j2_cast1_cast118_cas_fu_2218_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        j2_cast1_cast2_reg_2912[5 : 0] <= j2_cast1_cast2_fu_2338_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_946_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_mid2_reg_2516 <= j_mid2_fu_970_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        reg_779 <= Abuf_q1;
        reg_792 <= Bbuf_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        reg_895 <= grp_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage14_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((exitcond_flatten1_reg_2532_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((exitcond_flatten1_reg_2532_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001)))) begin
        reg_900 <= grp_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage8_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((exitcond_flatten1_reg_2532_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((exitcond_flatten1_reg_2532_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001)))) begin
        reg_905 <= grp_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage12_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((exitcond_flatten1_reg_2532_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((exitcond_flatten1_reg_2532_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        reg_910 <= grp_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((exitcond_flatten1_reg_2532_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((exitcond_flatten1_reg_2532_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage11_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11)))) begin
        reg_915 <= grp_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage15_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((exitcond_flatten1_reg_2532_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((exitcond_flatten1_reg_2532_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage10_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10)))) begin
        reg_920 <= grp_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage14_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((exitcond_flatten1_reg_2532_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((exitcond_flatten1_reg_2532_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001)))) begin
        reg_925 <= grp_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage8_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((exitcond_flatten1_reg_2532_pp1_iter8_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((exitcond_flatten1_reg_2532_pp1_iter7_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001)))) begin
        reg_930 <= grp_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter8_reg == 1'd0) & (1'b0 == ap_block_pp1_stage12_11001) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((exitcond_flatten1_reg_2532_pp1_iter8_reg == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((exitcond_flatten1_reg_2532_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        reg_935 <= grp_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten1_reg_2532_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((exitcond_flatten1_reg_2532_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((exitcond_flatten1_reg_2532_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter9 == 1'b1)) | ((exitcond_flatten1_reg_2532_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage11_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11)))) begin
        reg_940 <= grp_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001))) begin
        result_1_14_reg_3280 <= grp_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        term_10_reg_3050 <= grp_fu_764_p2;
        term_11_reg_3055 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11))) begin
        term_10_reg_3050_pp1_iter1_reg <= term_10_reg_3050;
        term_10_reg_3050_pp1_iter2_reg <= term_10_reg_3050_pp1_iter1_reg;
        term_10_reg_3050_pp1_iter3_reg <= term_10_reg_3050_pp1_iter2_reg;
        term_11_reg_3055_pp1_iter1_reg <= term_11_reg_3055;
        term_11_reg_3055_pp1_iter2_reg <= term_11_reg_3055_pp1_iter1_reg;
        term_11_reg_3055_pp1_iter3_reg <= term_11_reg_3055_pp1_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        term_12_reg_3080 <= grp_fu_764_p2;
        term_13_reg_3085 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12))) begin
        term_12_reg_3080_pp1_iter1_reg <= term_12_reg_3080;
        term_12_reg_3080_pp1_iter2_reg <= term_12_reg_3080_pp1_iter1_reg;
        term_12_reg_3080_pp1_iter3_reg <= term_12_reg_3080_pp1_iter2_reg;
        term_13_reg_3085_pp1_iter1_reg <= term_13_reg_3085;
        term_13_reg_3085_pp1_iter2_reg <= term_13_reg_3085_pp1_iter1_reg;
        term_13_reg_3085_pp1_iter3_reg <= term_13_reg_3085_pp1_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001))) begin
        term_14_reg_3110 <= grp_fu_764_p2;
        term_15_reg_3115 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001))) begin
        term_14_reg_3110_pp1_iter1_reg <= term_14_reg_3110;
        term_14_reg_3110_pp1_iter2_reg <= term_14_reg_3110_pp1_iter1_reg;
        term_14_reg_3110_pp1_iter3_reg <= term_14_reg_3110_pp1_iter2_reg;
        term_14_reg_3110_pp1_iter4_reg <= term_14_reg_3110_pp1_iter3_reg;
        term_15_reg_3115_pp1_iter1_reg <= term_15_reg_3115;
        term_15_reg_3115_pp1_iter2_reg <= term_15_reg_3115_pp1_iter1_reg;
        term_15_reg_3115_pp1_iter3_reg <= term_15_reg_3115_pp1_iter2_reg;
        term_15_reg_3115_pp1_iter4_reg <= term_15_reg_3115_pp1_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14))) begin
        term_16_reg_3145_pp1_iter1_reg <= term_16_reg_3145;
        term_16_reg_3145_pp1_iter2_reg <= term_16_reg_3145_pp1_iter1_reg;
        term_16_reg_3145_pp1_iter3_reg <= term_16_reg_3145_pp1_iter2_reg;
        term_16_reg_3145_pp1_iter4_reg <= term_16_reg_3145_pp1_iter3_reg;
        term_17_reg_3150_pp1_iter1_reg <= term_17_reg_3150;
        term_17_reg_3150_pp1_iter2_reg <= term_17_reg_3150_pp1_iter1_reg;
        term_17_reg_3150_pp1_iter3_reg <= term_17_reg_3150_pp1_iter2_reg;
        term_17_reg_3150_pp1_iter4_reg <= term_17_reg_3150_pp1_iter3_reg;
        term_17_reg_3150_pp1_iter5_reg <= term_17_reg_3150_pp1_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15))) begin
        term_18_reg_3185_pp1_iter1_reg <= term_18_reg_3185;
        term_18_reg_3185_pp1_iter2_reg <= term_18_reg_3185_pp1_iter1_reg;
        term_18_reg_3185_pp1_iter3_reg <= term_18_reg_3185_pp1_iter2_reg;
        term_18_reg_3185_pp1_iter4_reg <= term_18_reg_3185_pp1_iter3_reg;
        term_18_reg_3185_pp1_iter5_reg <= term_18_reg_3185_pp1_iter4_reg;
        term_19_reg_3190_pp1_iter1_reg <= term_19_reg_3190;
        term_19_reg_3190_pp1_iter2_reg <= term_19_reg_3190_pp1_iter1_reg;
        term_19_reg_3190_pp1_iter3_reg <= term_19_reg_3190_pp1_iter2_reg;
        term_19_reg_3190_pp1_iter4_reg <= term_19_reg_3190_pp1_iter3_reg;
        term_19_reg_3190_pp1_iter5_reg <= term_19_reg_3190_pp1_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        term_1_reg_2892 <= grp_fu_764_p2;
        term_2_reg_2897 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        term_22_reg_3235 <= grp_fu_764_p2;
        term_23_reg_3240 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        term_22_reg_3235_pp1_iter2_reg <= term_22_reg_3235;
        term_22_reg_3235_pp1_iter3_reg <= term_22_reg_3235_pp1_iter2_reg;
        term_22_reg_3235_pp1_iter4_reg <= term_22_reg_3235_pp1_iter3_reg;
        term_22_reg_3235_pp1_iter5_reg <= term_22_reg_3235_pp1_iter4_reg;
        term_22_reg_3235_pp1_iter6_reg <= term_22_reg_3235_pp1_iter5_reg;
        term_22_reg_3235_pp1_iter7_reg <= term_22_reg_3235_pp1_iter6_reg;
        term_23_reg_3240_pp1_iter2_reg <= term_23_reg_3240;
        term_23_reg_3240_pp1_iter3_reg <= term_23_reg_3240_pp1_iter2_reg;
        term_23_reg_3240_pp1_iter4_reg <= term_23_reg_3240_pp1_iter3_reg;
        term_23_reg_3240_pp1_iter5_reg <= term_23_reg_3240_pp1_iter4_reg;
        term_23_reg_3240_pp1_iter6_reg <= term_23_reg_3240_pp1_iter5_reg;
        term_23_reg_3240_pp1_iter7_reg <= term_23_reg_3240_pp1_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        term_24_reg_3245 <= grp_fu_764_p2;
        term_25_reg_3250 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        term_24_reg_3245_pp1_iter2_reg <= term_24_reg_3245;
        term_24_reg_3245_pp1_iter3_reg <= term_24_reg_3245_pp1_iter2_reg;
        term_24_reg_3245_pp1_iter4_reg <= term_24_reg_3245_pp1_iter3_reg;
        term_24_reg_3245_pp1_iter5_reg <= term_24_reg_3245_pp1_iter4_reg;
        term_24_reg_3245_pp1_iter6_reg <= term_24_reg_3245_pp1_iter5_reg;
        term_24_reg_3245_pp1_iter7_reg <= term_24_reg_3245_pp1_iter6_reg;
        term_24_reg_3245_pp1_iter8_reg <= term_24_reg_3245_pp1_iter7_reg;
        term_25_reg_3250_pp1_iter2_reg <= term_25_reg_3250;
        term_25_reg_3250_pp1_iter3_reg <= term_25_reg_3250_pp1_iter2_reg;
        term_25_reg_3250_pp1_iter4_reg <= term_25_reg_3250_pp1_iter3_reg;
        term_25_reg_3250_pp1_iter5_reg <= term_25_reg_3250_pp1_iter4_reg;
        term_25_reg_3250_pp1_iter6_reg <= term_25_reg_3250_pp1_iter5_reg;
        term_25_reg_3250_pp1_iter7_reg <= term_25_reg_3250_pp1_iter6_reg;
        term_25_reg_3250_pp1_iter8_reg <= term_25_reg_3250_pp1_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        term_26_reg_3255 <= grp_fu_764_p2;
        term_27_reg_3260 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        term_26_reg_3255_pp1_iter2_reg <= term_26_reg_3255;
        term_26_reg_3255_pp1_iter3_reg <= term_26_reg_3255_pp1_iter2_reg;
        term_26_reg_3255_pp1_iter4_reg <= term_26_reg_3255_pp1_iter3_reg;
        term_26_reg_3255_pp1_iter5_reg <= term_26_reg_3255_pp1_iter4_reg;
        term_26_reg_3255_pp1_iter6_reg <= term_26_reg_3255_pp1_iter5_reg;
        term_26_reg_3255_pp1_iter7_reg <= term_26_reg_3255_pp1_iter6_reg;
        term_26_reg_3255_pp1_iter8_reg <= term_26_reg_3255_pp1_iter7_reg;
        term_27_reg_3260_pp1_iter2_reg <= term_27_reg_3260;
        term_27_reg_3260_pp1_iter3_reg <= term_27_reg_3260_pp1_iter2_reg;
        term_27_reg_3260_pp1_iter4_reg <= term_27_reg_3260_pp1_iter3_reg;
        term_27_reg_3260_pp1_iter5_reg <= term_27_reg_3260_pp1_iter4_reg;
        term_27_reg_3260_pp1_iter6_reg <= term_27_reg_3260_pp1_iter5_reg;
        term_27_reg_3260_pp1_iter7_reg <= term_27_reg_3260_pp1_iter6_reg;
        term_27_reg_3260_pp1_iter8_reg <= term_27_reg_3260_pp1_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        term_28_reg_3265 <= grp_fu_764_p2;
        term_29_reg_3270 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        term_28_reg_3265_pp1_iter2_reg <= term_28_reg_3265;
        term_28_reg_3265_pp1_iter3_reg <= term_28_reg_3265_pp1_iter2_reg;
        term_28_reg_3265_pp1_iter4_reg <= term_28_reg_3265_pp1_iter3_reg;
        term_28_reg_3265_pp1_iter5_reg <= term_28_reg_3265_pp1_iter4_reg;
        term_28_reg_3265_pp1_iter6_reg <= term_28_reg_3265_pp1_iter5_reg;
        term_28_reg_3265_pp1_iter7_reg <= term_28_reg_3265_pp1_iter6_reg;
        term_28_reg_3265_pp1_iter8_reg <= term_28_reg_3265_pp1_iter7_reg;
        term_28_reg_3265_pp1_iter9_reg <= term_28_reg_3265_pp1_iter8_reg;
        term_29_reg_3270_pp1_iter2_reg <= term_29_reg_3270;
        term_29_reg_3270_pp1_iter3_reg <= term_29_reg_3270_pp1_iter2_reg;
        term_29_reg_3270_pp1_iter4_reg <= term_29_reg_3270_pp1_iter3_reg;
        term_29_reg_3270_pp1_iter5_reg <= term_29_reg_3270_pp1_iter4_reg;
        term_29_reg_3270_pp1_iter6_reg <= term_29_reg_3270_pp1_iter5_reg;
        term_29_reg_3270_pp1_iter7_reg <= term_29_reg_3270_pp1_iter6_reg;
        term_29_reg_3270_pp1_iter8_reg <= term_29_reg_3270_pp1_iter7_reg;
        term_29_reg_3270_pp1_iter9_reg <= term_29_reg_3270_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001))) begin
        term_30_reg_3275 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001))) begin
        term_30_reg_3275_pp1_iter2_reg <= term_30_reg_3275;
        term_30_reg_3275_pp1_iter3_reg <= term_30_reg_3275_pp1_iter2_reg;
        term_30_reg_3275_pp1_iter4_reg <= term_30_reg_3275_pp1_iter3_reg;
        term_30_reg_3275_pp1_iter5_reg <= term_30_reg_3275_pp1_iter4_reg;
        term_30_reg_3275_pp1_iter6_reg <= term_30_reg_3275_pp1_iter5_reg;
        term_30_reg_3275_pp1_iter7_reg <= term_30_reg_3275_pp1_iter6_reg;
        term_30_reg_3275_pp1_iter8_reg <= term_30_reg_3275_pp1_iter7_reg;
        term_30_reg_3275_pp1_iter9_reg <= term_30_reg_3275_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        term_3_reg_2930 <= grp_fu_764_p2;
        term_4_reg_2935 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        term_4_reg_2935_pp1_iter1_reg <= term_4_reg_2935;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        term_5_reg_2960 <= grp_fu_764_p2;
        term_6_reg_2965 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        term_5_reg_2960_pp1_iter1_reg <= term_5_reg_2960;
        term_6_reg_2965_pp1_iter1_reg <= term_6_reg_2965;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        term_7_reg_2990 <= grp_fu_764_p2;
        term_8_reg_2995 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        term_7_reg_2990_pp1_iter1_reg <= term_7_reg_2990;
        term_8_reg_2995_pp1_iter1_reg <= term_8_reg_2995;
        term_8_reg_2995_pp1_iter2_reg <= term_8_reg_2995_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        term_9_reg_3020 <= grp_fu_764_p2;
        term_s_reg_3025 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10))) begin
        term_9_reg_3020_pp1_iter1_reg <= term_9_reg_3020;
        term_9_reg_3020_pp1_iter2_reg <= term_9_reg_3020_pp1_iter1_reg;
        term_s_reg_3025_pp1_iter1_reg <= term_s_reg_3025;
        term_s_reg_3025_pp1_iter2_reg <= term_s_reg_3025_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001))) begin
        term_reg_2867 <= grp_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        tmp_133_reg_2780 <= tmp_133_fu_2254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        tmp_137_reg_2832 <= tmp_137_fu_2294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001))) begin
        tmp_139_reg_2857 <= tmp_139_fu_2312_p2;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_blk_n = A_empty_n;
    end else begin
        A_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_read = 1'b1;
    end else begin
        A_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15))) begin
        Abuf_address0 = Abuf_load_31_mid2_reg_2720;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14))) begin
        Abuf_address0 = Abuf_load_29_mid2_reg_2710;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13))) begin
        Abuf_address0 = Abuf_load_27_mid2_reg_2700;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12))) begin
        Abuf_address0 = Abuf_load_25_mid2_reg_2690;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11))) begin
        Abuf_address0 = Abuf_load_23_mid2_reg_2680;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10))) begin
        Abuf_address0 = Abuf_load_21_mid2_reg_2670;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9))) begin
        Abuf_address0 = Abuf_load_19_mid2_reg_2660;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8))) begin
        Abuf_address0 = Abuf_load_17_mid2_reg_2650;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7))) begin
        Abuf_address0 = Abuf_load_15_mid2_reg_2640;
    end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Abuf_address0 = Abuf_load_13_mid2_reg_2630;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5))) begin
        Abuf_address0 = Abuf_load_11_mid2_reg_2620;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        Abuf_address0 = Abuf_load_9_mid2_reg_2610;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        Abuf_address0 = Abuf_load_7_mid2_reg_2600;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        Abuf_address0 = Abuf_load_5_mid2_reg_2590;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Abuf_address0 = Abuf_load_3_mid2_reg_2580;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        Abuf_address0 = Abuf_load_mid2_fu_1942_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Abuf_address0 = tmp_4_cast_fu_1012_p1;
    end else begin
        Abuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15))) begin
            Abuf_address1 = Abuf_load_30_mid2_reg_2715;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14))) begin
            Abuf_address1 = Abuf_load_28_mid2_reg_2705;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13))) begin
            Abuf_address1 = Abuf_load_26_mid2_reg_2695;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12))) begin
            Abuf_address1 = Abuf_load_24_mid2_reg_2685;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11))) begin
            Abuf_address1 = Abuf_load_22_mid2_reg_2675;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10))) begin
            Abuf_address1 = Abuf_load_20_mid2_reg_2665;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9))) begin
            Abuf_address1 = Abuf_load_18_mid2_reg_2655;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage8) & (1'b0 == ap_block_pp1_stage8))) begin
            Abuf_address1 = Abuf_load_16_mid2_reg_2645;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7))) begin
            Abuf_address1 = Abuf_load_14_mid2_reg_2635;
        end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
            Abuf_address1 = Abuf_load_12_mid2_reg_2625;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
            Abuf_address1 = Abuf_load_10_mid2_reg_2615;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4))) begin
            Abuf_address1 = Abuf_load_8_mid2_reg_2605;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
            Abuf_address1 = Abuf_load_6_mid2_reg_2595;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            Abuf_address1 = Abuf_load_4_mid2_reg_2585;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            Abuf_address1 = Abuf_load_2_mid2_reg_2575;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
            Abuf_address1 = Abuf_load_1_mid2_fu_1947_p3;
        end else begin
            Abuf_address1 = 'bx;
        end
    end else begin
        Abuf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        Abuf_ce0 = 1'b1;
    end else begin
        Abuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        Abuf_ce1 = 1'b1;
    end else begin
        Abuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Abuf_we0 = 1'b1;
    end else begin
        Abuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_blk_n = B_empty_n;
    end else begin
        B_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_read = 1'b1;
    end else begin
        B_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15))) begin
        Bbuf_address0 = tmp_161_cast_fu_2497_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14))) begin
        Bbuf_address0 = tmp_159_cast_fu_2475_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13))) begin
        Bbuf_address0 = tmp_157_cast_fu_2459_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12))) begin
        Bbuf_address0 = tmp_155_cast_fu_2443_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11))) begin
        Bbuf_address0 = tmp_153_cast_fu_2427_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10))) begin
        Bbuf_address0 = tmp_151_cast_fu_2409_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9))) begin
        Bbuf_address0 = tmp_149_cast_fu_2391_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8))) begin
        Bbuf_address0 = tmp_147_cast_fu_2373_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7))) begin
        Bbuf_address0 = tmp_145_cast_fu_2355_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Bbuf_address0 = tmp_143_cast_fu_2333_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5))) begin
        Bbuf_address0 = tmp_141_cast_fu_2317_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        Bbuf_address0 = tmp_139_cast_fu_2299_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        Bbuf_address0 = tmp_137_cast_fu_2281_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        Bbuf_address0 = tmp_135_cast_fu_2259_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Bbuf_address0 = tmp_133_cast_fu_2241_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        Bbuf_address0 = j2_cast1_fu_2204_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Bbuf_address0 = tmp_4_cast_fu_1012_p1;
    end else begin
        Bbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15))) begin
            Bbuf_address1 = tmp_154_fu_2483_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14))) begin
            Bbuf_address1 = tmp_153_fu_2464_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13))) begin
            Bbuf_address1 = tmp_152_fu_2448_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12))) begin
            Bbuf_address1 = tmp_151_fu_2432_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11))) begin
            Bbuf_address1 = tmp_149_fu_2414_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10))) begin
            Bbuf_address1 = tmp_147_fu_2396_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9))) begin
            Bbuf_address1 = tmp_145_fu_2378_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage8) & (1'b0 == ap_block_pp1_stage8))) begin
            Bbuf_address1 = tmp_143_fu_2360_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7))) begin
            Bbuf_address1 = tmp_141_fu_2341_p3;
        end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
            Bbuf_address1 = tmp_140_fu_2322_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
            Bbuf_address1 = tmp_138_fu_2304_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4))) begin
            Bbuf_address1 = tmp_136_fu_2286_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
            Bbuf_address1 = tmp_134_fu_2267_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            Bbuf_address1 = tmp_132_fu_2246_p3;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            Bbuf_address1 = tmp_131_cast_fu_2230_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
            Bbuf_address1 = tmp_130_fu_2209_p3;
        end else begin
            Bbuf_address1 = 'bx;
        end
    end else begin
        Bbuf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        Bbuf_ce0 = 1'b1;
    end else begin
        Bbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        Bbuf_ce1 = 1'b1;
    end else begin
        Bbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Bbuf_we0 = 1'b1;
    end else begin
        Bbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage6) & (exitcond_flatten1_reg_2532_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        C_blk_n = C_full_n;
    end else begin
        C_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_flatten1_reg_2532_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        C_write = 1'b1;
    end else begin
        C_write = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_946_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten1_fu_1460_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state172)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_i1_phi_fu_737_p4 = i1_mid2_reg_2725;
    end else begin
        ap_phi_mux_i1_phi_fu_737_p4 = i1_reg_733;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_704_p4 = i_cast4_mid2_v_reg_2521;
    end else begin
        ap_phi_mux_i_phi_fu_704_p4 = i_reg_700;
    end
end

always @ (*) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten1_phi_fu_726_p4 = indvar_flatten_next1_reg_2536;
    end else begin
        ap_phi_mux_indvar_flatten1_phi_fu_726_p4 = indvar_flatten1_reg_722;
    end
end

always @ (*) begin
    if (((exitcond_flatten1_reg_2532 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_j2_phi_fu_748_p4 = j_2_reg_3200;
    end else begin
        ap_phi_mux_j2_phi_fu_748_p4 = j2_reg_744;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state172)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        grp_fu_755_ce = 1'b1;
    end else begin
        grp_fu_755_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        grp_fu_755_p0 = reg_915;
    end else if ((((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage8) & (1'b0 == ap_block_pp1_stage8)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13)))) begin
        grp_fu_755_p0 = reg_910;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14)) | ((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9)))) begin
        grp_fu_755_p0 = reg_905;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10)))) begin
        grp_fu_755_p0 = reg_900;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11)))) begin
        grp_fu_755_p0 = reg_895;
    end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_755_p0 = term_reg_2867;
    end else begin
        grp_fu_755_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_755_p1 = term_14_reg_3110_pp1_iter4_reg;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12))) begin
        grp_fu_755_p1 = term_13_reg_3085_pp1_iter3_reg;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7))) begin
        grp_fu_755_p1 = term_12_reg_3080_pp1_iter3_reg;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        grp_fu_755_p1 = term_11_reg_3055_pp1_iter3_reg;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13))) begin
        grp_fu_755_p1 = term_10_reg_3050_pp1_iter3_reg;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage8) & (1'b0 == ap_block_pp1_stage8))) begin
        grp_fu_755_p1 = term_s_reg_3025_pp1_iter2_reg;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
        grp_fu_755_p1 = term_9_reg_3020_pp1_iter2_reg;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14))) begin
        grp_fu_755_p1 = term_8_reg_2995_pp1_iter2_reg;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9))) begin
        grp_fu_755_p1 = term_7_reg_2990_pp1_iter1_reg;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4))) begin
        grp_fu_755_p1 = term_6_reg_2965_pp1_iter1_reg;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15))) begin
        grp_fu_755_p1 = term_5_reg_2960_pp1_iter1_reg;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10))) begin
        grp_fu_755_p1 = term_4_reg_2935_pp1_iter1_reg;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        grp_fu_755_p1 = term_3_reg_2930;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_755_p1 = term_2_reg_2897;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11))) begin
        grp_fu_755_p1 = term_1_reg_2892;
    end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_755_p1 = 32'd0;
    end else begin
        grp_fu_755_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        grp_fu_760_ce = 1'b1;
    end else begin
        grp_fu_760_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)))) begin
        grp_fu_760_p0 = reg_940;
    end else if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage8) & (1'b0 == ap_block_pp1_stage8)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13)))) begin
        grp_fu_760_p0 = reg_935;
    end else if ((((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9)))) begin
        grp_fu_760_p0 = reg_930;
    end else if ((((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10)))) begin
        grp_fu_760_p0 = reg_925;
    end else if ((((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)))) begin
        grp_fu_760_p0 = reg_920;
    end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_760_p0 = result_1_14_reg_3280;
    end else begin
        grp_fu_760_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_760_p1 = term_30_reg_3275_pp1_iter9_reg;
    end else if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12))) begin
        grp_fu_760_p1 = term_29_reg_3270_pp1_iter9_reg;
    end else if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7))) begin
        grp_fu_760_p1 = term_28_reg_3265_pp1_iter9_reg;
    end else if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        grp_fu_760_p1 = term_27_reg_3260_pp1_iter8_reg;
    end else if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13))) begin
        grp_fu_760_p1 = term_26_reg_3255_pp1_iter8_reg;
    end else if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage8) & (1'b0 == ap_block_pp1_stage8))) begin
        grp_fu_760_p1 = term_25_reg_3250_pp1_iter8_reg;
    end else if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
        grp_fu_760_p1 = term_24_reg_3245_pp1_iter8_reg;
    end else if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14))) begin
        grp_fu_760_p1 = term_23_reg_3240_pp1_iter7_reg;
    end else if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9))) begin
        grp_fu_760_p1 = term_22_reg_3235_pp1_iter7_reg;
    end else if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4))) begin
        grp_fu_760_p1 = term_21_reg_3220_pp1_iter7_reg;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15))) begin
        grp_fu_760_p1 = term_20_reg_3215_pp1_iter6_reg;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10))) begin
        grp_fu_760_p1 = term_19_reg_3190_pp1_iter5_reg;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        grp_fu_760_p1 = term_18_reg_3185_pp1_iter5_reg;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_760_p1 = term_17_reg_3150_pp1_iter5_reg;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11))) begin
        grp_fu_760_p1 = term_16_reg_3145_pp1_iter4_reg;
    end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_760_p1 = term_15_reg_3115_pp1_iter4_reg;
    end else begin
        grp_fu_760_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        grp_fu_764_ce = 1'b1;
    end else begin
        grp_fu_764_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_764_p0 = Abuf_load_29_reg_3160;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_764_p0 = Abuf_load_27_reg_3120;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15)) | ((1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10)))) begin
        grp_fu_764_p0 = reg_853;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9))) begin
        grp_fu_764_p0 = reg_825;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8))) begin
        grp_fu_764_p0 = reg_797;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7)))) begin
        grp_fu_764_p0 = reg_881;
    end else if ((((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11)))) begin
        grp_fu_764_p0 = reg_860;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5)))) begin
        grp_fu_764_p0 = reg_832;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13)))) begin
        grp_fu_764_p0 = reg_804;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        grp_fu_764_p0 = reg_779;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        grp_fu_764_p0 = reg_772;
    end else begin
        grp_fu_764_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_764_p1 = Bbuf_load_29_reg_3195;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_764_p1 = Bbuf_load_27_reg_3155;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15)) | ((1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10)))) begin
        grp_fu_764_p1 = reg_867;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9))) begin
        grp_fu_764_p1 = reg_839;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7)))) begin
        grp_fu_764_p1 = reg_888;
    end else if ((((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11)))) begin
        grp_fu_764_p1 = reg_874;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5)))) begin
        grp_fu_764_p1 = reg_846;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13)))) begin
        grp_fu_764_p1 = reg_818;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8)) | ((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)))) begin
        grp_fu_764_p1 = reg_811;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        grp_fu_764_p1 = reg_785;
    end else begin
        grp_fu_764_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        grp_fu_768_ce = 1'b1;
    end else begin
        grp_fu_768_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        grp_fu_768_p0 = Abuf_load_31_reg_3210;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_768_p0 = Abuf_load_30_reg_3205;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_768_p0 = reg_881;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15))) begin
        grp_fu_768_p0 = reg_860;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9))) begin
        grp_fu_768_p0 = reg_832;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8))) begin
        grp_fu_768_p0 = reg_804;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7)) | ((1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11)))) begin
        grp_fu_768_p0 = reg_779;
    end else if ((((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14)) | ((1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10)))) begin
        grp_fu_768_p0 = reg_772;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5))) begin
        grp_fu_768_p0 = reg_853;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13)))) begin
        grp_fu_768_p0 = reg_825;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12)) | ((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)))) begin
        grp_fu_768_p0 = reg_797;
    end else begin
        grp_fu_768_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        grp_fu_768_p1 = Bbuf_load_31_reg_3230;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_768_p1 = Bbuf_load_30_reg_3225;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_768_p1 = reg_888;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage15) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15))) begin
        grp_fu_768_p1 = reg_874;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage12) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12))) begin
        grp_fu_768_p1 = reg_811;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage9) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9))) begin
        grp_fu_768_p1 = reg_846;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8))) begin
        grp_fu_768_p1 = reg_818;
    end else if ((((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage14) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14)) | ((1'b1 == ap_CS_fsm_pp1_stage10) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10)))) begin
        grp_fu_768_p1 = reg_785;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5))) begin
        grp_fu_768_p1 = reg_867;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4)) | ((1'b1 == ap_CS_fsm_pp1_stage13) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13)))) begin
        grp_fu_768_p1 = reg_839;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7)) | ((1'b1 == ap_CS_fsm_pp1_stage11) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11)))) begin
        grp_fu_768_p1 = reg_792;
    end else begin
        grp_fu_768_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((exitcond_flatten_fu_946_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((exitcond_flatten_fu_946_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((exitcond_flatten1_fu_1460_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((exitcond_flatten1_fu_1460_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state172;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((~((ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_subdone)) & (1'b0 == ap_block_pp1_stage6_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else if (((ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state172;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_pp1_stage8 : begin
            if ((1'b0 == ap_block_pp1_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage8;
            end
        end
        ap_ST_fsm_pp1_stage9 : begin
            if ((1'b0 == ap_block_pp1_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage9;
            end
        end
        ap_ST_fsm_pp1_stage10 : begin
            if ((1'b0 == ap_block_pp1_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage10;
            end
        end
        ap_ST_fsm_pp1_stage11 : begin
            if ((1'b0 == ap_block_pp1_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage11;
            end
        end
        ap_ST_fsm_pp1_stage12 : begin
            if ((1'b0 == ap_block_pp1_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage12;
            end
        end
        ap_ST_fsm_pp1_stage13 : begin
            if ((1'b0 == ap_block_pp1_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage13;
            end
        end
        ap_ST_fsm_pp1_stage14 : begin
            if ((1'b0 == ap_block_pp1_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage14;
            end
        end
        ap_ST_fsm_pp1_stage15 : begin
            if ((1'b0 == ap_block_pp1_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage15;
            end
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Abuf_load_10_mid2_fu_2020_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_86_fu_1632_p3 : tmp_23_fu_1158_p3);

assign Abuf_load_11_mid2_fu_2028_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_88_fu_1646_p3 : tmp_25_fu_1172_p3);

assign Abuf_load_12_mid2_fu_2036_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_90_fu_1660_p3 : tmp_27_fu_1186_p3);

assign Abuf_load_13_mid2_fu_2044_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_92_fu_1674_p3 : tmp_29_fu_1200_p3);

assign Abuf_load_14_mid2_fu_2052_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_94_fu_1688_p3 : tmp_31_fu_1214_p3);

assign Abuf_load_15_mid2_fu_2060_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_96_fu_1702_p3 : tmp_33_fu_1228_p3);

assign Abuf_load_16_mid2_fu_2068_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_98_fu_1716_p3 : tmp_35_fu_1242_p3);

assign Abuf_load_17_mid2_fu_2076_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_100_fu_1730_p3 : tmp_37_fu_1256_p3);

assign Abuf_load_18_mid2_fu_2084_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_102_fu_1744_p3 : tmp_39_fu_1270_p3);

assign Abuf_load_19_mid2_fu_2092_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_104_fu_1758_p3 : tmp_41_fu_1284_p3);

assign Abuf_load_1_mid2_fu_1947_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_68_fu_1506_p3 : tmp_7_fu_1032_p3);

assign Abuf_load_20_mid2_fu_2100_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_106_fu_1772_p3 : tmp_43_fu_1298_p3);

assign Abuf_load_21_mid2_fu_2108_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_108_fu_1786_p3 : tmp_45_fu_1312_p3);

assign Abuf_load_22_mid2_fu_2116_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_110_fu_1800_p3 : tmp_47_fu_1326_p3);

assign Abuf_load_23_mid2_fu_2124_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_112_fu_1814_p3 : tmp_49_fu_1340_p3);

assign Abuf_load_24_mid2_fu_2132_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_114_fu_1828_p3 : tmp_51_fu_1354_p3);

assign Abuf_load_25_mid2_fu_2140_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_116_fu_1842_p3 : tmp_53_fu_1368_p3);

assign Abuf_load_26_mid2_fu_2148_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_118_fu_1856_p3 : tmp_55_fu_1382_p3);

assign Abuf_load_27_mid2_fu_2156_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_120_fu_1870_p3 : tmp_57_fu_1396_p3);

assign Abuf_load_28_mid2_fu_2164_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_122_fu_1884_p3 : tmp_59_fu_1410_p3);

assign Abuf_load_29_mid2_fu_2172_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_124_fu_1898_p3 : tmp_61_fu_1424_p3);

assign Abuf_load_2_mid2_fu_1956_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_70_fu_1520_p3 : tmp_9_fu_1046_p3);

assign Abuf_load_30_mid2_fu_2180_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_126_fu_1912_p3 : tmp_63_fu_1438_p3);

assign Abuf_load_31_mid2_fu_2188_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_128_fu_1926_p3 : tmp_65_fu_1452_p3);

assign Abuf_load_3_mid2_fu_1964_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_72_fu_1534_p3 : tmp_1_fu_1060_p3);

assign Abuf_load_4_mid2_fu_1972_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_74_fu_1548_p3 : tmp_11_fu_1074_p3);

assign Abuf_load_5_mid2_fu_1980_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_76_fu_1562_p3 : tmp_13_fu_1088_p3);

assign Abuf_load_6_mid2_fu_1988_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_78_fu_1576_p3 : tmp_15_fu_1102_p3);

assign Abuf_load_7_mid2_fu_1996_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_80_fu_1590_p3 : tmp_17_fu_1116_p3);

assign Abuf_load_8_mid2_fu_2004_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_82_fu_1604_p3 : tmp_19_fu_1130_p3);

assign Abuf_load_9_mid2_fu_2012_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_84_fu_1618_p3 : tmp_21_fu_1144_p3);

assign Abuf_load_mid2_fu_1942_p1 = Abuf_load_mid2_v_fu_1934_p3;

assign Abuf_load_mid2_v_fu_1934_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? tmp_66_fu_1492_p3 : tmp_5_fu_1018_p3);

assign C_din = reg_940;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage10 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage11 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp1_stage12 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp1_stage13 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage14 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp1_stage15 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage8 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage9 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state172 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == B_empty_n)) | ((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == A_empty_n))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == B_empty_n)) | ((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == A_empty_n))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_01001 = ((exitcond_flatten1_reg_2532_pp1_iter10_reg == 1'd0) & (1'b0 == C_full_n) & (ap_enable_reg_pp1_iter10 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage6_11001 = ((exitcond_flatten1_reg_2532_pp1_iter10_reg == 1'd0) & (1'b0 == C_full_n) & (ap_enable_reg_pp1_iter10 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage6_subdone = ((exitcond_flatten1_reg_2532_pp1_iter10_reg == 1'd0) & (1'b0 == C_full_n) & (ap_enable_reg_pp1_iter10 == 1'b1));
end

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp1_stage15_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp1_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp1_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp1_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp1_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp1_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp1_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp1_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp1_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp1_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp1_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp1_stage12_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp1_stage13_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp1_stage14_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp1_stage15_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp1_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp1_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp1_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp1_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp1_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp1_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp1_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp1_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp1_stage9_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp1_stage10_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp1_stage11_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp1_stage12_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp1_stage13_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp1_stage14_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp1_stage15_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp1_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp1_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp1_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp1_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp1_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp1_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp1_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp1_stage8_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp1_stage9_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp1_stage10_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp1_stage11_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp1_stage12_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp1_stage13_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp1_stage14_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp1_stage15_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp1_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp1_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp1_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp1_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp1_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp1_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp1_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp1_stage8_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp1_stage9_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp1_stage10_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp1_stage11_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp1_stage12_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp1_stage13_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp1_stage14_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp1_stage15_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp1_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp1_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp1_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp1_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp1_stage5_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state171_pp1_stage6_iter10 = ((exitcond_flatten1_reg_2532_pp1_iter10_reg == 1'd0) & (1'b0 == C_full_n));
end

assign ap_block_state17_pp1_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage2_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == B_empty_n)) | ((exitcond_flatten_reg_2507 == 1'd0) & (1'b0 == A_empty_n)));
end

assign ap_block_state40_pp1_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp1_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp1_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp1_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp1_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp1_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp1_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp1_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp1_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp1_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp1_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp1_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp1_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp1_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp1_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp1_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp1_stage13_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp1_stage14_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_1478_p2 = ((ap_phi_mux_j2_phi_fu_748_p4 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond_flatten1_fu_1460_p2 = ((ap_phi_mux_indvar_flatten1_phi_fu_726_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_946_p2 = ((indvar_flatten_reg_689 == 11'd1024) ? 1'b1 : 1'b0);

assign exitcond_fu_964_p2 = ((j_reg_711 == 6'd32) ? 1'b1 : 1'b0);

assign i1_mid2_fu_2196_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? i_2_fu_1472_p2 : ap_phi_mux_i1_phi_fu_737_p4);

assign i_1_fu_958_p2 = (ap_phi_mux_i_phi_fu_704_p4 + 6'd1);

assign i_2_fu_1472_p2 = (ap_phi_mux_i1_phi_fu_737_p4 + 6'd1);

assign i_cast4_mid2_v_fu_978_p3 = ((exitcond_fu_964_p2[0:0] === 1'b1) ? i_1_fu_958_p2 : ap_phi_mux_i_phi_fu_704_p4);

assign indvar_flatten_next1_fu_1466_p2 = (ap_phi_mux_indvar_flatten1_phi_fu_726_p4 + 11'd1);

assign indvar_flatten_next_fu_952_p2 = (indvar_flatten_reg_689 + 11'd1);

assign j2_cast1_cast118_cas_1_fu_2264_p1 = j2_mid2_reg_2541;

assign j2_cast1_cast118_cas_fu_2218_p1 = j2_mid2_reg_2541;

assign j2_cast1_cast1_fu_2480_p1 = j2_mid2_reg_2541;

assign j2_cast1_cast2_fu_2338_p1 = j2_mid2_reg_2541;

assign j2_cast1_cast_fu_2221_p1 = j2_mid2_reg_2541;

assign j2_cast1_fu_2204_p1 = j2_mid2_fu_1484_p3;

assign j2_mid2_fu_1484_p3 = ((exitcond1_fu_1478_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_j2_phi_fu_748_p4);

assign j_1_fu_986_p2 = (j_mid2_fu_970_p3 + 6'd1);

assign j_2_fu_2502_p2 = (j2_mid2_reg_2541 + 6'd1);

assign j_cast3_cast_fu_1003_p1 = j_mid2_reg_2516;

assign j_mid2_fu_970_p3 = ((exitcond_fu_964_p2[0:0] === 1'b1) ? 6'd0 : j_reg_711);

assign tmp_100_fu_1730_p3 = {{21'd0}, {tmp_99_fu_1724_p2}};

assign tmp_101_fu_1738_p2 = (tmp_66_fu_1492_p3 | 11'd18);

assign tmp_102_fu_1744_p3 = {{21'd0}, {tmp_101_fu_1738_p2}};

assign tmp_103_fu_1752_p2 = (tmp_66_fu_1492_p3 | 11'd19);

assign tmp_104_fu_1758_p3 = {{21'd0}, {tmp_103_fu_1752_p2}};

assign tmp_105_fu_1766_p2 = (tmp_66_fu_1492_p3 | 11'd20);

assign tmp_106_fu_1772_p3 = {{21'd0}, {tmp_105_fu_1766_p2}};

assign tmp_107_fu_1780_p2 = (tmp_66_fu_1492_p3 | 11'd21);

assign tmp_108_fu_1786_p3 = {{21'd0}, {tmp_107_fu_1780_p2}};

assign tmp_109_fu_1794_p2 = (tmp_66_fu_1492_p3 | 11'd22);

assign tmp_10_fu_1068_p2 = (tmp_5_fu_1018_p3 | 11'd4);

assign tmp_110_fu_1800_p3 = {{21'd0}, {tmp_109_fu_1794_p2}};

assign tmp_111_fu_1808_p2 = (tmp_66_fu_1492_p3 | 11'd23);

assign tmp_112_fu_1814_p3 = {{21'd0}, {tmp_111_fu_1808_p2}};

assign tmp_113_fu_1822_p2 = (tmp_66_fu_1492_p3 | 11'd24);

assign tmp_114_fu_1828_p3 = {{21'd0}, {tmp_113_fu_1822_p2}};

assign tmp_115_fu_1836_p2 = (tmp_66_fu_1492_p3 | 11'd25);

assign tmp_116_fu_1842_p3 = {{21'd0}, {tmp_115_fu_1836_p2}};

assign tmp_117_fu_1850_p2 = (tmp_66_fu_1492_p3 | 11'd26);

assign tmp_118_fu_1856_p3 = {{21'd0}, {tmp_117_fu_1850_p2}};

assign tmp_119_fu_1864_p2 = (tmp_66_fu_1492_p3 | 11'd27);

assign tmp_11_fu_1074_p3 = {{21'd0}, {tmp_10_fu_1068_p2}};

assign tmp_120_fu_1870_p3 = {{21'd0}, {tmp_119_fu_1864_p2}};

assign tmp_121_fu_1878_p2 = (tmp_66_fu_1492_p3 | 11'd28);

assign tmp_122_fu_1884_p3 = {{21'd0}, {tmp_121_fu_1878_p2}};

assign tmp_123_fu_1892_p2 = (tmp_66_fu_1492_p3 | 11'd29);

assign tmp_124_fu_1898_p3 = {{21'd0}, {tmp_123_fu_1892_p2}};

assign tmp_125_fu_1906_p2 = (tmp_66_fu_1492_p3 | 11'd30);

assign tmp_126_fu_1912_p3 = {{21'd0}, {tmp_125_fu_1906_p2}};

assign tmp_127_fu_1920_p2 = (tmp_66_fu_1492_p3 | 11'd31);

assign tmp_128_fu_1926_p3 = {{21'd0}, {tmp_127_fu_1920_p2}};

assign tmp_129_fu_2224_p2 = (j2_cast1_cast_fu_2221_p1 + 7'd32);

assign tmp_12_fu_1082_p2 = (tmp_5_fu_1018_p3 | 11'd5);

assign tmp_130_fu_2209_p3 = {{26'd1}, {j2_mid2_fu_1484_p3}};

assign tmp_131_cast_fu_2230_p1 = tmp_129_fu_2224_p2;

assign tmp_131_fu_2235_p2 = (j2_cast1_cast118_cas_fu_2218_p1 + 8'd96);

assign tmp_132_fu_2246_p3 = {{26'd2}, {j2_mid2_reg_2541}};

assign tmp_133_cast_fu_2241_p1 = tmp_131_fu_2235_p2;

assign tmp_133_fu_2254_p2 = ($signed(j2_cast1_cast118_cas_reg_2750) + $signed(8'd160));

assign tmp_134_fu_2267_p3 = {{26'd3}, {j2_mid2_reg_2541}};

assign tmp_135_cast_fu_2259_p1 = $unsigned(tmp_133_fu_2254_p2);

assign tmp_135_fu_2275_p2 = (j2_cast1_cast118_cas_1_fu_2264_p1 + 9'd224);

assign tmp_136_fu_2286_p3 = {{26'd4}, {j2_mid2_reg_2541}};

assign tmp_137_cast_fu_2281_p1 = tmp_135_fu_2275_p2;

assign tmp_137_fu_2294_p2 = ($signed(j2_cast1_cast118_cas_1_reg_2801) + $signed(9'd288));

assign tmp_138_fu_2304_p3 = {{26'd5}, {j2_mid2_reg_2541}};

assign tmp_139_cast_fu_2299_p1 = $unsigned(tmp_137_fu_2294_p2);

assign tmp_139_fu_2312_p2 = ($signed(j2_cast1_cast118_cas_1_reg_2801) + $signed(9'd352));

assign tmp_13_fu_1088_p3 = {{21'd0}, {tmp_12_fu_1082_p2}};

assign tmp_140_fu_2322_p3 = {{26'd6}, {j2_mid2_reg_2541}};

assign tmp_141_cast_fu_2317_p1 = $unsigned(tmp_139_fu_2312_p2);

assign tmp_141_fu_2341_p3 = {{26'd7}, {j2_mid2_reg_2541}};

assign tmp_142_fu_2349_p2 = (j2_cast1_cast2_fu_2338_p1 + 10'd480);

assign tmp_143_cast1_fu_2330_p1 = tmp_133_reg_2780;

assign tmp_143_cast_fu_2333_p1 = $unsigned(tmp_143_cast1_fu_2330_p1);

assign tmp_143_fu_2360_p3 = {{26'd8}, {j2_mid2_reg_2541}};

assign tmp_144_fu_2368_p2 = ($signed(j2_cast1_cast2_reg_2912) + $signed(10'd544));

assign tmp_145_cast_fu_2355_p1 = tmp_142_fu_2349_p2;

assign tmp_145_fu_2378_p3 = {{26'd9}, {j2_mid2_reg_2541}};

assign tmp_146_fu_2386_p2 = ($signed(j2_cast1_cast2_reg_2912) + $signed(10'd608));

assign tmp_147_cast_fu_2373_p1 = tmp_144_fu_2368_p2;

assign tmp_147_fu_2396_p3 = {{26'd10}, {j2_mid2_reg_2541}};

assign tmp_148_fu_2404_p2 = ($signed(j2_cast1_cast2_reg_2912) + $signed(10'd672));

assign tmp_149_cast_fu_2391_p1 = tmp_146_fu_2386_p2;

assign tmp_149_fu_2414_p3 = {{26'd11}, {j2_mid2_reg_2541}};

assign tmp_14_fu_1096_p2 = (tmp_5_fu_1018_p3 | 11'd6);

assign tmp_150_fu_2422_p2 = ($signed(j2_cast1_cast2_reg_2912) + $signed(10'd736));

assign tmp_151_cast_fu_2409_p1 = tmp_148_fu_2404_p2;

assign tmp_151_fu_2432_p3 = {{26'd12}, {j2_mid2_reg_2541}};

assign tmp_152_fu_2448_p3 = {{26'd13}, {j2_mid2_reg_2541}};

assign tmp_153_cast_fu_2427_p1 = tmp_150_fu_2422_p2;

assign tmp_153_fu_2464_p3 = {{26'd14}, {j2_mid2_reg_2541}};

assign tmp_154_fu_2483_p3 = {{26'd15}, {j2_mid2_reg_2541}};

assign tmp_155_cast1_fu_2440_p1 = tmp_137_reg_2832;

assign tmp_155_cast_fu_2443_p1 = $unsigned(tmp_155_cast1_fu_2440_p1);

assign tmp_155_fu_2491_p2 = (j2_cast1_cast1_fu_2480_p1 + 11'd992);

assign tmp_157_cast1_fu_2456_p1 = tmp_139_reg_2857;

assign tmp_157_cast_fu_2459_p1 = $unsigned(tmp_157_cast1_fu_2456_p1);

assign tmp_159_cast1_fu_2472_p1 = tmp_133_reg_2780;

assign tmp_159_cast_fu_2475_p1 = $unsigned(tmp_159_cast1_fu_2472_p1);

assign tmp_15_fu_1102_p3 = {{21'd0}, {tmp_14_fu_1096_p2}};

assign tmp_161_cast_fu_2497_p1 = tmp_155_fu_2491_p2;

assign tmp_16_fu_1110_p2 = (tmp_5_fu_1018_p3 | 11'd7);

assign tmp_17_fu_1116_p3 = {{21'd0}, {tmp_16_fu_1110_p2}};

assign tmp_18_fu_1124_p2 = (tmp_5_fu_1018_p3 | 11'd8);

assign tmp_19_fu_1130_p3 = {{21'd0}, {tmp_18_fu_1124_p2}};

assign tmp_1_cast_fu_999_p1 = tmp_fu_992_p3;

assign tmp_1_fu_1060_p3 = {{21'd0}, {tmp_s_fu_1054_p2}};

assign tmp_20_fu_1138_p2 = (tmp_5_fu_1018_p3 | 11'd9);

assign tmp_21_fu_1144_p3 = {{21'd0}, {tmp_20_fu_1138_p2}};

assign tmp_22_fu_1152_p2 = (tmp_5_fu_1018_p3 | 11'd10);

assign tmp_23_fu_1158_p3 = {{21'd0}, {tmp_22_fu_1152_p2}};

assign tmp_24_fu_1166_p2 = (tmp_5_fu_1018_p3 | 11'd11);

assign tmp_25_fu_1172_p3 = {{21'd0}, {tmp_24_fu_1166_p2}};

assign tmp_26_fu_1180_p2 = (tmp_5_fu_1018_p3 | 11'd12);

assign tmp_27_fu_1186_p3 = {{21'd0}, {tmp_26_fu_1180_p2}};

assign tmp_28_fu_1194_p2 = (tmp_5_fu_1018_p3 | 11'd13);

assign tmp_29_fu_1200_p3 = {{21'd0}, {tmp_28_fu_1194_p2}};

assign tmp_30_fu_1208_p2 = (tmp_5_fu_1018_p3 | 11'd14);

assign tmp_31_fu_1214_p3 = {{21'd0}, {tmp_30_fu_1208_p2}};

assign tmp_32_fu_1222_p2 = (tmp_5_fu_1018_p3 | 11'd15);

assign tmp_33_fu_1228_p3 = {{21'd0}, {tmp_32_fu_1222_p2}};

assign tmp_34_fu_1236_p2 = (tmp_5_fu_1018_p3 | 11'd16);

assign tmp_35_fu_1242_p3 = {{21'd0}, {tmp_34_fu_1236_p2}};

assign tmp_36_fu_1250_p2 = (tmp_5_fu_1018_p3 | 11'd17);

assign tmp_37_fu_1256_p3 = {{21'd0}, {tmp_36_fu_1250_p2}};

assign tmp_38_fu_1264_p2 = (tmp_5_fu_1018_p3 | 11'd18);

assign tmp_39_fu_1270_p3 = {{21'd0}, {tmp_38_fu_1264_p2}};

assign tmp_40_fu_1278_p2 = (tmp_5_fu_1018_p3 | 11'd19);

assign tmp_41_fu_1284_p3 = {{21'd0}, {tmp_40_fu_1278_p2}};

assign tmp_42_fu_1292_p2 = (tmp_5_fu_1018_p3 | 11'd20);

assign tmp_43_fu_1298_p3 = {{21'd0}, {tmp_42_fu_1292_p2}};

assign tmp_44_fu_1306_p2 = (tmp_5_fu_1018_p3 | 11'd21);

assign tmp_45_fu_1312_p3 = {{21'd0}, {tmp_44_fu_1306_p2}};

assign tmp_46_fu_1320_p2 = (tmp_5_fu_1018_p3 | 11'd22);

assign tmp_47_fu_1326_p3 = {{21'd0}, {tmp_46_fu_1320_p2}};

assign tmp_48_fu_1334_p2 = (tmp_5_fu_1018_p3 | 11'd23);

assign tmp_49_fu_1340_p3 = {{21'd0}, {tmp_48_fu_1334_p2}};

assign tmp_4_cast_fu_1012_p1 = tmp_4_fu_1006_p2;

assign tmp_4_fu_1006_p2 = (j_cast3_cast_fu_1003_p1 + tmp_1_cast_fu_999_p1);

assign tmp_50_fu_1348_p2 = (tmp_5_fu_1018_p3 | 11'd24);

assign tmp_51_fu_1354_p3 = {{21'd0}, {tmp_50_fu_1348_p2}};

assign tmp_52_fu_1362_p2 = (tmp_5_fu_1018_p3 | 11'd25);

assign tmp_53_fu_1368_p3 = {{21'd0}, {tmp_52_fu_1362_p2}};

assign tmp_54_fu_1376_p2 = (tmp_5_fu_1018_p3 | 11'd26);

assign tmp_55_fu_1382_p3 = {{21'd0}, {tmp_54_fu_1376_p2}};

assign tmp_56_fu_1390_p2 = (tmp_5_fu_1018_p3 | 11'd27);

assign tmp_57_fu_1396_p3 = {{21'd0}, {tmp_56_fu_1390_p2}};

assign tmp_58_fu_1404_p2 = (tmp_5_fu_1018_p3 | 11'd28);

assign tmp_59_fu_1410_p3 = {{21'd0}, {tmp_58_fu_1404_p2}};

assign tmp_5_fu_1018_p3 = {{ap_phi_mux_i1_phi_fu_737_p4}, {5'd0}};

assign tmp_60_fu_1418_p2 = (tmp_5_fu_1018_p3 | 11'd29);

assign tmp_61_fu_1424_p3 = {{21'd0}, {tmp_60_fu_1418_p2}};

assign tmp_62_fu_1432_p2 = (tmp_5_fu_1018_p3 | 11'd30);

assign tmp_63_fu_1438_p3 = {{21'd0}, {tmp_62_fu_1432_p2}};

assign tmp_64_fu_1446_p2 = (tmp_5_fu_1018_p3 | 11'd31);

assign tmp_65_fu_1452_p3 = {{21'd0}, {tmp_64_fu_1446_p2}};

assign tmp_66_fu_1492_p3 = {{i_2_fu_1472_p2}, {5'd0}};

assign tmp_67_fu_1500_p2 = (tmp_66_fu_1492_p3 | 11'd1);

assign tmp_68_fu_1506_p3 = {{21'd0}, {tmp_67_fu_1500_p2}};

assign tmp_69_fu_1514_p2 = (tmp_66_fu_1492_p3 | 11'd2);

assign tmp_6_fu_1026_p2 = (tmp_5_fu_1018_p3 | 11'd1);

assign tmp_70_fu_1520_p3 = {{21'd0}, {tmp_69_fu_1514_p2}};

assign tmp_71_fu_1528_p2 = (tmp_66_fu_1492_p3 | 11'd3);

assign tmp_72_fu_1534_p3 = {{21'd0}, {tmp_71_fu_1528_p2}};

assign tmp_73_fu_1542_p2 = (tmp_66_fu_1492_p3 | 11'd4);

assign tmp_74_fu_1548_p3 = {{21'd0}, {tmp_73_fu_1542_p2}};

assign tmp_75_fu_1556_p2 = (tmp_66_fu_1492_p3 | 11'd5);

assign tmp_76_fu_1562_p3 = {{21'd0}, {tmp_75_fu_1556_p2}};

assign tmp_77_fu_1570_p2 = (tmp_66_fu_1492_p3 | 11'd6);

assign tmp_78_fu_1576_p3 = {{21'd0}, {tmp_77_fu_1570_p2}};

assign tmp_79_fu_1584_p2 = (tmp_66_fu_1492_p3 | 11'd7);

assign tmp_7_fu_1032_p3 = {{21'd0}, {tmp_6_fu_1026_p2}};

assign tmp_80_fu_1590_p3 = {{21'd0}, {tmp_79_fu_1584_p2}};

assign tmp_81_fu_1598_p2 = (tmp_66_fu_1492_p3 | 11'd8);

assign tmp_82_fu_1604_p3 = {{21'd0}, {tmp_81_fu_1598_p2}};

assign tmp_83_fu_1612_p2 = (tmp_66_fu_1492_p3 | 11'd9);

assign tmp_84_fu_1618_p3 = {{21'd0}, {tmp_83_fu_1612_p2}};

assign tmp_85_fu_1626_p2 = (tmp_66_fu_1492_p3 | 11'd10);

assign tmp_86_fu_1632_p3 = {{21'd0}, {tmp_85_fu_1626_p2}};

assign tmp_87_fu_1640_p2 = (tmp_66_fu_1492_p3 | 11'd11);

assign tmp_88_fu_1646_p3 = {{21'd0}, {tmp_87_fu_1640_p2}};

assign tmp_89_fu_1654_p2 = (tmp_66_fu_1492_p3 | 11'd12);

assign tmp_8_fu_1040_p2 = (tmp_5_fu_1018_p3 | 11'd2);

assign tmp_90_fu_1660_p3 = {{21'd0}, {tmp_89_fu_1654_p2}};

assign tmp_91_fu_1668_p2 = (tmp_66_fu_1492_p3 | 11'd13);

assign tmp_92_fu_1674_p3 = {{21'd0}, {tmp_91_fu_1668_p2}};

assign tmp_93_fu_1682_p2 = (tmp_66_fu_1492_p3 | 11'd14);

assign tmp_94_fu_1688_p3 = {{21'd0}, {tmp_93_fu_1682_p2}};

assign tmp_95_fu_1696_p2 = (tmp_66_fu_1492_p3 | 11'd15);

assign tmp_96_fu_1702_p3 = {{21'd0}, {tmp_95_fu_1696_p2}};

assign tmp_97_fu_1710_p2 = (tmp_66_fu_1492_p3 | 11'd16);

assign tmp_98_fu_1716_p3 = {{21'd0}, {tmp_97_fu_1710_p2}};

assign tmp_99_fu_1724_p2 = (tmp_66_fu_1492_p3 | 11'd17);

assign tmp_9_fu_1046_p3 = {{21'd0}, {tmp_8_fu_1040_p2}};

assign tmp_fu_992_p3 = {{i_cast4_mid2_v_reg_2521}, {5'd0}};

assign tmp_s_fu_1054_p2 = (tmp_5_fu_1018_p3 | 11'd3);

always @ (posedge ap_clk) begin
    Abuf_load_2_mid2_reg_2575[4:0] <= 5'b00010;
    Abuf_load_2_mid2_reg_2575[31:11] <= 21'b000000000000000000000;
    Abuf_load_3_mid2_reg_2580[4:0] <= 5'b00011;
    Abuf_load_3_mid2_reg_2580[31:11] <= 21'b000000000000000000000;
    Abuf_load_4_mid2_reg_2585[4:0] <= 5'b00100;
    Abuf_load_4_mid2_reg_2585[31:11] <= 21'b000000000000000000000;
    Abuf_load_5_mid2_reg_2590[4:0] <= 5'b00101;
    Abuf_load_5_mid2_reg_2590[31:11] <= 21'b000000000000000000000;
    Abuf_load_6_mid2_reg_2595[4:0] <= 5'b00110;
    Abuf_load_6_mid2_reg_2595[31:11] <= 21'b000000000000000000000;
    Abuf_load_7_mid2_reg_2600[4:0] <= 5'b00111;
    Abuf_load_7_mid2_reg_2600[31:11] <= 21'b000000000000000000000;
    Abuf_load_8_mid2_reg_2605[4:0] <= 5'b01000;
    Abuf_load_8_mid2_reg_2605[31:11] <= 21'b000000000000000000000;
    Abuf_load_9_mid2_reg_2610[4:0] <= 5'b01001;
    Abuf_load_9_mid2_reg_2610[31:11] <= 21'b000000000000000000000;
    Abuf_load_10_mid2_reg_2615[4:0] <= 5'b01010;
    Abuf_load_10_mid2_reg_2615[31:11] <= 21'b000000000000000000000;
    Abuf_load_11_mid2_reg_2620[4:0] <= 5'b01011;
    Abuf_load_11_mid2_reg_2620[31:11] <= 21'b000000000000000000000;
    Abuf_load_12_mid2_reg_2625[4:0] <= 5'b01100;
    Abuf_load_12_mid2_reg_2625[31:11] <= 21'b000000000000000000000;
    Abuf_load_13_mid2_reg_2630[4:0] <= 5'b01101;
    Abuf_load_13_mid2_reg_2630[31:11] <= 21'b000000000000000000000;
    Abuf_load_14_mid2_reg_2635[4:0] <= 5'b01110;
    Abuf_load_14_mid2_reg_2635[31:11] <= 21'b000000000000000000000;
    Abuf_load_15_mid2_reg_2640[4:0] <= 5'b01111;
    Abuf_load_15_mid2_reg_2640[31:11] <= 21'b000000000000000000000;
    Abuf_load_16_mid2_reg_2645[4:0] <= 5'b10000;
    Abuf_load_16_mid2_reg_2645[31:11] <= 21'b000000000000000000000;
    Abuf_load_17_mid2_reg_2650[4:0] <= 5'b10001;
    Abuf_load_17_mid2_reg_2650[31:11] <= 21'b000000000000000000000;
    Abuf_load_18_mid2_reg_2655[4:0] <= 5'b10010;
    Abuf_load_18_mid2_reg_2655[31:11] <= 21'b000000000000000000000;
    Abuf_load_19_mid2_reg_2660[4:0] <= 5'b10011;
    Abuf_load_19_mid2_reg_2660[31:11] <= 21'b000000000000000000000;
    Abuf_load_20_mid2_reg_2665[4:0] <= 5'b10100;
    Abuf_load_20_mid2_reg_2665[31:11] <= 21'b000000000000000000000;
    Abuf_load_21_mid2_reg_2670[4:0] <= 5'b10101;
    Abuf_load_21_mid2_reg_2670[31:11] <= 21'b000000000000000000000;
    Abuf_load_22_mid2_reg_2675[4:0] <= 5'b10110;
    Abuf_load_22_mid2_reg_2675[31:11] <= 21'b000000000000000000000;
    Abuf_load_23_mid2_reg_2680[4:0] <= 5'b10111;
    Abuf_load_23_mid2_reg_2680[31:11] <= 21'b000000000000000000000;
    Abuf_load_24_mid2_reg_2685[4:0] <= 5'b11000;
    Abuf_load_24_mid2_reg_2685[31:11] <= 21'b000000000000000000000;
    Abuf_load_25_mid2_reg_2690[4:0] <= 5'b11001;
    Abuf_load_25_mid2_reg_2690[31:11] <= 21'b000000000000000000000;
    Abuf_load_26_mid2_reg_2695[4:0] <= 5'b11010;
    Abuf_load_26_mid2_reg_2695[31:11] <= 21'b000000000000000000000;
    Abuf_load_27_mid2_reg_2700[4:0] <= 5'b11011;
    Abuf_load_27_mid2_reg_2700[31:11] <= 21'b000000000000000000000;
    Abuf_load_28_mid2_reg_2705[4:0] <= 5'b11100;
    Abuf_load_28_mid2_reg_2705[31:11] <= 21'b000000000000000000000;
    Abuf_load_29_mid2_reg_2710[4:0] <= 5'b11101;
    Abuf_load_29_mid2_reg_2710[31:11] <= 21'b000000000000000000000;
    Abuf_load_30_mid2_reg_2715[4:0] <= 5'b11110;
    Abuf_load_30_mid2_reg_2715[31:11] <= 21'b000000000000000000000;
    Abuf_load_31_mid2_reg_2720[4:0] <= 5'b11111;
    Abuf_load_31_mid2_reg_2720[31:11] <= 21'b000000000000000000000;
    j2_cast1_cast118_cas_reg_2750[7:6] <= 2'b00;
    j2_cast1_cast118_cas_1_reg_2801[8:6] <= 3'b000;
    j2_cast1_cast2_reg_2912[9:6] <= 4'b0000;
end

endmodule //a1_mmult
