/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [50:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [29:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 10'h000;
    else _00_ <= celloutsig_0_1z[33:24];
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z } > in_data[116:110];
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_6z } > { celloutsig_0_1z[9:5], celloutsig_0_5z };
  assign celloutsig_1_1z = celloutsig_1_0z[16:7] <= in_data[147:138];
  assign celloutsig_1_14z = celloutsig_1_8z <= { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z } && { celloutsig_1_15z[1], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_10z[5:1] || celloutsig_0_13z[11:7];
  assign celloutsig_1_6z = in_data[122:120] || { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[41:38], celloutsig_0_0z } || { in_data[54:51], celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[112:109], celloutsig_1_7z, celloutsig_1_6z } || { in_data[149:145], celloutsig_1_6z };
  assign celloutsig_1_13z = { in_data[121:104], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z } || { celloutsig_1_0z[20:0], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_0z[15:1], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_7z } < in_data[164:135];
  assign celloutsig_1_9z = { celloutsig_1_0z[12:9], celloutsig_1_6z, celloutsig_1_5z } < { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z } < { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_6z = _00_[5:1] % { 1'h1, in_data[17:15], 1'h1 };
  assign celloutsig_0_10z = { celloutsig_0_1z[39:37], celloutsig_0_6z } % { 1'h1, _00_[6:0] };
  assign celloutsig_0_13z = { celloutsig_0_6z[3:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, 1'h1 } % { 1'h1, in_data[16:6] };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[21:19] };
  assign celloutsig_0_14z = - celloutsig_0_10z[6:3];
  assign celloutsig_1_0z = - in_data[188:159];
  assign celloutsig_0_1z = - in_data[70:20];
  assign celloutsig_1_8z = - { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_8z = ~^ celloutsig_0_1z[39:20];
  assign celloutsig_1_2z = ~^ in_data[191:181];
  assign celloutsig_1_3z = ~^ in_data[147:132];
  assign celloutsig_1_7z = ~^ celloutsig_1_0z[19:14];
  assign celloutsig_1_12z = { celloutsig_1_0z[17:11], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z } ~^ { in_data[164:159], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_0z = ~((in_data[46] & in_data[4]) | (in_data[76] & in_data[13]));
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_2z) | (1'h1 & celloutsig_0_2z));
  assign celloutsig_1_4z = ~((in_data[182] & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_1z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z[25] & celloutsig_1_3z) | (celloutsig_1_0z[18] & celloutsig_1_2z));
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
