@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FA113 :"c:\users\james\documents\escom_semestre_6\3cm2_arquitectura\project3cm2machx02\keylcdram00\coder00.vhd":54:21:54:32|Pipelining module un1_outcontr[5:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\james\documents\escom_semestre_6\3cm2_arquitectura\project3cm2machx02\keylcdram00\coder00.vhd":35:2:35:3|Pushed in register outcontr[4:0].
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\james\documents\escom_semestre_6\3cm2_arquitectura\project3cm2machx02\keylcdram00\ram00.vhd":24:7:24:13|Generating RAM LC05.wordram[10:0]
@N: FX1056 |Writing EDF file: C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\keylcdram00\keylcdram0\keylcdram00_keylcdram0.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock div00|outosc_derived_clock with period 480.77ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
