===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 24.2011 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.4609 ( 11.6%)    4.4609 ( 18.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.7235 (  9.7%)    3.7235 ( 15.4%)    Parse modules
    0.6434 (  1.7%)    0.6434 (  2.7%)    Verify circuit
   19.0950 ( 49.7%)   11.7707 ( 48.6%)  'firrtl.circuit' Pipeline
    0.6349 (  1.7%)    0.6349 (  2.6%)    LowerFIRRTLAnnotations
    3.0968 (  8.1%)    1.5487 (  6.4%)    'firrtl.module' Pipeline
    1.4303 (  3.7%)    0.7169 (  3.0%)      DropName
    1.6616 (  4.3%)    0.8330 (  3.4%)      CSE
    0.0013 (  0.0%)    0.0008 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1298 (  0.3%)    0.0650 (  0.3%)    'firrtl.module' Pipeline
    0.1261 (  0.3%)    0.0633 (  0.3%)      LowerCHIRRTLPass
    0.1590 (  0.4%)    0.1590 (  0.7%)    InferWidths
    0.4051 (  1.1%)    0.4051 (  1.7%)    MemToRegOfVec
    0.6972 (  1.8%)    0.6972 (  2.9%)    InferResets
    0.0799 (  0.2%)    0.0799 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1329 (  0.3%)    0.1329 (  0.5%)    WireDFT
    0.5230 (  1.4%)    0.5230 (  2.2%)    LowerFIRRTLTypes
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) circt::firrtl::NLATable
    0.6820 (  1.8%)    0.3417 (  1.4%)    'firrtl.module' Pipeline
    0.6556 (  1.7%)    0.3279 (  1.4%)      ExpandWhens
    0.0218 (  0.1%)    0.0118 (  0.0%)      SFCCompat
    1.2234 (  3.2%)    1.2234 (  5.1%)    CheckCombCycles
    0.0757 (  0.2%)    0.0757 (  0.3%)      (A) circt::firrtl::InstanceGraph
    2.3933 (  6.2%)    1.1977 (  4.9%)    'firrtl.module' Pipeline
    2.1022 (  5.5%)    1.0522 (  4.3%)      Canonicalizer
    0.2863 (  0.7%)    0.1433 (  0.6%)      InferReadWrite
    0.2088 (  0.5%)    0.2088 (  0.9%)    PrefixModules
    0.0678 (  0.2%)    0.0678 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.4722 (  1.2%)    0.4722 (  2.0%)    Inliner
    1.7030 (  4.4%)    1.7030 (  7.0%)    IMConstProp
    0.0660 (  0.2%)    0.0660 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0681 (  0.2%)    0.0681 (  0.3%)    AddSeqMemPorts
    0.0678 (  0.2%)    0.0678 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.2812 (  0.7%)    0.2812 (  1.2%)    CreateSiFiveMetadata
    0.0451 (  0.1%)    0.0451 (  0.2%)    ExtractInstances
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    1.0225 (  2.7%)    0.5115 (  2.1%)    'firrtl.module' Pipeline
    0.3349 (  0.9%)    0.1719 (  0.7%)      DropName
    0.6828 (  1.8%)    0.3465 (  1.4%)      Canonicalizer
    0.8017 (  2.1%)    0.8017 (  3.3%)    IMDeadCodeElim
    0.0678 (  0.2%)    0.0678 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.6511 (  4.3%)    1.6511 (  6.8%)  LowerFIRRTLToHW
    0.0655 (  0.2%)    0.0655 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    (A) circt::firrtl::NLATable
    0.3087 (  0.8%)    0.3087 (  1.3%)  HWMemSimImpl
    6.3369 ( 16.5%)    3.2203 ( 13.3%)  'hw.module' Pipeline
    1.1018 (  2.9%)    0.5957 (  2.5%)    CSE
    0.0014 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    4.2306 ( 11.0%)    2.2435 (  9.3%)    Canonicalizer
    0.8035 (  2.1%)    0.4282 (  1.8%)    CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1904 (  0.5%)    0.0995 (  0.4%)    HWCleanup
    0.5922 (  1.5%)    0.2962 (  1.2%)  'hw.module' Pipeline
    0.0609 (  0.2%)    0.0313 (  0.1%)    HWLegalizeModules
    0.5253 (  1.4%)    0.2634 (  1.1%)    PrettifyVerilog
    0.3559 (  0.9%)    0.3559 (  1.5%)  StripDebugInfoWithPred
    1.9084 (  5.0%)    1.9084 (  7.9%)  ExportVerilog
    0.0056 (  0.0%)    0.0056 (  0.0%)  Rest
   38.4544 (100.0%)   24.2011 (100.0%)  Total

{
  totalTime: 24.244,
  maxMemory: 851566592
}
