// Seed: 3898125436
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wire id_10
);
  assign id_2 = ~id_8 == id_8;
  assign module_1.type_3 = 0;
  wire id_12, id_13;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output logic id_9,
    input logic id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri0 id_13,
    output logic id_14,
    input tri id_15,
    id_20,
    input tri id_16,
    output tri id_17,
    input tri id_18
);
  for (id_21 = -1; 1; id_9 = id_10) begin : LABEL_0
    always begin : LABEL_0
      begin : LABEL_0
        id_14 <= -1;
      end
    end
  end
  module_0 modCall_1 (
      id_17,
      id_15,
      id_4,
      id_8,
      id_4,
      id_3,
      id_6,
      id_18,
      id_0,
      id_16,
      id_12
  );
  assign id_14 = id_10;
endmodule
