Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 13 18:06:00 2019
| Host         : Laptop-Jelle running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Overkoepelend_timing_summary_routed.rpt -pb Overkoepelend_timing_summary_routed.pb -rpx Overkoepelend_timing_summary_routed.rpx -warn_on_violation
| Design       : Overkoepelend
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 106 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.090        0.000                      0                  217        0.103        0.000                      0                  217        3.000        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in1                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         32.090        0.000                      0                  217        0.200        0.000                      0                  217       19.500        0.000                       0                   108  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       32.093        0.000                      0                  217        0.200        0.000                      0                  217       19.500        0.000                       0                   108  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         32.090        0.000                      0                  217        0.103        0.000                      0                  217  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       32.090        0.000                      0                  217        0.103        0.000                      0                  217  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[28]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[29]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[30]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[31]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[24]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[25]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[26]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[26]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[27]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[27]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.801ns (38.374%)  route 4.498ns (61.626%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.025     6.477    vga_mapping/v_topPos_pad10
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[20]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 32.377    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.801ns (38.374%)  route 4.498ns (61.626%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.025     6.477    vga_mapping/v_topPos_pad10
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 32.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  teller/v_cnt_reg[2]/Q
                         net (fo=32, routed)          0.096    -0.305    teller/Q[2]
    SLICE_X7Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  teller/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    teller/p_0_in[6]
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.092    -0.460    teller/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.573    -0.591    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  teller/h_cnt_reg[5]/Q
                         net (fo=29, routed)          0.173    -0.277    teller/h_cnt_reg[0]_0[5]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  teller/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    teller/p_0_in__0[7]
    SLICE_X10Y89         FDRE                                         r  teller/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.844    -0.829    teller/CLK
    SLICE_X10Y89         FDRE                                         r  teller/h_cnt_reg[7]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121    -0.457    teller/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.573    -0.591    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  teller/h_cnt_reg[4]/Q
                         net (fo=28, routed)          0.099    -0.364    teller/h_cnt_reg[0]_0[4]
    SLICE_X11Y89         LUT6 (Prop_lut6_I5_O)        0.099    -0.265 r  teller/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    teller/p_0_in__0[5]
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.844    -0.829    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092    -0.499    teller/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.437%)  route 0.209ns (52.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  teller/v_cnt_reg[6]/Q
                         net (fo=26, routed)          0.209    -0.215    teller/Q[6]
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.048    -0.167 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[9]
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.131    -0.421    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 divider/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.302    divider/cnt[8]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  divider/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.194    divider/data0[8]
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    divider/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.038%)  route 0.209ns (52.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  teller/v_cnt_reg[6]/Q
                         net (fo=26, routed)          0.209    -0.215    teller/Q[6]
    SLICE_X6Y85          LUT4 (Prop_lut4_I1_O)        0.045    -0.170 r  teller/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    teller/p_0_in[8]
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.120    -0.432    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.300    divider/cnt[12]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  divider/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.192    divider/data0[12]
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.455    divider/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.300    divider/cnt[16]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  divider/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.192    divider/data0[16]
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105    -0.455    divider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.572    -0.592    teller/CLK
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  teller/h_cnt_reg[0]/Q
                         net (fo=33, routed)          0.187    -0.241    teller/h_cnt_reg[0]_0[0]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.043    -0.198 r  teller/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    teller/p_0_in__0[1]
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.842    -0.831    teller/CLK
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[1]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.131    -0.461    teller/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.299    divider/cnt[4]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  divider/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.191    divider/data0[4]
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    divider/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y96      divider/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y96      divider/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y96      divider/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y96      divider/cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y97      divider/cnt_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y93      divider/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y93      divider/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y93      divider/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y94      divider/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y94      divider/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y97      divider/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y94      divider/cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.094    39.064    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.859    vga_mapping/v_topPos_pad1_reg[28]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.093    

Slack (MET) :             32.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.094    39.064    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.859    vga_mapping/v_topPos_pad1_reg[29]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.093    

Slack (MET) :             32.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.094    39.064    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.859    vga_mapping/v_topPos_pad1_reg[30]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.093    

Slack (MET) :             32.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.094    39.064    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.859    vga_mapping/v_topPos_pad1_reg[31]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.093    

Slack (MET) :             32.232ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.094    39.063    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.858    vga_mapping/v_topPos_pad1_reg[24]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.232    

Slack (MET) :             32.232ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.094    39.063    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.858    vga_mapping/v_topPos_pad1_reg[25]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.232    

Slack (MET) :             32.232ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[26]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.094    39.063    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.858    vga_mapping/v_topPos_pad1_reg[26]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.232    

Slack (MET) :             32.232ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[27]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.094    39.063    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.858    vga_mapping/v_topPos_pad1_reg[27]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.232    

Slack (MET) :             32.380ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.801ns (38.374%)  route 4.498ns (61.626%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.025     6.477    vga_mapping/v_topPos_pad10
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.094    39.062    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.857    vga_mapping/v_topPos_pad1_reg[20]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 32.380    

Slack (MET) :             32.380ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.801ns (38.374%)  route 4.498ns (61.626%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.025     6.477    vga_mapping/v_topPos_pad10
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.094    39.062    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.857    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 32.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  teller/v_cnt_reg[2]/Q
                         net (fo=32, routed)          0.096    -0.305    teller/Q[2]
    SLICE_X7Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  teller/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    teller/p_0_in[6]
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.092    -0.460    teller/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.573    -0.591    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  teller/h_cnt_reg[5]/Q
                         net (fo=29, routed)          0.173    -0.277    teller/h_cnt_reg[0]_0[5]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  teller/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    teller/p_0_in__0[7]
    SLICE_X10Y89         FDRE                                         r  teller/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.844    -0.829    teller/CLK
    SLICE_X10Y89         FDRE                                         r  teller/h_cnt_reg[7]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121    -0.457    teller/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.573    -0.591    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  teller/h_cnt_reg[4]/Q
                         net (fo=28, routed)          0.099    -0.364    teller/h_cnt_reg[0]_0[4]
    SLICE_X11Y89         LUT6 (Prop_lut6_I5_O)        0.099    -0.265 r  teller/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    teller/p_0_in__0[5]
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.844    -0.829    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092    -0.499    teller/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.437%)  route 0.209ns (52.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  teller/v_cnt_reg[6]/Q
                         net (fo=26, routed)          0.209    -0.215    teller/Q[6]
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.048    -0.167 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[9]
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.131    -0.421    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 divider/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.302    divider/cnt[8]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  divider/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.194    divider/data0[8]
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    divider/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.038%)  route 0.209ns (52.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  teller/v_cnt_reg[6]/Q
                         net (fo=26, routed)          0.209    -0.215    teller/Q[6]
    SLICE_X6Y85          LUT4 (Prop_lut4_I1_O)        0.045    -0.170 r  teller/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    teller/p_0_in[8]
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.120    -0.432    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.300    divider/cnt[12]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  divider/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.192    divider/data0[12]
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.455    divider/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.300    divider/cnt[16]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  divider/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.192    divider/data0[16]
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105    -0.455    divider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.572    -0.592    teller/CLK
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  teller/h_cnt_reg[0]/Q
                         net (fo=33, routed)          0.187    -0.241    teller/h_cnt_reg[0]_0[0]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.043    -0.198 r  teller/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    teller/p_0_in__0[1]
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.842    -0.831    teller/CLK
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[1]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.131    -0.461    teller/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.299    divider/cnt[4]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  divider/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.191    divider/data0[4]
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    divider/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y96      divider/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y96      divider/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y96      divider/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y96      divider/cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y97      divider/cnt_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y93      divider/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y93      divider/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y93      divider/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y94      divider/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y94      divider/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      divider/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y97      divider/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      divider/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y94      divider/cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[28]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[29]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[30]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[31]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[24]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[25]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[26]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[26]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[27]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[27]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.801ns (38.374%)  route 4.498ns (61.626%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.025     6.477    vga_mapping/v_topPos_pad10
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[20]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 32.377    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.801ns (38.374%)  route 4.498ns (61.626%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.025     6.477    vga_mapping/v_topPos_pad10
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 32.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  teller/v_cnt_reg[2]/Q
                         net (fo=32, routed)          0.096    -0.305    teller/Q[2]
    SLICE_X7Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  teller/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    teller/p_0_in[6]
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.098    -0.455    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.092    -0.363    teller/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.573    -0.591    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  teller/h_cnt_reg[5]/Q
                         net (fo=29, routed)          0.173    -0.277    teller/h_cnt_reg[0]_0[5]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  teller/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    teller/p_0_in__0[7]
    SLICE_X10Y89         FDRE                                         r  teller/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.844    -0.829    teller/CLK
    SLICE_X10Y89         FDRE                                         r  teller/h_cnt_reg[7]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121    -0.360    teller/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.573    -0.591    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  teller/h_cnt_reg[4]/Q
                         net (fo=28, routed)          0.099    -0.364    teller/h_cnt_reg[0]_0[4]
    SLICE_X11Y89         LUT6 (Prop_lut6_I5_O)        0.099    -0.265 r  teller/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    teller/p_0_in__0[5]
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.844    -0.829    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092    -0.402    teller/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.437%)  route 0.209ns (52.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  teller/v_cnt_reg[6]/Q
                         net (fo=26, routed)          0.209    -0.215    teller/Q[6]
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.048    -0.167 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[9]
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.098    -0.455    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.131    -0.324    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 divider/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.302    divider/cnt[8]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  divider/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.194    divider/data0[8]
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.098    -0.463    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.358    divider/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.038%)  route 0.209ns (52.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  teller/v_cnt_reg[6]/Q
                         net (fo=26, routed)          0.209    -0.215    teller/Q[6]
    SLICE_X6Y85          LUT4 (Prop_lut4_I1_O)        0.045    -0.170 r  teller/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    teller/p_0_in[8]
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.098    -0.455    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.120    -0.335    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 divider/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.300    divider/cnt[12]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  divider/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.192    divider/data0[12]
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.098    -0.463    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.358    divider/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 divider/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.300    divider/cnt[16]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  divider/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.192    divider/data0[16]
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.098    -0.463    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105    -0.358    divider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.572    -0.592    teller/CLK
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  teller/h_cnt_reg[0]/Q
                         net (fo=33, routed)          0.187    -0.241    teller/h_cnt_reg[0]_0[0]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.043    -0.198 r  teller/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    teller/p_0_in__0[1]
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.842    -0.831    teller/CLK
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[1]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.131    -0.364    teller/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 divider/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.299    divider/cnt[4]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  divider/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.191    divider/data0[4]
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.098    -0.463    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.358    divider/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[28]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[29]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[30]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.801ns (36.909%)  route 4.788ns (63.091%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.315     6.766    vga_mapping/v_topPos_pad10
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.603    38.583    vga_mapping/clk_out1
    SLICE_X0Y89          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/C
                         clock pessimism              0.575    39.158    
                         clock uncertainty           -0.098    39.061    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[31]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[24]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[25]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[26]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[26]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.228ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.801ns (37.602%)  route 4.648ns (62.398%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.175     6.626    vga_mapping/v_topPos_pad10
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X0Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[27]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[27]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 32.228    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.801ns (38.374%)  route 4.498ns (61.626%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.025     6.477    vga_mapping/v_topPos_pad10
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[20]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 32.377    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.801ns (38.374%)  route 4.498ns (61.626%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.717    -0.823    vga_mapping/clk_out1
    SLICE_X0Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=7, routed)           1.126     0.760    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.124     0.884 r  vga_mapping/v_topPos_pad11_carry_i_12/O
                         net (fo=1, routed)           0.000     0.884    vga_mapping/v_topPos_pad11_carry_i_12_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.416 r  vga_mapping/v_topPos_pad11_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.416    vga_mapping/v_topPos_pad11_carry_i_9_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  vga_mapping/v_topPos_pad11_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.530    vga_mapping/v_topPos_pad11_carry__0_i_6_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  vga_mapping/v_topPos_pad11_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.644    vga_mapping/v_topPos_pad11_carry__0_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  vga_mapping/v_topPos_pad11_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.758    vga_mapping/v_topPos_pad11_carry__1_i_6_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  vga_mapping/v_topPos_pad11_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.872    vga_mapping/v_topPos_pad11_carry__1_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  vga_mapping/v_topPos_pad11_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.986    vga_mapping/v_topPos_pad11_carry__2_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 f  vga_mapping/v_topPos_pad11_carry__2_i_1/O[3]
                         net (fo=4, routed)           1.243     3.542    vga_mapping/v_topPos_pad11_carry__2_i_1_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.306     3.848 r  vga_mapping/v_topPos_pad11_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.848    vga_mapping/v_topPos_pad11_carry__2_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.224 r  vga_mapping/v_topPos_pad11_carry__2/CO[3]
                         net (fo=1, routed)           1.103     5.327    vga_mapping/v_topPos_pad11
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.451 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.025     6.477    vga_mapping/v_topPos_pad10
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X0Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 32.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  teller/v_cnt_reg[2]/Q
                         net (fo=32, routed)          0.096    -0.305    teller/Q[2]
    SLICE_X7Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  teller/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    teller/p_0_in[6]
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.098    -0.455    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.092    -0.363    teller/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.573    -0.591    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  teller/h_cnt_reg[5]/Q
                         net (fo=29, routed)          0.173    -0.277    teller/h_cnt_reg[0]_0[5]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  teller/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    teller/p_0_in__0[7]
    SLICE_X10Y89         FDRE                                         r  teller/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.844    -0.829    teller/CLK
    SLICE_X10Y89         FDRE                                         r  teller/h_cnt_reg[7]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121    -0.360    teller/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.573    -0.591    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  teller/h_cnt_reg[4]/Q
                         net (fo=28, routed)          0.099    -0.364    teller/h_cnt_reg[0]_0[4]
    SLICE_X11Y89         LUT6 (Prop_lut6_I5_O)        0.099    -0.265 r  teller/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    teller/p_0_in__0[5]
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.844    -0.829    teller/CLK
    SLICE_X11Y89         FDRE                                         r  teller/h_cnt_reg[5]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092    -0.402    teller/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.437%)  route 0.209ns (52.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  teller/v_cnt_reg[6]/Q
                         net (fo=26, routed)          0.209    -0.215    teller/Q[6]
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.048    -0.167 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[9]
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.098    -0.455    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.131    -0.324    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 divider/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.302    divider/cnt[8]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  divider/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.194    divider/data0[8]
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider/cnt_reg[8]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.098    -0.463    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.358    divider/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.038%)  route 0.209ns (52.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599    -0.565    teller/CLK
    SLICE_X7Y85          FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  teller/v_cnt_reg[6]/Q
                         net (fo=26, routed)          0.209    -0.215    teller/Q[6]
    SLICE_X6Y85          LUT4 (Prop_lut4_I1_O)        0.045    -0.170 r  teller/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    teller/p_0_in[8]
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.869    -0.804    teller/CLK
    SLICE_X6Y85          FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.098    -0.455    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.120    -0.335    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 divider/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.300    divider/cnt[12]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  divider/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.192    divider/data0[12]
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y95          FDRE                                         r  divider/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.098    -0.463    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.358    divider/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 divider/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.300    divider/cnt[16]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  divider/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.192    divider/data0[16]
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y96          FDRE                                         r  divider/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.098    -0.463    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105    -0.358    divider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.572    -0.592    teller/CLK
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  teller/h_cnt_reg[0]/Q
                         net (fo=33, routed)          0.187    -0.241    teller/h_cnt_reg[0]_0[0]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.043    -0.198 r  teller/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    teller/p_0_in__0[1]
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.842    -0.831    teller/CLK
    SLICE_X8Y87          FDRE                                         r  teller/h_cnt_reg[1]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.131    -0.364    teller/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 divider/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            divider/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.604    -0.560    divider/clk_out1
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  divider/cnt_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.299    divider/cnt[4]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  divider/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.191    divider/data0[4]
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=106, routed)         0.877    -0.796    divider/clk_out1
    SLICE_X1Y93          FDRE                                         r  divider/cnt_reg[4]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.098    -0.463    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.358    divider/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.167    





