

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_47_1_proc2'
================================================================
* Date:           Wed Jan 28 08:26:31 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_32x32_proj
* Solution:       int8_32x32_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1035|     1035|  5.175 us|  5.175 us|  1024|  1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |     1033|     1033|        42|         32|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 32, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 45 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_a, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A" [matrix_multiply_32x32.cpp:34]   --->   Operation 48 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i1"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln47 = br void %new.header" [matrix_multiply_32x32.cpp:47]   --->   Operation 50 'br' 'br_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc"   --->   Operation 51 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_a_addr = getelementptr i8 %gmem_a, i64 %A_read" [matrix_multiply_32x32.cpp:47]   --->   Operation 52 'getelementptr' 'gmem_a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %first_iter_0, void %for.inc, void %for.first.iter.for.inc" [matrix_multiply_32x32.cpp:47]   --->   Operation 53 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 54 [8/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 1024" [matrix_multiply_32x32.cpp:47]   --->   Operation 54 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 55 [7/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 1024" [matrix_multiply_32x32.cpp:47]   --->   Operation 55 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 56 [6/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 1024" [matrix_multiply_32x32.cpp:47]   --->   Operation 56 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 57 [5/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 1024" [matrix_multiply_32x32.cpp:47]   --->   Operation 57 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 58 [4/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 1024" [matrix_multiply_32x32.cpp:47]   --->   Operation 58 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 59 [3/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 1024" [matrix_multiply_32x32.cpp:47]   --->   Operation 59 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 60 [2/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 1024" [matrix_multiply_32x32.cpp:47]   --->   Operation 60 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 61 [1/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 1024" [matrix_multiply_32x32.cpp:47]   --->   Operation 61 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [matrix_multiply_32x32.cpp:47]   --->   Operation 62 'br' 'br_ln47' <Predicate = (first_iter_0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 63 [1/1] (3.65ns)   --->   "%gmem_a_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 63 'read' 'gmem_a_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 64 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 64 'read' 'gmem_a_addr_read_1' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 65 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 65 'read' 'gmem_a_addr_read_2' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 66 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 66 'read' 'gmem_a_addr_read_3' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 67 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 67 'read' 'gmem_a_addr_read_4' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 68 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 68 'read' 'gmem_a_addr_read_5' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 69 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 69 'read' 'gmem_a_addr_read_6' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 70 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 70 'read' 'gmem_a_addr_read_7' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 71 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_8 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 71 'read' 'gmem_a_addr_read_8' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 72 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_9 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 72 'read' 'gmem_a_addr_read_9' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 73 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_10 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 73 'read' 'gmem_a_addr_read_10' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 74 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_11 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 74 'read' 'gmem_a_addr_read_11' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 75 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_12 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 75 'read' 'gmem_a_addr_read_12' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 76 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_13 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 76 'read' 'gmem_a_addr_read_13' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 77 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_14 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 77 'read' 'gmem_a_addr_read_14' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 78 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_15 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 78 'read' 'gmem_a_addr_read_15' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.65>
ST_26 : Operation 79 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_16 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 79 'read' 'gmem_a_addr_read_16' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.65>
ST_27 : Operation 80 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_17 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 80 'read' 'gmem_a_addr_read_17' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.65>
ST_28 : Operation 81 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_18 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 81 'read' 'gmem_a_addr_read_18' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 3.65>
ST_29 : Operation 82 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_19 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 82 'read' 'gmem_a_addr_read_19' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.65>
ST_30 : Operation 83 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_20 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 83 'read' 'gmem_a_addr_read_20' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 3.65>
ST_31 : Operation 84 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_21 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 84 'read' 'gmem_a_addr_read_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 3.65>
ST_32 : Operation 85 [1/1] (0.00ns)   --->   "%i1_load = load i5 %i1" [matrix_multiply_32x32.cpp:47]   --->   Operation 85 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 86 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_22 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 86 'read' 'gmem_a_addr_read_22' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 87 [1/1] (0.70ns)   --->   "%i = add i5 %i1_load, i5 1" [matrix_multiply_32x32.cpp:47]   --->   Operation 87 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 88 [1/1] (0.70ns)   --->   "%icmp_ln47 = icmp_eq  i5 %i1_load, i5 31" [matrix_multiply_32x32.cpp:47]   --->   Operation 88 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln47 = store i5 %i, i5 %i1" [matrix_multiply_32x32.cpp:47]   --->   Operation 89 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_32 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %new.header, void %VITIS_LOOP_57_3.exitStub" [matrix_multiply_32x32.cpp:47]   --->   Operation 90 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 3.65>
ST_33 : Operation 91 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_23 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 91 'read' 'gmem_a_addr_read_23' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 3.65>
ST_34 : Operation 92 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_24 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 92 'read' 'gmem_a_addr_read_24' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 3.65>
ST_35 : Operation 93 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_25 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 93 'read' 'gmem_a_addr_read_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 3.65>
ST_36 : Operation 94 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_26 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 94 'read' 'gmem_a_addr_read_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 3.65>
ST_37 : Operation 95 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_27 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 95 'read' 'gmem_a_addr_read_27' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 3.65>
ST_38 : Operation 96 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_28 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 96 'read' 'gmem_a_addr_read_28' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 3.65>
ST_39 : Operation 97 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_29 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 97 'read' 'gmem_a_addr_read_29' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 3.65>
ST_40 : Operation 98 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_30 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 98 'read' 'gmem_a_addr_read_30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 3.65>
ST_41 : Operation 99 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_31 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_32x32.cpp:50]   --->   Operation 99 'read' 'gmem_a_addr_read_31' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 1.42>
ST_42 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [matrix_multiply_32x32.cpp:50]   --->   Operation 100 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [matrix_multiply_32x32.cpp:50]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [matrix_multiply_32x32.cpp:47]   --->   Operation 102 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 103 [1/1] (0.00ns)   --->   "%row_a = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_a_addr_read_31, i8 %gmem_a_addr_read_30, i8 %gmem_a_addr_read_29, i8 %gmem_a_addr_read_28, i8 %gmem_a_addr_read_27, i8 %gmem_a_addr_read_26, i8 %gmem_a_addr_read_25, i8 %gmem_a_addr_read_24, i8 %gmem_a_addr_read_23, i8 %gmem_a_addr_read_22, i8 %gmem_a_addr_read_21, i8 %gmem_a_addr_read_20, i8 %gmem_a_addr_read_19, i8 %gmem_a_addr_read_18, i8 %gmem_a_addr_read_17, i8 %gmem_a_addr_read_16, i8 %gmem_a_addr_read_15, i8 %gmem_a_addr_read_14, i8 %gmem_a_addr_read_13, i8 %gmem_a_addr_read_12, i8 %gmem_a_addr_read_11, i8 %gmem_a_addr_read_10, i8 %gmem_a_addr_read_9, i8 %gmem_a_addr_read_8, i8 %gmem_a_addr_read_7, i8 %gmem_a_addr_read_6, i8 %gmem_a_addr_read_5, i8 %gmem_a_addr_read_4, i8 %gmem_a_addr_read_3, i8 %gmem_a_addr_read_2, i8 %gmem_a_addr_read_1, i8 %gmem_a_addr_read" [matrix_multiply_32x32.cpp:50]   --->   Operation 103 'bitconcatenate' 'row_a' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 104 [1/1] (1.42ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %a_stream, i256 %row_a" [matrix_multiply_32x32.cpp:52]   --->   Operation 104 'write' 'write_ln52' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_42 : Operation 105 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('first_iter_0') [11]  (0.387 ns)
	'phi' operation 1 bit ('first_iter_0') [11]  (0.000 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_32x32.cpp:47) on port 'gmem_a' (matrix_multiply_32x32.cpp:47) [15]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_32x32.cpp:47) on port 'gmem_a' (matrix_multiply_32x32.cpp:47) [15]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_32x32.cpp:47) on port 'gmem_a' (matrix_multiply_32x32.cpp:47) [15]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_32x32.cpp:47) on port 'gmem_a' (matrix_multiply_32x32.cpp:47) [15]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_32x32.cpp:47) on port 'gmem_a' (matrix_multiply_32x32.cpp:47) [15]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_32x32.cpp:47) on port 'gmem_a' (matrix_multiply_32x32.cpp:47) [15]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_32x32.cpp:47) on port 'gmem_a' (matrix_multiply_32x32.cpp:47) [15]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_32x32.cpp:47) on port 'gmem_a' (matrix_multiply_32x32.cpp:47) [15]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [22]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_1', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [23]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_2', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [24]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_3', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [25]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_4', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [26]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_5', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [27]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_6', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [28]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_7', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [29]  (3.650 ns)

 <State 18>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_8', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [30]  (3.650 ns)

 <State 19>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_9', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [31]  (3.650 ns)

 <State 20>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_10', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [32]  (3.650 ns)

 <State 21>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_11', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [33]  (3.650 ns)

 <State 22>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_12', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [34]  (3.650 ns)

 <State 23>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_13', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [35]  (3.650 ns)

 <State 24>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_14', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [36]  (3.650 ns)

 <State 25>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_15', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [37]  (3.650 ns)

 <State 26>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_16', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [38]  (3.650 ns)

 <State 27>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_17', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [39]  (3.650 ns)

 <State 28>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_18', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [40]  (3.650 ns)

 <State 29>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_19', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [41]  (3.650 ns)

 <State 30>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_20', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [42]  (3.650 ns)

 <State 31>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_21', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [43]  (3.650 ns)

 <State 32>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_22', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [44]  (3.650 ns)

 <State 33>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_23', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [45]  (3.650 ns)

 <State 34>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_24', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [46]  (3.650 ns)

 <State 35>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_25', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [47]  (3.650 ns)

 <State 36>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_26', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [48]  (3.650 ns)

 <State 37>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_27', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [49]  (3.650 ns)

 <State 38>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_28', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [50]  (3.650 ns)

 <State 39>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_29', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [51]  (3.650 ns)

 <State 40>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_30', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [52]  (3.650 ns)

 <State 41>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_31', matrix_multiply_32x32.cpp:50) on port 'gmem_a' (matrix_multiply_32x32.cpp:50) [53]  (3.650 ns)

 <State 42>: 1.428ns
The critical path consists of the following:
	fifo write operation ('write_ln52', matrix_multiply_32x32.cpp:52) on port 'a_stream' (matrix_multiply_32x32.cpp:52) [55]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
