Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 14 15:53:44 2024
| Host         : RRF-PC-153 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file robot_design_wrapper_control_sets_placed.rpt
| Design       : robot_design_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------+--------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  | Enable Signal |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------+--------------------------------------------------------+------------------+----------------+--------------+
|  robot_design_i/clk_wiz/inst/clk_out1          |               |                                                        |                2 |              2 |         1.00 |
|  robot_design_i/Clock_divider_0/inst/clock_out |               | robot_design_i/RobotLogic_0/inst/p_0_in                |                1 |              5 |         5.00 |
|  robot_design_i/clk_wiz/inst/clk_out1          |               | robot_design_i/LPWM/inst/psc_cnt[0]_i_1_n_0            |                4 |             16 |         4.00 |
|  robot_design_i/clk_wiz/inst/clk_out1          |               | robot_design_i/RPWM/inst/psc_cnt[0]_i_1_n_0            |                4 |             16 |         4.00 |
|  robot_design_i/clk_wiz/inst/clk_out1          |               | robot_design_i/LPWM/inst/ccr[15]_i_1_n_0               |                9 |             24 |         2.67 |
|  robot_design_i/clk_wiz/inst/clk_out1          |               | robot_design_i/RPWM/inst/ccr[15]_i_1_n_0               |               10 |             24 |         2.40 |
|  robot_design_i/clk_wiz/inst/clk_out2          | reset_0_IBUF  | robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0 |                7 |             28 |         4.00 |
+------------------------------------------------+---------------+--------------------------------------------------------+------------------+----------------+--------------+


