{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Looking in indexes: http://mirrors.aliyun.com/pypi/simple, http://mirrors.aliyun.com/pypi/simple/, http://pypi.doubanio.com/simple/\n",
      "Collecting PyPDF2\n",
      "  Downloading https://mirrors.cloud.tencent.com/pypi/packages/8e/5e/c86a5643653825d3c913719e788e41386bee415c2b87b4f955432f2de6b2/pypdf2-3.0.1-py3-none-any.whl (232 kB)\n",
      "\u001b[2K     \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m232.6/232.6 kB\u001b[0m \u001b[31m2.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0ma \u001b[36m0:00:01\u001b[0m\n",
      "\u001b[?25hRequirement already satisfied: typing_extensions>=3.10.0.0 in /home/zhuxy/anaconda3/envs/OSAF/lib/python3.9/site-packages (from PyPDF2) (4.12.2)\n",
      "Installing collected packages: PyPDF2\n",
      "Successfully installed PyPDF2-3.0.1\n"
     ]
    }
   ],
   "source": [
    "!pip install PyPDF2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Introduction (Page 11)\n",
      "    The seL4 Microkernel (Page 11)\n",
      "        Kernel Services (Page 11)\n",
      "        Capability-based Access Control (Page 13)\n",
      "        Kernel Objects (Page 13)\n",
      "        Kernel Memory Allocation (Page 18)\n",
      "    Summary (Page 19)\n",
      "    Theory Dependencies (Page 20)\n",
      "Nondeterministic State Monad with Failure (Page 21)\n",
      "    The Monad (Page 21)\n",
      "        Nondeterminism (Page 22)\n",
      "        Failure (Page 22)\n",
      "        Generic functions on top of the state monad (Page 23)\n",
      "        The Monad Laws (Page 24)\n",
      "    Adding Exceptions (Page 24)\n",
      "        Monad Laws for the Exception Monad (Page 25)\n",
      "    Syntax (Page 26)\n",
      "        Syntax for the Nondeterministic State Monad (Page 26)\n",
      "        Syntax for the Exception Monad (Page 27)\n",
      "    Library of Monadic Functions and Combinators (Page 27)\n",
      "    Catching and Handling Exceptions (Page 29)\n",
      "        Loops (Page 30)\n",
      "    Hoare Logic (Page 31)\n",
      "        Validity (Page 31)\n",
      "        Determinism (Page 32)\n",
      "        Non-Failure (Page 32)\n",
      "    Basic exception reasoning (Page 33)\n",
      "Enumerations (Page 35)\n",
      "Enumeration instances for Words (Page 45)\n",
      "Machine Word Setup (Page 47)\n",
      "Platform Definitions (Page 49)\n",
      "ARM Machine Types (Page 51)\n",
      "    Types (Page 51)\n",
      "    Machine State (Page 52)\n",
      "Machine Types (Page 55)\n",
      "Kernel Events (Page 57)\n",
      "Common, Architecture-Specific Data Types (Page 59)\n",
      "ARM Machine Instantiation (Page 61)\n",
      "Machine Accessor Functions (Page 63)\n",
      "Error and Fault Messages (Page 65)\n",
      "Access Rights (Page 67)\n",
      "ARM-Specific Virtual-Memory Rights (Page 69)\n",
      "    Architecture-specific virtual memory (Page 69)\n",
      "ARM-Specific Data Types (Page 71)\n",
      "    Architecture-specific virtual memory (Page 71)\n",
      "    Architecture-specific capabilities (Page 71)\n",
      "    Architecture-specific objects (Page 71)\n",
      "    Architecture-specific object types and default objects (Page 73)\n",
      "    Architecture-specific state (Page 73)\n",
      "Machine Operations (Page 75)\n",
      "    Wrapping and Lifting Machine Operations (Page 75)\n",
      "    The Operations (Page 76)\n",
      "    Memory Clearance (Page 82)\n",
      "    User Monad (Page 83)\n",
      "Basic Data Structures (Page 85)\n",
      "    Message Info (Page 88)\n",
      "    Kernel Objects (Page 89)\n",
      "    Kernel State (Page 91)\n",
      "Abstract Specification Instantiations (Page 95)\n",
      "    Deterministic Abstract Specification (Page 95)\n",
      "    Nondeterministic Abstract Specification (Page 104)\n",
      "Basic Kernel and Exception Monads (Page 107)\n",
      "Accessing the Kernel Heap (Page 109)\n",
      "    General Object Access (Page 109)\n",
      "    TCBs (Page 109)\n",
      "    Synchronous and Asyncronous Endpoints (Page 110)\n",
      "    IRQ State and Slot (Page 111)\n",
      "    User Context (Page 111)\n",
      "Accessing CSpace (Page 113)\n",
      "    Capability access (Page 113)\n",
      "    Accessing the capability derivation tree (Page 114)\n",
      "Accessing the ARM VSpace (Page 117)\n",
      "    Encodings (Page 117)\n",
      "    Kernel Heap Accessors (Page 118)\n",
      "    Basic Operations (Page 120)\n",
      "ARM Object Invocations (Page 121)\n",
      "Kernel Object Invocations (Page 125)\n",
      "Retyping and Untyped Invocations (Page 127)\n",
      "    Creating Caps (Page 127)\n",
      "    Creating Objects (Page 127)\n",
      "    Main Retype Implementation (Page 128)\n",
      "    Invoking Untyped Capabilities (Page 128)\n",
      "ARM VSpace Functions (Page 131)\n",
      "IPC Cancelling (Page 145)\n",
      "Prefix order on lists as order class instance (Page 151)\n",
      "CSpace (Page 153)\n",
      "    Basic capability manipulation (Page 153)\n",
      "    Resolving capability references (Page 155)\n",
      "    Transferring capabilities (Page 157)\n",
      "    Revoking and deleting capabilities (Page 158)\n",
      "    Inserting and moving capabilities (Page 163)\n",
      "    Recycling capabilities (Page 166)\n",
      "    Invoking CNode capabilities (Page 167)\n",
      "Toplevel ARM Definitions (Page 169)\n",
      "Scheduler (Page 175)\n",
      "Threads and TCBs (Page 179)\n",
      "    Activating Threads (Page 179)\n",
      "    Thread Message Formats (Page 180)\n",
      "IPC (Page 185)\n",
      "    Getting and setting the message info register. (Page 185)\n",
      "    IPC Capability Transfers (Page 185)\n",
      "    Fault Handling (Page 187)\n",
      "    Synchronous Message Transfers (Page 188)\n",
      "    Asynchronous Message Transfers (Page 191)\n",
      "    Sending Fault Messages (Page 192)\n",
      "Interrupts (Page 195)\n",
      "Kernel Invocation Labels (Page 197)\n",
      "Decoding System Calls (Page 199)\n",
      "    Helper definitions (Page 199)\n",
      "    Architecture calls (Page 199)\n",
      "    CNode (Page 203)\n",
      "    Threads (Page 205)\n",
      "    IRQ (Page 209)\n",
      "    Untyped (Page 210)\n",
      "    Toplevel invocation decode. (Page 212)\n",
      "An Initial Kernel State (Page 213)\n",
      "System Calls (Page 215)\n",
      "    Generic system call structure (Page 215)\n",
      "    System call entry point (Page 216)\n",
      "    Top-level event handling (Page 219)\n",
      "    Kernel entry point (Page 220)\n",
      "Glossary (Page 221)\n"
     ]
    }
   ],
   "source": [
    "import PyPDF2\n",
    "\n",
    "def extract_pdf_toc(pdf_path):\n",
    "    # 打开 PDF 文件\n",
    "    with open(pdf_path, 'rb') as file:\n",
    "        reader = PyPDF2.PdfReader(file)\n",
    "        \n",
    "        # 获取目录（书签）\n",
    "        toc = reader.outline\n",
    "        \n",
    "        # 递归解析目录树\n",
    "        def parse_toc(toc, level=0):\n",
    "            for item in toc:\n",
    "                if isinstance(item, list):\n",
    "                    parse_toc(item, level + 1)\n",
    "                else:\n",
    "                    title = item.title\n",
    "                    page_num = reader.get_destination_page_number(item) + 1  # 获取页码\n",
    "                    indent = ' ' * level * 4\n",
    "                    print(f\"{indent}{title} (Page {page_num})\")\n",
    "        \n",
    "        parse_toc(toc)\n",
    "\n",
    "\n",
    "\n",
    "# 指定PDF文件的路径\n",
    "pdf_path = '/home/zhuxy/OSAutoFormalizer/KGConstruct/db/Abstract Formal Specification of the seL4ARMv6 API.pdf'\n",
    "extract_pdf_toc(pdf_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['', 'Sending Fault Messages', 'Determinism', 'Kernel Objects', 'Getting And Setting The Message Info Register.', 'Kernel Services', 'Cnode', 'Synchronous Message Transfers', 'General Object Access', 'Memory Clearance', 'Error And Fault Messages', 'Toplevel Invocation Decode.', 'Wrapping And Lifting Machine Operations', 'Tcbs', 'Machine State', 'System Call Entry Point', 'Summary', 'Kernel State', 'Encodings', 'Interrupt Objects', 'User Monad', 'Syntax For The Exception Monad', 'Ipc Capability Transfers', 'User Context', 'Capability-Based Access Control', 'Generic Functions On Top Of The State Monad', 'Re-Using Memory', 'Basic Capability Manipulation', 'The Monad', 'The Monad Laws', 'Threads', 'Capability Access', 'Resolving Capability References', 'Nondeterminism', 'Cnodes', 'Monad Laws For The Exception Monad', 'Thread Message Formats', 'The Operations', 'Failure', 'Activating Threads', 'Irq', 'Fault Handling', 'Library Of Monadic Functions And Combinators', 'Untyped', 'Architecture-Specific Virtual Memory', 'Non-Failure', 'Ipc Endpoints', 'Types', 'Syntax', 'Hoare Logic 2.6.1 Validity', 'Introduction', 'Invoking Untyped Capabilities', 'Irq State And Slot', 'The Sel4 Microkernel', 'Loops', 'Message Info', 'Helper Definitions', 'Kernel Entry Point', 'Creating Objects', 'Tcb', 'Basic Exception Reasoning', 'Arm-Specific Data Types', 'Nondeterministic Abstract Specification', 'Catching And Handling Exceptions', 'Synchronous And Asyncronous Endpoints', 'Kernel Memory Allocation', 'Basic Operations', 'Deterministic Abstract Specification', 'Architecture-Specific Capabilities', 'Invoking Cnode Capabilities', 'Architecture-Specific State', 'Virtual Memory', 'Asynchronous Message Transfers', 'Architecture Calls', 'Architecture-Specific Virtual Memory', 'Untyped Memory', 'Creating Caps', 'Architecture-Specific Objects', 'Adding Exceptions', 'Main Retype Implementation', 'Kernel Objects', 'Recycling Capabilities', 'Accessing The Capability Derivation Tree', 'Generic System Call Structure', 'Top-Level Event Handling', 'Kernel Heap Accessors']\n",
      "86\n"
     ]
    }
   ],
   "source": [
    "from langchain.text_splitter import MarkdownHeaderTextSplitter\n",
    "with open('/home/zhuxy/OSAutoFormalizer/KGConstruct/md/Abstract Formal Specification of the seL4ARMv6 API.md', 'r', encoding='utf-8') as file:\n",
    "    markdown_text = file.read()\n",
    "\n",
    "# 创建MarkdownHeaderTextSplitter实例，并指定分割级别\n",
    "splitter = MarkdownHeaderTextSplitter(headers_to_split_on=[\n",
    "    (\"#\", \"Paragraph\"),\n",
    "    (\"##\", \"Section\"),\n",
    "    (\"###\", \"SubSection\")\n",
    "])\n",
    "\n",
    "# 使用split_text方法对Markdown内容进行分割\n",
    "sections = splitter.split_text(markdown_text)\n",
    "\n",
    "unique_section_ = set()\n",
    "\n",
    "for section in sections:\n",
    "    section_title = section.metadata.get(\"Section\", \"\")\n",
    "    if section_title not in unique_section_:\n",
    "        unique_section_.add(section_title)\n",
    "\n",
    "import re\n",
    "pattern = r'^(\\d+(\\.\\d+)*)\\s'\n",
    "cleaned_sections = [re.sub(pattern, '', section) for section in unique_section_]\n",
    "print(cleaned_sections)\n",
    "print(len(cleaned_sections))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[Document(page_content='This document is the text version of the abstract, formal Isabelle/HOL specification of the seL4 microkernel. It is intended to give a precise, operational definition of the seL4 microkernel on the ARMv6 architecture. The document contains a short overview, followed by text generated from the formal Isabelle/HOL definitions. This document is not a tutorial or user manual and is not intended to be read as such. Please see the bundled user manual for a higher-level introduction to the kernel.', metadata={'Paragraph': 'Abstract'}),\n",
       " Document(page_content='The seL4 microkernel is an operating system kernel designed to be a secure, safe, and reliable foundation for systems in a wide variety of application domains. As a microkernel, seL4 provides a minimal number of services to applications. This small number of services directly translates to a small implementation of approximately 8700 lines of C code, which has allowed the kernel to be formally proven in the Isabelle/HOL theorem prover to adhere to a formal specification. This document gives the text version of the formal Isabelle/HOL specification used in this proof. The document starts by giving a brief overview of the seL4 microkernel design, followed by text generated from the Isabelle/HOL definitions. This document is not a user manual to seL4, nor is it intended to be read as such. Instead, it is a precise reference to the behaviour of the seL4 kernel.  \\nFurther information on the models and verification techniques can be found in previous publications [1–\\n3, 5–13, 16–22].', metadata={'Paragraph': 'Abstract', 'Section': '1 Introduction'}),\n",
       " Document(page_content=\"The seL4 microkernel is a small operating system kernel of the L4 family. SeL4 provides a minimal number of services to applications, such as abstractions for virtual address spaces, threads, interprocess communication (IPC).  \\nSeL4 uses a capability-based access-control model. All memory, devices, and microkernel-provided services require an associated *capability* (access right) to utilise them [4]. The set of capabilities an application possesses determines what resources that application can directly access. SeL4 enforces this access control by using the hardware's memory management unit (MMU) to ensure that userspace applications only have access to memory they possess capabilities to. Figure 1.1 shows a representative seL4-based system. It depicts the microkernel executing on top of the hardware as the only software running in privileged mode of the processor. The first application to execute is the supervisor OS. The supervisor OS (also termed a *booter* for simple scenarios) is responsible for initialising, configuring and delegating authority to the specific system layered on top. In Figure 1.1, the example system set up by the supervisor consists of an instance of Linux on the left, and several instances of trusted or sensitive applications on the right. The group of applications on the left and the group on the right are unable to directly communicate or interfere with each other without explicit involvement of the supervisor (and the microkernel) - a barrier is thus created between the untrusted left and the trusted right, as indicated in the figure. The supervisor has a kernel-provided mechanism to determine the relationship between applications and the presence or absence of any such barriers.\", metadata={'Paragraph': 'Abstract', 'Section': '1.1 The Sel4 Microkernel'}),\n",
       " Document(page_content='A limited number of service primitives are provided by the microkernel; more complex services may be implemented as applications on top of these primitives. In this way, the functionality of the system can be extended without increasing the code and complexity in privileged mode, while still supporting a potentially wide number of services for varied application domains. The basic services the microkernel provides are as follows: Threads are an abstraction of CPU execution that support running software;  \\nAddress Spaces are virtual memory spaces that each contain an application. Applications are limited to accessing memory in their address space; Interprocess Communication (IPC) via *endpoints* allows threads to communicate using message passing; Device Primitives allow device drivers to be implemented as unprivileged applications. The kernel exports hardware device interrupts via IPC messages; and Capability Spaces store capabilities (i.e., access rights) to kernel services along with their bookkeeping information.  \\nAll kernel services are accessed using kernel-provided system calls that *invoke* a capability; the semantics of the system call depends upon the type of the capability invoked. For example, invoking the Call() system call on a thread control block (TCB) with certain arguments will suspend the target thread, while invoking Call() on an endpoint will result in a message being sent. In general, the message sent to a capability will have an entry indicating the desired operation, along with any arguments. The kernel provides to clients the following system calls:\\nSend() delivers the system call arguments to the target object and allows the application to continue.  \\nIf the target object is unable to receive and/or process the arguments immediately, the sending application will be blocked until the arguments can be delivered.  \\nNBSend() performs non-blocking send in a similar fashion to Send() except that if the object is unable to receive the arguments immediately, the message is silently dropped.  \\nCall() is a Send() that blocks the application until the object provides a response, or the receiving application replies. In the case of delivery to an application (via an Endpoint), an additional capability is added to the arguments and delivered to the receiver to give it the right to respond to the sender.  \\nWait() is used by an application to block until the target object is ready. Reply() is used to respond to a Call(), using the capability generated by the Call() operation. ReplyWait() is a combination of Reply() and Wait(). It exists for efficiency reasons: the common case of replying to a request and waiting for the next can be performed in a single kernel system call instead of two.', metadata={'Paragraph': 'Abstract', 'Section': '1.1.1 Kernel Services'}),\n",
       " Document(page_content=\"The seL4 microkernel provides a capability-based access control model. Access control governs all kernel services; in order to perform any system call, an application must invoke a capability in its possession that has sufficient access rights for the requested service. With this, the system can be configured to isolate software components from each other, and also to enable authorised controlled communication between components by selectively granting specific communication capabilities. This enables software component isolation with a high degree of assurance, as only those operations explicitly authorised by capability possession are permitted.  \\nA capability is an unforgeable token that references a specific kernel object (such as a thread control block) and carries access rights that control what operations may be performed when it is invoked. Conceptually, a capability resides in an application's *capability space*; an address in this space refers to a *slot* which may or may not contain a capability. An application may refer to a capability - to request a kernel service, for example - using the address of the slot holding that capability. The seL4 capability model is an instance of a *segregated* (or *partitioned*) capability model, where capabilities are managed by the kernel.  \\nCapability spaces are implemented as a directed graph of kernel-managed *capability nodes* (CNodes).  \\nA CNode is a table of slots, where each slot may contain further CNode capabilities. An address in a capability space is then the concatenation of the indices of the CNode capabilities forming the path to the destination slot; we discuss CNode objects further in section 1.1.3. Capabilities can be copied and moved within capability spaces, and also sent via IPC. This allows creation of applications with specific access rights, the delegation of authority to another application, and passing to an application authority to a newly created (or selected) kernel service. Furthermore, capabilities can be *minted* to create a derived capability with a subset of the rights of the original capability (never with more rights). A newly minted capability can be used for partial delegation of authority. Capabilities can also be revoked in their entirety to withdraw authority. Revocation includes any capabilities that may have been derived from the original capabilities. The propagation of capabilities through the system is controlled by a *take-grant*-based model [6].\", metadata={'Paragraph': 'Abstract', 'Section': '1.1.2 Capability-Based Access Control'}),\n",
       " Document(page_content='In this section we give a brief overview of the kernel implemented objects that can be invoked by applications. The interface to these objects forms the interface to the kernel itself. The creation and use of the high-level kernel services is achieved by the creation, manipulation, and combination of these kernel objects.', metadata={'Paragraph': 'Abstract', 'Section': '1.1.3 Kernel Objects'}),\n",
       " Document(page_content='As mentioned in the previous section, capabilities in seL4 are stored in kernel objects called CNodes.  \\nA CNode has a fixed number of slots, always a power of two, determined when the CNode is created.  \\nSlots can be empty or contain a capability.  \\nCNodes have the following operations:\\nMint() creates a new capability in a specified CNode slot from an existing capability. The newly created capability may have fewer rights than the original.  \\nCopy() is similar to Mint(), but the newly created capability has the same rights as the original. Move() moves a capability between two specified capability slots. Mutate() is an atomic combination of Move() and Mint(). It is a performance optimisation. Rotate() moves two capabilities between three specified capability slots. It is essentially two Move()\\noperations: one from the second specified slot to the first, and one from the third to the second. The first and third specified slots may be the same, in which case the capability in it is swapped  \\nwith the capability in the second slot. The operation is atomic; either both or neither capabilities are moved.  \\nDelete() removes a capability from the specified slot.  \\nRevoke() is equivalent to calling Delete() on each derived child of the specified capability. It has no effect on the capability itself.  \\nSaveCaller() moves a kernel-generated reply capability of the current thread from the special TCB\\nslot it was created in, into the designated CSpace slot.  \\nRecycle() is equivalent to Revoke(), except that it also resets most aspects of the object to its initial state.', metadata={'Paragraph': 'Abstract', 'Section': 'Cnodes'}),\n",
       " Document(page_content='The seL4 microkernel supports both *synchronous* (EP) and *asynchronous* (AsyncEP) IPC endpoints, used to facilitate interprocess communication between threads. Capabilities to endpoints can be restricted to be send-only or receive-only. They can also specify whether capabilities can be passed through the endpoint. Synchronous endpoints allow both data and capabilities to be transferred between threads, depending on the rights on the endpoint capability. Sending a message will block the sender until the message has been received; similarly, a waiting thread will be blocked until a message is available (but see NBSend() above).  \\nWhen only notification of an event is required together with a very limited message, asynchronous endpoints can be used. Asynchronous endpoints have a single invocation:\\nNotify() simply sets the given set of bits in the endpoint. Multiple Notify() system calls without an intervening Wait() result in the bits being \"or-ed\" with any bits already set. As such, Notify()\\nis always non-blocking, and has no indication of whether a receiver has received the notification.  \\nAdditionally, the Wait() system call may be used with an asynchronous endpoint, allowing the calling thread to retrieve all set bits from the asynchronous endpoint. If no Notify() operations have taken place since the last Wait() call, the calling thread will block until the next Notify() takes place.', metadata={'Paragraph': 'Abstract', 'Section': 'Ipc Endpoints'}),\n",
       " Document(page_content=\"The *thread control block* (TCB) object represents a thread of execution in seL4. Threads are the unit of execution that is scheduled, blocked, unblocked, etc., depending on the applications interaction with other threads. As illustrated in Figure 1.3, a thread needs both a CSpace and a VSpace in which to execute to form an application (plus some additional information not represented here). The CSpace provides the capabilities (authority) required to manipulated kernel objects, in order to send messages to another application for example. The VSpace provides the virtual memory environment required to contain the code and data of the application. A CSpace is associated with a thread by installing a capability to the root CNode of a CSpace into the TCB. Likewise, a VSpace is associated with a thread by installing a capability to a Page Directory (described shortly) into the TCB. Note that multiple threads can share the same CSpace and VSpace.  \\nThe TCB object has the following methods:\\nCopyRegisters() is used for copying the state of a thread. The method is given an additional capability argument, which must refer to a TCB that will be used as the source of the transfer; the invoked thread is the destination. The caller may select which of several subsets of the register context will be transferred between the threads. The operation may also suspend the source thread, and resume the destination thread.  \\nTwo subsets of the context that might be copied (if indicated by the caller) include: firstly, the parts of the register state that are used or preserved by system calls, including the instruction and stack pointers, and the argument and message registers; and secondly, the remaining integer registers. Other subsets are architecture-defined, and typically include coprocessor registers such as the floating point registers. Note that many integer registers are modified or destroyed by system calls, so it is not generally useful to use CopyRegisters() to copy integer registers to or from the current thread.  \\nReadRegisters() is a variant of CopyRegisters() for which the destination is the calling thread. It uses the message registers to transfer the two subsets of the integer registers; the message format has the more commonly transferred instruction pointer, stack pointer and argument registers at the start, and will be truncated at the caller's request if the other registers are not required.  \\nWriteRegisters() is a variant of CopyRegisters() for which the source is the calling thread. It uses the message registers to transfer the integer registers, in the same order used by ReadRegisters().  \\nIt may be truncated if the later registers are not required; an explicit length argument is given to allow error detection when the message is inadvertently truncated by a missing IPC buffer.  \\nSetPriority() configures the thread's scheduling parameters. In the current version of seL4, this is simply a priority for the round-robin scheduler.  \\nSetIPCBuffer() configures the thread's local storage, particularly the IPC buffer used for sending parts of the message payload that don't fit in hardware registers.  \\nSetSpace() configures the thread's virtual memory and capability address spaces. It sets the roots of the trees (or other architecture-specific page table structures) that represent the two address spaces, and also nominates the Endpoint that the kernel uses to notify the thread's pager1 of faults and exceptions.  \\nConfigure() is a batched version of the three configuration system calls: SetPriority(), SetIPCBuffer(),\\nand SetSpace(). Configure() is simply a performance optimisation.  \\nSuspend() makes a thread inactive. The thread will not be scheduled again until a Resume() operation is performed on it. A CopyRegisters() or ReadRegisters() operation may optionally include a Suspend() operation on the source thread.  \\nResume() resumes execution of a thread that is inactive or waiting for a kernel operation to complete.  \\nIf the invoked thread is waiting for a kernel operation, Resume() will modify the thread's state so that it will attempt to perform the faulting or aborted operation again. Resume()-ing a thread that is already ready has no effect. Resume()-ing a thread that is in the waiting phase of a Call() operation may cause the sending phase to be performed again, even if it has previously succeeded.  \\nA CopyRegisters() or WriteRegisters() operation may optionally include a Resume() operation on the destination thread.\", metadata={'Paragraph': 'Abstract', 'Section': 'Tcb'}),\n",
       " Document(page_content='A virtual address space in seL4 is called a VSpace. In a similar way to CSpaces, a VSpace is composed of objects provided by the microkernel. Unlike CSpaces, these objects for managing virtual memory largely directly correspond to those of the hardware, that is, a page directory pointing to page tables, which in turn map physical frames. The kernel also includes ASID Pool and ASID Control objects for tracking the status of address spaces. Figure 1.4 illustrates a VSpace with the requisite components required to implement a virtual address space.  \\nThese VSpace-related objects are sufficient to implement the hardware data structures required to create, manipulate, and destroy virtual memory address spaces. It should be noted that, as usual, the manipulator of a virtual memory space needs the appropriate capabilities to the required objects. Page Directory The Page Directory (PD) is the top-level page table of the ARM two-level page table structure. It has a hardware defined format, but conceptually contains 1024 page directory entries\\n(PDE), which are one of a pointer to a page table, a 4 megabyte Page, or an invalid entry . The Page 1A *pager* is a term for a thread that manages the VSpace of another application. For example, Linux would be called the pager of its applications.  \\nDirectory has no methods itself, but it is used as an argument to several other virtual memory related object calls.  \\nPage Table The Page Table object forms the second level of the ARM page table. It contains 1024 slots, each of which contains a page table entry (PTE). A page table entry contains either an invalid entry, or a pointer to a 4 kilobyte Page. Page Table objects possess only a single method:\\nMap() takes a Page Directory capability as an argument, and installs a reference to the invoked Page Table to a specified slot in the Page Directory.  \\nPage A Page object is a region of physical memory that is used to implement virtual memory pages in a virtual address space. The Page object has the following methods:\\nMap() takes a Page Directory or a Page Table capability as an argument and installs a PDE or PTE\\nreferring to the Page in the specified location, respectively.  \\nRemap() changes the permissions of an existing mapping. Unmap() removes an existing mapping.  \\nASID Control For internal kernel book-keeping purposes, there is a fixed maximum number of applications the system can support. In order to manage this limited resource, the microkernel provides an ASID Control capability. The ASID Control capability is used to generate a capability that authorises the use of a subset of available address space identifiers. This newly created capability is called an ASID Pool. ASID Control only has a single method:\\nMakePool() together with a capability to Untyped Memory (described shortly) as argument creates an ASID Pool.  \\nASID Pool An ASID Pool confers the right to create a subset of the available maximum applications.  \\nFor a VSpace to be usable by an application, it must be assigned to an ASID. This is done using a capability to an ASID Pool. The ASID Pool object has a single method:\\nAssign() assigns an ASID to the VSpace associated with the Page Directory passed in as an argument.', metadata={'Paragraph': 'Abstract', 'Section': 'Virtual Memory'}),\n",
       " Document(page_content='Device driver applications need the ability to receive and acknowledge interrupts from hardware devices. A capability to IRQControl has the ability to create a new capability to manage a specific interrupt source associated with a specific device. The new capability is then delegated to a device driver to access an interrupt source. IRQControl has one method:\\nGet() creates an IRQHandler capability for the specified interrupt source.  \\nAn IRQHandler object is used by driver application to handle interrupts for the device it manages. It has three methods:\\nSetEndpoint() specifies the AsyncEP that a Notify() should be sent to when an interrupt occurs.  \\nThe driver application usually Wait()-s on this endpoint for interrupts to process.  \\nAck() informs the kernel that the userspace driver has finished processing the interrupt and the microkernel can send further pending or new interrupts to the application.  \\nClear() de-registers the AsyncEP from the IRQHandler object.', metadata={'Paragraph': 'Abstract', 'Section': 'Interrupt Objects'}),\n",
       " Document(page_content='The Untyped Memory object is the foundation of memory allocation in the seL4 kernel. Untyped memory capabilities have a single method:\\nRetype() creates a number of new kernel objects. If this method succeeds, it returns capabilities to the newly-created objects.  \\nIn particular, untyped memory objects can be divided into a group of smaller untyped memory objects.  \\nWe discuss memory management in general in the following section.', metadata={'Paragraph': 'Abstract', 'Section': 'Untyped Memory'}),\n",
       " Document(page_content='The seL4 microkernel has no internal memory allocator: all kernel objects must be explicitly created from application controlled memory regions via Untyped Memory capabilities. Applications must have explicit authority to memory (via Untyped Memory capabilities) in order to create other services, and services consume no extra memory once created (other than the amount of untyped memory from which they were originally created). The mechanisms can be used to precisely control the specific amount of physical memory available to applications, including being able to enforce isolation of physical memory access between applications or a device. Thus, there are no arbitrary resource limits in the kernel apart from those dictated by the hardware2, and so many denial-of-service attacks via resource exhaustion are obviated. At boot time, seL4 pre-allocates all the memory required for the kernel itself, including the code, data, and stack sections (seL4 is a single kernel-stack operating system). The remainder of the memory is given to the first task in the form of capabilities to Untyped Memory, and some additional capabilities to kernel objects that were required to bootstrap the supervisor task. These objects can then be split into smaller untyped memory regions or other kernel objects using the Retype() method; the created objects are termed *children* of the original untyped memory object. See Figure 1.5 for an example.  \\nThe user-level application that creates an object using Retype() receives full authority over the resulting object. It can then delegate all or part of the authority it possesses over this object to one or more of its clients. This is done by selectively granting each client a capability to the kernel object, thereby allowing the client to obtain kernel services by invoking the object. For obvious security reasons, kernel data must be protected from user access. The seL4 kernel prevents such access by using two mechanisms. First, the above allocation policy guarantees that typed objects never overlap. Second, the kernel ensures that each physical frame mapped by the MMU at a useraccessible address corresponds to a Page object (described above); Page objects contain no kernel data, so direct user access to kernel data is not possible. All other kernel objects are only indirectly manipulated via their corresponding capabilities.  \\n2The treatment of virtual ASIDs imposes a fixed number of address spaces, but this limitation is to be removed in future versions of seL4.', metadata={'Paragraph': 'Abstract', 'Section': '1.1.4 Kernel Memory Allocation'}),\n",
       " Document(page_content=\"The model described thus far is sufficient for applications to allocate kernel objects, distribute authority among client applications, and obtain various kernel services provided by these objects. This alone is sufficient for a simple static system configuration. The seL4 kernel also allows memory re-use. Reusing a region of memory is sound only when there are no dangling references (e.g. capabilities) left to the objects implemented by that memory. The kernel tracks *capability derivations*, that is, the children generated by various CNode methods (Retype(),\\nMint(), Copy(), and Mutate()). Whenever a user requests that the kernel create new objects in an untyped memory region, the kernel uses this information to check that there are no children in the region, and thus no live capability references.  \\nThe tree structure so generated is termed the *capability derivation tree* (CDT)3. For example, when a user creates new kernel objects by retyping untyped memory, the newly created capabilities would be inserted into the CDT as children of the untyped memory capability.  \\nFinally, recall that the Revoke() operation destroys all capabilities derived from the argument capability. Revoking the last capability to a kernel object is easily detectable, and triggers the *destroy* operation on the now unreferenced object. Destroy simply deactivates the object if it was active, and cleans up any in-kernel dependencies between it and other objects.  \\nBy calling Revoke() on the original capability to an untyped memory object, the user removes all of the untyped memory object's children - that is, all capabilities pointing to objects in the untyped memory region. Thus, after this operation there are no valid references to any object within the untyped region, and the region may be safely retyped and reused.\", metadata={'Paragraph': 'Abstract', 'Section': 'Re-Using Memory'}),\n",
       " Document(page_content='This chapter has given an overview of the seL4 microkernel. The following chapters are generated from the formal Isabelle/HOL definitions that comprise the formal specification of the seL4 kernel on the ARM11 architecture. The specification does not cover any other architectures or platforms. The order of definitions in this document is as processed by Isabelle/HOL: bottom up. All concepts are defined before first used. This means the first chapters mainly introduce basic data types and structures while the top-level kernel entry point is defined in the last chapter (chapter 39). The following section shows the dependency graph between the theory modules in this specification. We assume a familiarity with Isabelle syntax; see Nipkow et al. [15] for an introduction. In addition to the 3Although we model the CDT as a separate data structure, it is implemented as part of the CNode object and so requires no additional kernel meta-data.  \\nstandard Isabelle/HOL notation, we sometimes write f $ x for (f x) and use monadic do-notation extensively. The latter is defined in chapter 2.', metadata={'Paragraph': 'Abstract', 'Section': '1.2 Summary'}),\n",
       " Document(page_content='theory NonDetMonad imports \"../Lib\" begin State monads are used extensively in the seL4 specification. They are defined below.', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure'}),\n",
       " Document(page_content='The basic type of the nondeterministic state monad with failure is very similar to the normal state monad. Instead of a pair consisting of result and new state, we return a set of these pairs coupled with a failure flag. Each element in the set is a potential result of the computation. The flag is True if there is an execution path in the computation that may have failed. Conversely, if the flag is False, none of the computations resulting in the returned set can have failed.  \\ntype synonym (\\'s,\\'a) nondet_monad = \"\\'s ⇒ (\\'a × \\'s) set × bool\" The definition of fundamental monad functions return and bind. The monad function return x does not change the state, does not fail, and returns x.  \\ndefinition return :: \"\\'a ⇒ (\\'s,\\'a) nondet_monad\" where \"return a ≡ λs. ({(a,s)},False)\"\\nThe monad function bind f g, also written f >>= g, is the execution of f followed by the execution of g. The function g takes the result value and the result state of f as parameter. The definition says that the result of the combined operation is the union of the set of sets that is created by g applied to the result sets of f. The combined operation may have failed, if f may have failed or g may have failed on any of the results of f.  \\ndefinition bind :: \"(\\'s, \\'a) nondet_monad ⇒ (\\'a ⇒ (\\'s, \\'b) nondet_monad) ⇒\\n(\\'s, \\'b) nondet_monad\" (infixl \">>=\" 60)\\nwhere\\n\"bind f g ≡ λs. (S(fst \\' split g \\' fst (f s)),\\nTrue ∈ snd \\' split g \\' fst (f s) ∨ snd (f s))\"\\nSometimes it is convenient to write bind in reverse order.  \\nabbreviation(input)\\nbind_rev :: \"(\\'c ⇒ (\\'a, \\'b) nondet_monad) ⇒ (\\'a, \\'c) nondet_monad ⇒\\n(\\'a, \\'b) nondet_monad\" (infixl \"=<<\" 60) where\\n\"g =<< f ≡ f >>= g\" The basic accessor functions of the state monad. get returns the current state as result, does not fail, and does not change the state. put s returns nothing (unit), changes the current state to s and does not fail.  \\ndefinition get :: \"(\\'s,\\'s) nondet_monad\" where\\n\"get ≡ λs. ({(s,s)}, False)\"\\ndefinition put :: \"\\'s ⇒ (\\'s, unit) nondet_monad\" where\\n\"put s ≡ λ_. ({((),s)}, False)\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.1 The Monad'}),\n",
       " Document(page_content='Basic nondeterministic functions. select A chooses an element of the set A, does not change the state, and does not fail (even if the set is empty). f OR g executes f or executes g. It retuns the union of results of f and g, and may have failed if either may have failed.  \\ndefinition select :: \"\\'a set ⇒ (\\'s,\\'a) nondet_monad\" where\\n\"select A ≡ λs. (A <*> {s}, False)\"\\ndefinition alternative :: \"(\\'s,\\'a) nondet_monad ⇒ (\\'s,\\'a) nondet_monad ⇒\\n(\\'s,\\'a) nondet_monad\"\\n(infixl \"OR\" 20)\\nwhere\\n\"f OR g ≡ λs. (fst (f s) ∪ fst (g s), snd (f s) ∨ snd (g s))\"\\nAlternative notation for OR\\nnotation (xsymbols) alternative (infixl \"u\" 20)\\nA variant of select that takes a pair. The first component is a set as in normal select, the second component indicates whether the execution failed. This is useful to lift monads between different state spaces.  \\ndefinition select_f :: \"\\'a set × bool ⇒ (\\'s,\\'a) nondet_monad\" where\\n\"select_f S ≡ λs. (fst S × {s}, snd S)\"\\nselect_state takes a relationship between states, and outputs nondeterministically a state related to the input state.  \\ndefinition state_select :: \"(\\'s × \\'s) set ⇒ (\\'s, unit) nondet_monad\" where\\n\"state_select r ≡ λs. ((λx. ((), x)) \\' {s\\'. (s, s\\') ∈ r}, ¬ (∃ s\\'. (s, s\\') ∈ r))\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.1.1 Nondeterminism'}),\n",
       " Document(page_content='The monad function that always fails. Returns an empty set of results and sets the failure flag.  \\ndefinition fail :: \"(\\'s, \\'a) nondet_monad\" where\\n\"fail ≡ λs. ({}, True)\"\\nAssertions: fail if the property P is not true definition assert :: \"bool ⇒ (\\'a, unit) nondet_monad\" where\\n\"assert P ≡ if P then return () else fail\" Fail if the value is None, return result v for Some v definition assert_opt :: \"\\'a option ⇒ (\\'b, \\'a) nondet_monad\" where\\n\"assert_opt v ≡ case v of None ⇒ fail | Some v ⇒ return v\" An assertion that also can introspect the current state.  \\ndefinition state_assert :: \"(\\'s ⇒ bool) ⇒ (\\'s, unit) nondet_monad\" where\\n\"state_assert P ≡ get >>= (λs. assert (P s))\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.1.2 Failure'}),\n",
       " Document(page_content='Apply a function to the current state and return the result without changing the state.  \\ndefinition gets :: \"(\\'s ⇒ \\'a) ⇒ (\\'s, \\'a) nondet_monad\" where\\n\"gets f ≡ get >>= (λs. return (f s))\"\\nModify the current state using the function passed in.  \\ndefinition modify :: \"(\\'s ⇒ \\'s) ⇒ (\\'s, unit) nondet_monad\" where\\n\"modify f ≡ get >>= (λs. put (f s))\"\\nlemma simpler_gets_def: \"gets f = (λs. ({(f s, s)}, False))\"\\nlemma simpler_modify_def:\\n\"modify f = (λs. ({((), f s)}, False))\"\\nExecute the given monad when the condition is true, return () otherwise.  \\ndefinition when :: \"bool ⇒ (\\'s, unit) nondet_monad ⇒\\n(\\'s, unit) nondet_monad\" where\\n\"when P m ≡ if P then m else return ()\"\\nExecute the given monad unless the condition is true, return () otherwise.  \\ndefinition unless :: \"bool ⇒ (\\'s, unit) nondet_monad ⇒\\n(\\'s, unit) nondet_monad\" where\\n\"unless P m ≡ when (¬P) m\" Perform a test on the current state, performing the left monad if the result is true or the right monad if the result is false.  \\ndefinition condition :: \"(\\'s ⇒ bool)\\n⇒ (\\'s, \\'r) nondet_monad ⇒ (\\'s, \\'r) nondet_monad ⇒ (\\'s, \\'r) nondet_monad\" where\\n\"(condition P L R) ≡ λs. if (P s) then (L s) else (R s)\"\\nnotation (output)\\ncondition (\"(condition (_)// (_)// (_))\" [1000,1000,1000] 1000)\\nApply an option valued function to the current state, fail if it returns None, return v if it returns Some v.  \\ndefinition gets_the :: \"(\\'s ⇒ \\'a option) ⇒ (\\'s, \\'a) nondet_monad\" where\\n\"gets_the f ≡ gets f >>= assert_opt\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.1.3 Generic Functions On Top Of The State Monad'}),\n",
       " Document(page_content='A more expanded definition of bind lemma bind_def\\':\\n\"(f >>= g) ≡\\nλs. ({(r\\'\\', s\\'\\'). ∃ (r\\', s\\') ∈ fst (f s). (r\\'\\', s\\'\\') ∈ fst (g r\\' s\\') },\\nsnd (f s) ∨ (∃ (r\\', s\\') ∈ fst (f s). snd (g r\\' s\\')))\"\\nEach monad satisfies at least the following three laws.  \\nreturn is absorbed at the left of a op >>=, applying the return value directly:\\nlemma return_bind [simp]: \"(return x >>= f) = f x\" return is absorbed on the right of a op >>=\\nlemma bind_return [simp]: \"(m >>= return) = m\" op >>= is associative lemma bind_assoc:\\nfixes m :: \"(\\'a,\\'b) nondet_monad\" fixes f :: \"\\'b ⇒ (\\'a,\\'c) nondet_monad\" fixes g :: \"\\'c ⇒ (\\'a,\\'d) nondet_monad\" shows \"(m >>= f) >>= g = m >>= (λx. f x >>= g)\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.1.4 The Monad Laws'}),\n",
       " Document(page_content='The type (\\'s, \\'a) nondet_monad gives us nondeterminism and failure. We now extend this monad with exceptional return values that abort normal execution, but can be handled explicitly. We use the sum type to indicate exceptions.  \\nIn (\\'s, \\'e + \\'a) nondet_monad, \\'s is the state, \\'e is an exception, and \\'a is a normal return value.  \\nThis new type itself forms a monad again. Since type classes in Isabelle are not powerful enough to express the class of monads, we provide new names for the return and op >>= functions in this monad. We call them returnOk (for normal return values) and bindE (for composition). We also define throwError to return an exceptional value.  \\ndefinition returnOk :: \"\\'a ⇒ (\\'s, \\'e + \\'a) nondet_monad\" where \"returnOk ≡ return o Inr\" definition throwError :: \"\\'e ⇒ (\\'s, \\'e + \\'a) nondet_monad\" where \"throwError ≡ return o Inl\" Lifting a function over the exception type: if the input is an exception, return that exception; otherwise continue execution.  \\ndefinition lift :: \"(\\'a ⇒ (\\'s, \\'e + \\'b) nondet_monad) ⇒\\n\\'e +\\'a ⇒ (\\'s, \\'e + \\'b) nondet_monad\" where\\n\"lift f v ≡ case v of Inl e ⇒ throwError e | Inr v\\' ⇒ f v\\'\"\\nThe definition of op >>= in the exception monad (new name bindE): the same as normal op >>=, but the right-hand side is skipped if the left-hand side produced an exception.  \\ndefinition bindE :: \"(\\'s, \\'e + \\'a) nondet_monad ⇒\\n(\\'a ⇒ (\\'s, \\'e + \\'b) nondet_monad) ⇒\\n(\\'s, \\'e + \\'b) nondet_monad\" (infixl \">>=E\" 60)\\nwhere\\n\"bindE f g ≡ bind f (lift g)\"\\nLifting a normal nondeterministic monad into the exception monad is achieved by always returning its result as normal result and never throwing an exception.  \\ndefinition liftE :: \"(\\'s,\\'a) nondet_monad ⇒ (\\'s, \\'e+\\'a) nondet_monad\" where\\n\"liftE f ≡ f >>= (λr. return (Inr r))\"\\nSince the underlying type and return function changed, we need new definitions for when and unless:\\ndefinition whenE :: \"bool ⇒ (\\'s, \\'e + unit) nondet_monad ⇒\\n(\\'s, \\'e + unit) nondet_monad\" where\\n\"whenE P f ≡ if P then f else returnOk ()\"\\ndefinition unlessE :: \"bool ⇒ (\\'s, \\'e + unit) nondet_monad ⇒\\n(\\'s, \\'e + unit) nondet_monad\" where\\n\"unlessE P f ≡ if P then returnOk () else f\" Throwing an exception when the parameter is None, otherwise returning v for Some v.  \\ndefinition throw_opt :: \"\\'e ⇒ \\'a option ⇒ (\\'s, \\'e + \\'a) nondet_monad\" where \"throw_opt ex x ≡ case x of None ⇒ throwError ex | Some v ⇒ returnOk v\" Failure in the exception monad is redefined in the same way as whenE and unlessE, with returnOk instead of return.  \\ndefinition assertE :: \"bool ⇒ (\\'a, \\'e + unit) nondet_monad\" where\\n\"assertE P ≡ if P then returnOk () else fail\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.2 Adding Exceptions'}),\n",
       " Document(page_content='More direct definition of liftE:\\nlemma liftE_def2:\\n\"liftE f = (λs. ((λ(v,s\\'). (Inr v, s\\')) \\' fst (f s), snd (f s)))\"\\nLeft returnOk absorbtion over op >>=E:\\nlemma returnOk_bindE [simp]: \"(returnOk x >>=E f) = f x\" lemma lift_return [simp]:\\n\"lift (return ◦ Inr) = return\" 2 Nondeterministic State Monad with Failure Right returnOk absorbtion over op >>=E:\\nlemma bindE_returnOk [simp]: \"(m >>=E returnOk) = m\" Associativity of op >>=E:\\nlemma bindE_assoc:\\n\"(m >>=E f) >>=E g = m >>=E (λx. f x >>=E g)\"\\nreturnOk could also be defined via liftE:\\nlemma returnOk_liftE:\\n\"returnOk x = liftE (return x)\"\\nExecution after throwing an exception is skipped:\\nlemma throwError_bindE [simp]:\\n\"(throwError E >>=E f) = throwError E\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.2.1 Monad Laws For The Exception Monad'}),\n",
       " Document(page_content='This section defines traditional Haskell-like do-syntax for the state monad in Isabelle.  \\n2.3.1 Syntax for the Nondeterministic State Monad We use K_bind to syntactically indicate the case where the return argument of the left side of a op >>=\\nis ignored definition K_bind_def [iff]: \"K_bind ≡ λx y. x\" nonterminal dobinds and dobind and nobind syntax\\n\"_dobind\" :: \"[pttrn, \\'a] => dobind\" (\"(_ <-/ _)\" 10)\\n\"\" :: \"dobind => dobinds\" (\"_\")\\n\"_nobind\" :: \"\\'a => dobind\" (\"_\")\\n\"_dobinds\" :: \"[dobind, dobinds] => dobinds\" (\"(_);//(_)\") \"_do\" :: \"[dobinds, \\'a] => \\'a\" (\"(do ((_);//(_))//od)\" 100)\\nsyntax (xsymbols)\\n\"_dobind\" :: \"[pttrn, \\'a] => dobind\" (\"(_ ←/ _)\" 10)\\ntranslations\\n\"_do (_dobinds b bs) e\" == \"_do b (_do bs e)\"\\n\"_do (_nobind b) e\" == \"b >>= (CONST K_bind e)\"\\n\"do x <- a; e od\" == \"a >>= (λx. e)\"\\nSyntax examples:\\nlemma \"do x ← return 1; return (2::nat);\\nreturn x od =\\nreturn 1 >>=\\n(λx. return (2::nat) >>=\\nK_bind (return x))\"\\nlemma \"do x ← return 1; return 2; return x od = return 1\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.3 Syntax'}),\n",
       " Document(page_content='Since the exception monad is a different type, we need to syntactically distinguish it in the syntax.  \\nWe use doE/odE for this, but can re-use most of the productions from do/od above.  \\nsyntax\\n\"_doE\" :: \"[dobinds, \\'a] => \\'a\" (\"(doE ((_);//(_))//odE)\" 100)\\ntranslations\\n\"_doE (_dobinds b bs) e\" == \"_doE b (_doE bs e)\"\\n\"_doE (_nobind b) e\" == \"b >>=E (CONST K_bind e)\"\\n\"doE x <- a; e odE\" == \"a >>=E (λx. e)\"\\nSyntax examples:\\nlemma \"doE x ← returnOk 1; returnOk (2::nat);\\nreturnOk x odE =\\nreturnOk 1 >>=E\\n(λx. returnOk (2::nat) >>=E\\nK_bind (returnOk x))\"\\nlemma \"doE x ← returnOk 1; returnOk 2; returnOk x odE = returnOk 1\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.3.2 Syntax For The Exception Monad'}),\n",
       " Document(page_content='Lifting a normal function into the monad type:\\ndefinition liftM :: \"(\\'a ⇒ \\'b) ⇒ (\\'s,\\'a) nondet_monad ⇒ (\\'s, \\'b) nondet_monad\" where\\n\"liftM f m ≡ do x ← m; return (f x) od\" The same for the exception monad:\\ndefinition liftME :: \"(\\'a ⇒ \\'b) ⇒ (\\'s,\\'e+\\'a) nondet_monad ⇒ (\\'s,\\'e+\\'b) nondet_monad\" where\\n\"liftME f m ≡ doE x ← m; returnOk (f x) odE\"\\nRun a sequence of monads from left to right, ignoring return values.  \\ndefinition sequence_x :: \"(\\'s, \\'a) nondet_monad list ⇒ (\\'s, unit) nondet_monad\" where\\n\"sequence_x xs ≡ foldr (λx y. x >>= (λ_. y)) xs (return ())\"\\n2 Nondeterministic State Monad with Failure Map a monadic function over a list by applying it to each element of the list from left to right, ignoring return values.  \\ndefinition mapM_x :: \"(\\'a ⇒ (\\'s,\\'b) nondet_monad) ⇒ \\'a list ⇒ (\\'s, unit) nondet_monad\" where\\n\"mapM_x f xs ≡ sequence_x (map f xs)\"\\nMap a monadic function with two parameters over two lists, going through both lists simultanously, left to right, ignoring return values.  \\ndefinition zipWithM_x :: \"(\\'a ⇒ \\'b ⇒ (\\'s,\\'c) nondet_monad) ⇒\\n\\'a list ⇒ \\'b list ⇒ (\\'s, unit) nondet_monad\" where\\n\"zipWithM_x f xs ys ≡ sequence_x (zipWith f xs ys)\"\\nThe same three functions as above, but returning a list of return values instead of unit definition sequence :: \"(\\'s, \\'a) nondet_monad list ⇒ (\\'s, \\'a list) nondet_monad\" where\\n\"sequence xs ≡ let mcons = (λp q. p >>= (λx. q >>= (λy. return (x\\\\#y))))\\nin foldr mcons xs (return [])\"\\ndefinition mapM :: \"(\\'a ⇒ (\\'s,\\'b) nondet_monad) ⇒ \\'a list ⇒ (\\'s, \\'b list) nondet_monad\" where\\n\"mapM f xs ≡ sequence (map f xs)\"\\ndefinition zipWithM :: \"(\\'a ⇒ \\'b ⇒ (\\'s,\\'c) nondet_monad) ⇒\\n\\'a list ⇒ \\'b list ⇒ (\\'s, \\'c list) nondet_monad\" where\\n\"zipWithM f xs ys ≡ sequence (zipWith f xs ys)\"\\ndefinition foldM :: \"(\\'b ⇒ \\'a ⇒ (\\'s, \\'a) nondet_monad) ⇒ \\'b list ⇒ \\'a ⇒ (\\'s, \\'a) nondet_monad\" where\\n\"foldM m xs a ≡ foldr (λp q. q >>= m p) xs (return a) \"\\nThe sequence and map functions above for the exception monad, with and without lists of return value definition sequenceE_x :: \"(\\'s, \\'e+\\'a) nondet_monad list ⇒ (\\'s, \\'e+unit) nondet_monad\" where\\n\"sequenceE_x xs ≡ foldr (λx y. doE _ <- x; y odE) xs (returnOk ())\"\\ndefinition mapME_x :: \"(\\'a ⇒ (\\'s,\\'e+\\'b) nondet_monad) ⇒ \\'a list ⇒\\n(\\'s,\\'e+unit) nondet_monad\" where\\n\"mapME_x f xs ≡ sequenceE_x (map f xs)\"\\ndefinition sequenceE :: \"(\\'s, \\'e+\\'a) nondet_monad list ⇒ (\\'s, \\'e+\\'a list) nondet_monad\" where\\n\"sequenceE xs ≡ let mcons = (λp q. p >>=E (λx. q >>=E (λy. returnOk (x\\\\#y))))\\nin foldr mcons xs (returnOk [])\"\\ndefinition mapME :: \"(\\'a ⇒ (\\'s,\\'e+\\'b) nondet_monad) ⇒ \\'a list ⇒\\n(\\'s,\\'e+\\'b list) nondet_monad\" where\\n\"mapME f xs ≡ sequenceE (map f xs)\"\\nFiltering a list using a monadic function as predicate:\\nprimrec filterM :: \"(\\'a ⇒ (\\'s, bool) nondet_monad) ⇒ \\'a list ⇒ (\\'s, \\'a list) nondet_monad\" where\\n\"filterM P [] = return []\"\\n| \"filterM P (x \\\\# xs) = do b <- P x; ys <- filterM P xs; return (if b then (x \\\\# ys) else ys)\\nod\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.4 Library Of Monadic Functions And Combinators'}),\n",
       " Document(page_content='Turning an exception monad into a normal state monad by catching and handling any potential exceptions:\\ndefinition catch :: \"(\\'s, \\'e + \\'a) nondet_monad ⇒\\n(\\'e ⇒ (\\'s, \\'a) nondet_monad) ⇒\\n(\\'s, \\'a) nondet_monad\" (infix \"<catch>\" 10)\\nwhere\\n\"f <catch> handler ≡\\ndo x ← f; case x of Inr b ⇒ return b | Inl e ⇒ handler e od\" Handling exceptions, but staying in the exception monad. The handler may throw a type of exceptions different from the left side.  \\ndefinition handleE\\' :: \"(\\'s, \\'e1 + \\'a) nondet_monad ⇒\\n(\\'e1 ⇒ (\\'s, \\'e2 + \\'a) nondet_monad) ⇒\\n(\\'s, \\'e2 + \\'a) nondet_monad\" (infix \"<handle2>\" 10)\\nwhere\\n\"f <handle2> handler ≡\\ndo v ← f; case v of Inl e ⇒ handler e | Inr v\\' ⇒ return (Inr v\\')\\nod\" A type restriction of the above that is used more commonly in practice: the exception handle (potentially) throws exception of the same type as the left-hand side.  \\ndefinition handleE :: \"(\\'s, \\'x + \\'a) nondet_monad ⇒\\n(\\'x ⇒ (\\'s, \\'x + \\'a) nondet_monad) ⇒\\n(\\'s, \\'x + \\'a) nondet_monad\" (infix \"<handle>\" 10)\\n2 Nondeterministic State Monad with Failure where\\n\"handleE ≡ handleE\\'\"\\nHandling exceptions, and additionally providing a continuation if the left-hand side throws no exception:\\ndefinition handle_elseE :: \"(\\'s, \\'e + \\'a) nondet_monad ⇒\\n(\\'e ⇒ (\\'s, \\'ee + \\'b) nondet_monad) ⇒ (\\'a ⇒ (\\'s, \\'ee + \\'b) nondet_monad) ⇒\\n(\\'s, \\'ee + \\'b) nondet_monad\"\\n(\"_ <handle> _ <else> _\" 10)\\nwhere\\n\"f <handle> handler <else> continue ≡\\ndo v ← f; case v of Inl e ⇒ handler e | Inr v\\' ⇒ continue v\\' od\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.5 Catching And Handling Exceptions'}),\n",
       " Document(page_content='Loops are handled using the following inductive predicate; non-termination is represented using the failure flag of the monad.  \\ninductive set whileLoop_results :: \"(\\'r ⇒ \\'s ⇒ bool) ⇒ (\\'r ⇒ (\\'s, \\'r) nondet_monad) ⇒ (((\\'r × \\'s) option)\\n× ((\\'r × \\'s) option)) set\" for C B\\nwhere\\n\"(None, None) ∈ whileLoop_results C B\"\\n| \"[[ ¬ C r s ]] =⇒ (Some (r, s), Some (r, s)) ∈ whileLoop_results C B\" | \"[[ C r s; snd (B r s) ]] =⇒ (Some (r, s), None) ∈ whileLoop_results C B\" | \"[[ C r s; (r\\', s\\') ∈ fst (B r s); (Some (r\\', s\\'), z) ∈ whileLoop_results C B ]]\\n=⇒ (Some (r, s), z) ∈ whileLoop_results C B\"\\ninductive cases whileLoop_results_cases_valid: \"(Some x, Some y) ∈ whileLoop_results C B\" inductive cases whileLoop_results_cases_fail: \"(Some x, None) ∈ whileLoop_results C B\" inductive simps whileLoop_results_simps: \"(Some x, y) ∈ whileLoop_results C B\" inductive simps whileLoop_results_simps_valid: \"(Some x, Some y) ∈ whileLoop_results C B\" inductive simps whileLoop_results_simps_start_fail [simp]: \"(None, x) ∈ whileLoop_results C B\"\\ninductive whileLoop_terminates :: \"(\\'r ⇒ \\'s ⇒ bool) ⇒ (\\'r ⇒ (\\'s, \\'r) nondet_monad) ⇒ \\'r ⇒ \\'s ⇒ bool\" for C B\\nwhere\\n\"¬ C r s =⇒ whileLoop_terminates C B r s\" | \"[[ C r s; ∀ (r\\', s\\') ∈ fst (B r s). whileLoop_terminates C B r\\' s\\' ]]\\n=⇒ whileLoop_terminates C B r s\" inductive cases whileLoop_terminates_cases: \"whileLoop_terminates C B r s\" inductive simps whileLoop_terminates_simps: \"whileLoop_terminates C B r s\" definition\\n\"whileLoop C B ≡ (λr s.  \\n({(r\\',s\\'). (Some (r, s), Some (r\\', s\\')) ∈ whileLoop_results C B},\\n(Some (r, s), None) ∈ whileLoop_results C B ∨ (¬ whileLoop_terminates C B r s)))\"\\nnotation (output)\\nwhileLoop (\"(whileLoop (_)// (_))\" [1000, 1000] 1000)\\ndefinition whileLoopE :: \"(\\'r ⇒ \\'s ⇒ bool) ⇒ (\\'r ⇒ (\\'s, \\'e + \\'r) nondet_monad)\\n⇒ \\'r ⇒ \\'s ⇒ ((\\'e + \\'r) × \\'s) set × bool\" where\\n\"whileLoopE C body ≡\\nλr. whileLoop (λr s. (case r of Inr v ⇒ C v s | _ ⇒ False)) (lift body) (Inr r)\"\\nnotation (output)\\nwhileLoopE (\"(whileLoopE (_)// (_))\" [1000, 1000] 1000)', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.5.1 Loops'}),\n",
       " Document(page_content='This section defines a Hoare logic for partial correctness for the nondeterministic state monad as well as the exception monad. The logic talks only about the behaviour part of the monad and ignores the failure flag.  \\nThe logic is defined semantically. Rules work directly on the validity predicate. In the nondeterministic state monad, validity is a triple of precondition, monad, and postcondition.  \\nThe precondition is a function from state to bool (a state predicate), the postcondition is a function from return value to state to bool. A triple is valid if for all states that satisfy the precondition, all result values and result states that are returned by the monad satisfy the postcondition. Note that if the computation returns the empty set, the triple is trivially valid. This means assert P does not require us to prove that P holds, but rather allows us to assume P! Proving non-failure is done via separate predicate and calculus (see below).  \\ndefinition valid :: \"(\\'s ⇒ bool) ⇒ (\\'s,\\'a) nondet_monad ⇒ (\\'a ⇒ \\'s ⇒ bool) ⇒ bool\" (\"{|_|}/ _ /{|_|}\")\\nwhere\\n\"{|P|} f {|Q*|} ≡ ∀* s. P s −→ (∀ (r,s\\') ∈ fst (f s). Q r s\\')\"\\nValidity for the exception monad is similar and build on the standard validity above. Instead of one postcondition, we have two: one for normal and one for exceptional results.  \\ndefinition validE :: \"(\\'s ⇒ bool) ⇒ (\\'s, \\'a + \\'b) nondet_monad ⇒\\n(\\'b ⇒ \\'s ⇒ bool) ⇒ (\\'a ⇒ \\'s ⇒ bool) ⇒ bool\"\\n(\"{|_|}/ _ /({|_|},/ {|_|})\")\\nwhere\\n\"{|P|} f {|Q|},{|E*|} ≡ {|*P|} f {| λv s. case v of Inr r ⇒ Q r s | Inl e ⇒ E e s |}\"\\nThe following two instantiations are convenient to separate reasoning for exceptional and normal case.  \\ndefinition validE_R :: \"(\\'s ⇒ bool) ⇒ (\\'s, \\'e + \\'a) nondet_monad ⇒\\n(\\'a ⇒ \\'s ⇒ bool) ⇒ bool\"\\n(\"{|_|}/ _ /{|_|}, -\")\\nwhere\\n\"{|P|} f {|Q|},- ≡ validE P f Q (λx y. True)\"\\ndefinition validE_E :: \"(\\'s ⇒ bool) ⇒ (\\'s, \\'e + \\'a) nondet_monad ⇒\\n(\\'e ⇒ \\'s ⇒ bool) ⇒ bool\"\\n(\"{|_|}/ _ /-, {|_|}\")\\nwhere\\n\"{|P|} f -,{|Q*|} ≡* validE P f (λx y. True) Q\"\\nAbbreviations for trivial preconditions:\\nabbreviation(input)\\ntop :: \"\\'a ⇒ bool\" (\">\")\\nwhere\\n\"> ≡ λ_. True\" abbreviation(input)\\nbottom :: \"\\'a ⇒ bool\" (\"⊥\")\\nwhere\\n\"⊥ ≡ λ_. False\" Abbreviations for trivial postconditions (taking two arguments):\\nabbreviation(input)\\ntoptop :: \"\\'a ⇒ \\'b ⇒ bool\" (\">>\")\\nwhere\\n\"*>> ≡* λ_ _. True\" abbreviation(input)\\nbotbot :: \"\\'a ⇒ \\'b ⇒ bool\" (\"⊥⊥\")\\nwhere\\n\"*⊥⊥ ≡* λ_ _. False\" Lifting ∧ and ∨ over two arguments. Lifting ∧ and ∨ over one argument is already defined (written and and or).  \\ndefinition bipred_conj :: \"(\\'a ⇒ \\'b ⇒ bool) ⇒ (\\'a ⇒ \\'b ⇒ bool) ⇒ (\\'a ⇒ \\'b ⇒ bool)\"\\n(infixl \"And\" 96)\\nwhere\\n\"bipred_conj P Q ≡ λx y. P x y ∧ Q x y\" definition bipred_disj :: \"(\\'a ⇒ \\'b ⇒ bool) ⇒ (\\'a ⇒ \\'b ⇒ bool) ⇒ (\\'a ⇒ \\'b ⇒ bool)\"\\n(infixl \"Or\" 91)\\nwhere\\n\"bipred_disj P Q ≡ λx y. P x y ∨ Q x y\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.6 Hoare Logic 2.6.1 Validity'}),\n",
       " Document(page_content='A monad of type nondet_monad is deterministic iff it returns exactly one state and result and does not fail definition det :: \"(\\'a,\\'s) nondet_monad ⇒ bool\" where\\n\"det f ≡ ∀ s. ∃ r. f s = ({r},False)\"\\nA deterministic nondet_monad can be turned into a normal state monad:\\ndefinition the_run_state :: \"(\\'s,\\'a) nondet_monad ⇒ \\'s ⇒ \\'a × \\'s\" where\\n\"the_run_state M ≡ λs. THE s\\'. fst (M s) = {s\\'}\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.6.2 Determinism'}),\n",
       " Document(page_content='With the failure flag, we can formulate non-failure separately from validity. A monad m does not fail under precondition P, if for no start state in that precondition it sets the failure flag.  \\ndefinition no_fail :: \"(\\'s ⇒ bool) ⇒ (\\'s,\\'a) nondet_monad ⇒ bool\" where\\n\"no_fail P m ≡ ∀ s. P s *−→ ¬* (snd (m s))\"\\nIt is often desired to prove non-failure and a Hoare triple simulataneously, as the reasoning is often similar. The following definitions allow such reasoning to take place.  \\ndefinition validNF ::\"(\\'s ⇒ bool) ⇒ (\\'s,\\'a) nondet_monad ⇒ (\\'a ⇒ \\'s ⇒ bool) ⇒ bool\"\\n(\"{|_|}/ _ /{|_|}!\")\\nwhere\\n\"validNF P f Q ≡ valid P f Q ∧ no_fail P f\" definition validE_NF :: \"(\\'s ⇒ bool) ⇒ (\\'s, \\'a + \\'b) nondet_monad ⇒\\n(\\'b ⇒ \\'s ⇒ bool) ⇒ (\\'a ⇒ \\'s ⇒ bool) ⇒ bool\"\\n(\"{|_|}/ _ /({|_|},/ {|_|}!)\")\\nwhere\\n\"validE_NF P f Q E ≡ validE P f Q E ∧ no_fail P f\" lemma validE_NF_alt_def:\\n\"{| P |} B {| Q |},{| E |}! = {| P |} B {| λv s. case v of Inl e ⇒ E e s | Inr r ⇒ Q r s |}!\"\\nUsually, well-formed monads constructed from the primitives above will have the following property:\\nif they return an empty set of results, they will have the failure flag set.  \\ndefinition empty_fail :: \"(\\'s,\\'a) nondet_monad ⇒ bool\" where\\n\"empty_fail m ≡ ∀ s. fst (m s) = {} −→ snd (m s)\"\\nUseful in forcing otherwise unknown executions to have the empty_fail property.  \\ndefinition mk_ef :: \"\\'a set × bool ⇒ \\'a set × bool\" where\\n\"mk_ef S ≡ (fst S, fst S = {} ∨ snd S)\"', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.6.3 Non-Failure'}),\n",
       " Document(page_content='The following predicates no_throw and no_return allow reasoning that functions in the exception monad either do no throw an exception or never return normally.  \\ndefinition \"no_throw P A *≡ {|* P |} A {| λ_ _. True |},{| λ_ _. False |}\"\\ndefinition \"no_return P A *≡ {|* P |} A {|λ_ _. False|},{|λ_ _. True |}\"\\nend', metadata={'Paragraph': '2 Nondeterministic State Monad With Failure', 'Section': '2.7 Basic Exception Reasoning'}),\n",
       " Document(page_content='theory Enumeration imports \"~~/src/HOL/Main\" begin abbreviation\\n\"enum ≡ enum_class.enum\" abbreviation\\n\"enum_all ≡ enum_class.enum_all\" abbreviation\\n\"enum_ex ≡ enum_class.enum_ex\" primrec the_index :: \"\\'a list ⇒ \\'a ⇒ nat\" where\\n\"the_index (x \\\\# xs) y = (if x = y then 0 else Suc (the_index xs y))\"\\nlemma the_index_bounded:\\n\"x ∈ set xs =⇒ the_index xs x < length xs\" lemma nth_the_index:\\n\"x ∈ set xs =⇒ xs ! the_index xs x = x\" lemma distinct_the_index_is_index[simp]:\\n\"[[ distinct xs ; n < length xs ]] =⇒ the_index xs (xs ! n) = n\" lemma the_index_last_distinct:\\n\"distinct xs ∧ xs 6= [] =⇒ the_index xs (last xs) = length xs - 1\" context enum begin lemmas enum_surj[simp] = enum_UNIV declare enum_distinct[simp]\\nlemma enum_nonempty[simp]: \"(enum :: \\'a list) 6= []\"\\ndefinition maxBound :: \\'a where\\n\"maxBound ≡ last enum\" definition minBound :: \\'a where\\n\"minBound ≡ hd enum\" definition toEnum :: \"nat ⇒ \\'a\" where \"toEnum n ≡ if n < length (enum :: \\'a list) then enum ! n else the None\" definition fromEnum :: \"\\'a ⇒ nat\" where \"fromEnum x ≡ the_index enum x\" 3 Enumerations lemma maxBound_is_length:\\n\"fromEnum maxBound = length (enum :: \\'a list) - 1\" lemma maxBound_less_length:\\n\"(x ≤ fromEnum maxBound) = (x < length (enum :: \\'a list))\"\\nlemma maxBound_is_bound [simp]:\\n\"fromEnum x ≤ fromEnum maxBound\" lemma to_from_enum [simp]:\\nfixes x :: \\'a shows \"toEnum (fromEnum x) = x\" lemma from_to_enum [simp]:\\n\"x ≤ fromEnum maxBound =⇒ fromEnum (toEnum x) = x\" lemma map_enum:\\nfixes x :: \\'a shows \"map f enum ! fromEnum x = f x\" definition assocs :: \"(\\'a ⇒ \\'b) ⇒ (\\'a × \\'b) list\" where\\n\"assocs f ≡ map (λx. (x, f x)) enum\" end lemmas enum_bool = enum_bool_def lemma fromEnumTrue [simp]: \"fromEnum True = 1\" lemma fromEnumFalse [simp]: \"fromEnum False = 0\" class enum_alt =\\nfixes enum_alt :: \"nat ⇒ \\'a option\" class enumeration_alt = enum_alt +\\nassumes enum_alt_one_bound:\\n\"enum_alt x = (None :: \\'a option) =⇒ enum_alt (Suc x) = (None :: \\'a option)\"\\nassumes enum_alt_surj: \"range enum_alt ∪ {None} = UNIV\"\\nassumes enum_alt_inj:\\n\"(enum_alt x :: \\'a option) = enum_alt y =⇒ (x = y) ∨ (enum_alt x = (None :: \\'a option))\"\\nbegin lemma enum_alt_inj_2:\\n\"[[ enum_alt x = (enum_alt y :: \\'a option);\\nenum_alt x 6= (None :: \\'a option) ]]\\n=⇒ x = y\" lemma enum_alt_surj_2:\\n\"∃ x. enum_alt x = Some y\" end definition alt_from_ord :: \"\\'a list ⇒ nat ⇒ \\'a option\" where\\n\"alt_from_ord L ≡ λn. if (n < length L) then Some (L ! n) else None\" lemma handy_enum_lemma1: \"((if P then Some A else None) = None) = (¬ P)\"\\nlemma handy_enum_lemma2: \"Some x ∈/ empty \\' S\"\\nlemma handy_enum_lemma3: \"((if P then Some A else None) = Some B) = (P ∧ (A = B))\"\\nclass enumeration_both = enum_alt + enum +\\nassumes enum_alt_rel: \"enum_alt = alt_from_ord enum\" instance enumeration_both < enumeration_alt instantiation bool :: enumeration_both begin definition enum_alt_bool: \"enum_alt ≡ alt_from_ord [False, True]\"\\ninstance end definition toEnumAlt :: \"nat ⇒ (\\'a :: enum_alt)\" where\\n\"toEnumAlt n ≡ the (enum_alt n)\"\\ndefinition fromEnumAlt :: \"(\\'a :: enum_alt) ⇒ nat\" where\\n\"fromEnumAlt x ≡ THE n. enum_alt n = Some x\" definition upto_enum :: \"(\\'a :: enumeration_alt) ⇒ \\'a ⇒ \\'a list\" (\"(1[_.e._])\") where\\n\"upto_enum n m ≡ map toEnumAlt [fromEnumAlt n ..< Suc (fromEnumAlt m)]\"\\nlemma fromEnum_alt_red[simp]:\\n\"fromEnumAlt = (fromEnum :: (\\'a :: enumeration_both) ⇒ nat)\"\\nlemma toEnum_alt_red[simp]:\\n\"toEnumAlt = (toEnum :: nat ⇒ (\\'a :: enumeration_both))\"\\nlemma upto_enum_red:\\n\"[(n :: (\\'a :: enumeration_both)) .e. m] = map toEnum [fromEnum n ..< Suc (fromEnum m)]\"\\ninstantiation nat :: enumeration_alt begin definition enum_alt_nat: \"enum_alt ≡ Some\" instance end lemma toEnumAlt_nat[simp]: \"toEnumAlt = id\" lemma fromEnumAlt_nat[simp]: \"fromEnumAlt = id\" lemma upto_enum_nat[simp]: \"[n .e. m] = [n ..< Suc m]\"\\ndefinition zipE1 :: \"(\\'a :: enum_alt) ⇒ \\'b list ⇒ (\\'a × \\'b) list\" where\\n\"zipE1 x L ≡ zip (map toEnumAlt [(fromEnumAlt x) ..< (fromEnumAlt x) + length L]) L\"\\ndefinition zipE2 :: \"(\\'a :: enum_alt) ⇒ \\'a ⇒ \\'b list ⇒ (\\'a × \\'b) list\" where\\n\"zipE2 x xn L ≡ zip (map (λn. toEnumAlt ((fromEnumAlt x) + ((fromEnumAlt xn) - (fromEnumAlt x))\\n* n)) [0 ..< length L]) L\" definition zipE3 :: \"\\'a list ⇒ (\\'b :: enum_alt) ⇒ (\\'a × \\'b) list\" where\\n\"zipE3 L x ≡ zip L (map toEnumAlt [(fromEnumAlt x) ..< (fromEnumAlt x) + length L])\"\\ndefinition zipE4 :: \"\\'a list ⇒ (\\'b :: enum_alt) ⇒ \\'b ⇒ (\\'a × \\'b) list\" where\\n\"zipE4 L x xn ≡ zip L (map (λn. toEnumAlt ((fromEnumAlt x) + ((fromEnumAlt xn) - (fromEnumAlt x)) * n)) [0 ..< length L])\"\\nlemma handy_lemma: \"a = Some b =⇒ the a = b\" lemma to_from_enum_alt[simp]:\\n\"toEnumAlt (fromEnumAlt x) = (x :: (\\'a :: enumeration_alt))\"\\nend theory WordLib imports NICTACompat SignedWords begin lemma shiftl_power:\\n\"(shiftl1 ^^ x) (y::\\'a::len word) = 2 ^ x * y\" lemma to_bl_use_of_bl:\\n\"(to_bl w = bl) = (w = of_bl bl ∧ length bl = length (to_bl w))\"\\nlemmas of_bl_reasoning = to_bl_use_of_bl of_bl_append lemma uint_of_bl_is_bl_to_bin:\\n\"length l≤len_of TYPE(\\'a) =⇒\\nuint ((of_bl::bool list⇒ (\\'a :: len) word) l) = bl_to_bin l\" lemma bin_to_bl_or:\\n\"bin_to_bl n (a OR b) = map2 (op ∨) (bin_to_bl n a) (bin_to_bl n b)\"\\nlemma word_ops_nth [simp]:\\nshows word_or_nth: \"(x || y) !! n = (x !! n ∨ y !! n)\" and word_and_nth: \"(x && y) !! n = (x !! n ∧ y !! n)\" and word_xor_nth: \"(x xor y) !! n = (x !! n 6= y !! n)\"\\nlemma word_nth_1 [iff]:\\n\"(1::\\'a::len word) !! n = (n = 0)\"\\nlemma \"1 < (1024::32 word) ∧ 1 ≤ (1024::32 word)\"\\nlemma and_not_mask: \"w AND NOT mask n = (w >> n) << n\" lemma and_mask: \"w AND mask n = (w << (size w - n)) >> (size w - n)\"\\nlemma AND_twice:\\n\"(w && m) && m = w && m\" lemma nth_w2p_same: \"(2^n :: \\'a :: len word) !! n = (n < len_of TYPE(\\'a::len))\" lemma p2_gt_0: \"(0 < (2 ^ n :: \\'a :: len word)) = (n < len_of TYPE(\\'a))\" lemmas uint_2p_alt = uint_2p [unfolded p2_gt_0]\\nlemma shiftr_div_2n_w: \"n < size w =⇒ w >> n = w div (2^n :: \\'a :: len word)\"\\nlemmas less_def = less_eq [symmetric]\\nlemmas le_def = not_less [symmetric, where ?\\'a = nat]\\nlemmas p2_eq_0 = trans [OF eq_commute iffD2 [OF Not_eq_iff p2_gt_0, folded le_def, unfolded word_gt_0 not_not]]\\nlemma neg_mask_is_div\\':\\n\"n < size w =⇒ w AND NOT mask n = ((w div (2 ^ n)) * (2 ^ n))\"\\nlemma neg_mask_is_div: \"w AND NOT mask n = ((w div (2 ^ n)) * (2 ^ n))\"\\nlemma and_mask_arith\\':\\n\"0 < n =⇒ w AND mask n = ((w * (2 ^ (size w - n))) div (2 ^ (size w - n)))\"\\nlemma mask_0 [simp]: \"mask 0 = 0\" lemmas p2len = iffD2 [OF p2_eq_0 order_refl] lemma and_mask_arith:\\n\"w AND mask n = ((w * (2 ^ (size w - n))) div (2 ^ (size w - n)))\"\\nlemma mask_2pm1: \"mask n = 2 ^ n - 1\" lemma is_aligned_AND_less_0:\\n\"u && mask n = 0 =⇒ v < 2^n =⇒ u && v = 0\" lemma len_0_eq: \"len_of (TYPE(\\'a :: len0)) = 0 ==> (x :: \\'a :: len0 word) = y\" lemma le_shiftr1: \"u <= v ==> shiftr1 u <= shiftr1 v\" lemma le_shiftr: \"u ≤ v =⇒ u >> (n :: nat) ≤ (v :: \\'a :: len0 word) >> n\" lemma shiftr_mask_le: \"n <= m ==> mask n >> m = 0\" lemmas shiftr_mask = order_refl [THEN shiftr_mask_le, simp]\\nlemma word_leI: \"(!!n::nat. n < size (u::\\'a::len0 word)\\n==> u !! n ==> (v::\\'a::len0 word) !! n) ==> u <= v\" 3 Enumerations lemma le_mask_iff: \"(w ≤ mask n) = (w >> n = 0)\"\\nlemma and_mask_eq_iff_shiftr_0: \"(w AND mask n = w) = (w >> n = 0)\" lemmas and_mask_eq_iff_le_mask = trans\\n[OF and_mask_eq_iff_shiftr_0 le_mask_iff [THEN sym]]\\nlemma one_bit_shiftl: \"set_bit 0 n True = (1 :: \\'a :: len word) << n\" lemmas one_bit_pow = trans [OF one_bit_shiftl shiftl_1] lemma bin_sc_minus: \"0 < n ==> bin_sc (Suc (n - 1)) b i = bin_sc n b i\" lemmas bin_sc_minus_simps =\\nbin_sc_simps (2,3,4) [THEN [2] trans, OF bin_sc_minus [THEN sym]]\\nlemma NOT_eq: \"NOT (x :: \\'a :: len word) = - x - 1\" lemma NOT_mask: \"NOT (mask n :: \\'a :: len word) = - (2 ^ n)\"\\nlemma power_2_pos_iff:\\n\"(2 ^ n > (0 :: \\'a :: len word)) = (n < len_of TYPE (\\'a))\"\\nlemma le_m1_iff_lt: \"(x > (0 :: \\'a :: len word)) = ((y ≤ x - 1) = (y < x))\"\\nlemmas gt0_iff_gem1 =\\niffD1 [OF iffD1 [OF eq_left_commute le_m1_iff_lt] order_refl]\\nlemmas power_2_ge_iff = trans [OF gt0_iff_gem1 [THEN sym] power_2_pos_iff]\\nlemma le_mask_iff_lt_2n:\\n\"n < len_of TYPE (\\'a) = (((w :: \\'a :: len word) ≤ mask n) = (w < 2 ^ n))\"\\nlemmas mask_lt_2pn =\\nle_mask_iff_lt_2n [THEN iffD1, THEN iffD1, OF _ order_refl]\\nlemma mask_eq_iff_w2p_alt:\\n\"n < size (w::\\'a::len word) ==> (w AND mask n = w) = (w < 2 ^ n)\"\\nlemma and_mask_less_size_alt: \"n < size x ==> x AND mask n < 2 ^ n\" lemma bang_eq:\\nfixes x :: \"\\'a::len0 word\" shows \"(x = y) = (∀ n. x !! n = y !! n)\"\\ndeclare of_nat_power [simp] declare of_nat_mult [simp] lemma word_unat_power:\\n\"(2 :: (\\'a :: len) word) ^ n = of_nat (2 ^ n)\"\\nlemma of_nat_mono_maybe:\\nfixes Y :: \"nat\" assumes xlt: \"X < 2 ^ len_of TYPE (\\'a :: len)\"\\nshows \"(Y < X) =⇒ of_nat Y < (of_nat X :: \\'a :: len word)\"\\nlemma shiftl_over_and_dist:\\nfixes a::\"\\'a::len word\" shows \"(a AND b) << c = (a << c) AND (b << c)\"\\nlemma shiftr_over_and_dist:\\nfixes a::\"\\'a::len word\" shows \"a AND b >> c = (a >> c) AND (b >> c)\"\\nlemma sshiftr_over_and_dist:\\nfixes a::\"\\'a::len word\" shows \"a AND b >>> c = (a >>> c) AND (b >>> c)\"\\nlemma shiftl_over_or_dist:\\nfixes a::\"\\'a::len word\" shows \"a OR b << c = (a << c) OR (b << c)\"\\nlemma shiftr_over_or_dist:\\nfixes a::\"\\'a::len word\" shows \"a OR b >> c = (a >> c) OR (b >> c)\"\\nlemma sshiftr_over_or_dist:\\nfixes a::\"\\'a::len word\" shows \"a OR b >>> c = (a >>> c) OR (b >>> c)\"\\nlemmas shift_over_ao_dists =\\nshiftl_over_or_dist shiftr_over_or_dist sshiftr_over_or_dist shiftl_over_and_dist shiftr_over_and_dist sshiftr_over_and_dist lemma shiftl_shiftl:\\nfixes a::\"\\'a::len word\" shows \"a << b << c = a << (b + c)\"\\nlemma shiftr_shiftr:\\nfixes a::\"\\'a::len word\" shows \"a >> b >> c = a >> (b + c)\"\\nlemma shiftl_shiftr1:\\nfixes a::\"\\'a::len word\" shows \"c ≤ b =⇒\\na << b >> c =\\na AND (mask (size a - b)) << (b - c)\"\\nlemma shiftl_shiftr2:\\nfixes a::\"\\'a::len word\" shows \"b < c =⇒\\na << b >> c =\\n(a >> (c - b)) AND (mask (size a - c))\"\\nlemma shiftr_shiftl1:\\nfixes a::\"\\'a::len word\" shows \"c ≤ b =⇒\\na >> b << c = (a >> (b - c)) AND\\n(NOT mask c)\"\\nlemma shiftr_shiftl2:\\n3 Enumerations fixes a::\"\\'a::len word\" shows \"b < c =⇒\\na >> b << c = (a << (c - b)) AND\\n(NOT mask c)\"\\nlemmas multi_shift_simps =\\nshiftl_shiftl shiftr_shiftr shiftl_shiftr1 shiftl_shiftr2 shiftr_shiftl1 shiftr_shiftl2 lemma word_and_max_word:\\nfixes a::\"\\'a::len word\" shows \"x = max_word =⇒ a AND x = a\" lemma word_and_1:\\nfixes x::\"\\'a::len word\" shows \"(x AND 1) = (if x!!0 then 1 else 0)\"\\nlemma word_and_1_bl:\\nfixes x::\"\\'a::len word\" shows \"(x AND 1) = of_bl [x !! 0]\"\\nlemma word_1_and_bl:\\nfixes x::\"\\'a::len word\" shows \"(1 AND x) = of_bl [x !! 0]\"\\nnotation (input)\\ntest_bit (\"testBit\")\\ndefinition w2byte :: \"\\'a :: len word ⇒ 8 word\" where \"w2byte ≡ ucast\" lemma scast_scast_id\\':\\nfixes x :: \"(\\'a::len) word\" assumes is_up: \"is_up (scast :: \\'a word ⇒ (\\'b::len) word)\"\\nshows \"scast (scast x :: \\'b word) = (x :: \\'a word)\"\\nlemma scast_scast_id [simp]:\\n\"scast (scast x :: (\\'a::len) signed word) = (x :: \\'a word)\"\\n\"scast (scast y :: (\\'a::len) word) = (y :: \\'a signed word)\"\\nlemma scast_ucast_id [simp]:\\n\"scast (ucast (x :: \\'a::len word) :: \\'a signed word) = x\" lemma ucast_scast_id [simp]:\\n\"ucast (scast (x :: \\'a::len signed word) :: \\'a word) = x\" lemma scast_of_nat [simp]:\\n\"scast (of_nat x :: \\'a::len signed word) = (of_nat x :: \\'a word)\"\\nlemma ucast_of_nat:\\n\"is_down (ucast :: (\\'a :: len) word ⇒ (\\'b :: len) word)\\n=⇒ ucast (of_nat n :: \\'a word) = (of_nat n :: \\'b word)\"\\nlemma word32_sint_1[simp]:\\n\"sint (1::word32) = 1\" lemma sint_1 [simp]:\\n\"sint (1::\\'a::len word) = (if len_of TYPE(\\'a) = 1 then -1 else 1)\"\\nlemma scast_1\\':\\n\"(scast (1::\\'a::len word) :: \\'b::len word) =\\n(word_of_int (sbintrunc (len_of TYPE(\\'a::len) - Suc 0) (1::int)))\"\\nlemma scast_1 [simp]:\\n\"(scast (1::\\'a::len word) :: \\'b::len word) =\\n(if len_of TYPE(\\'a) = 1 then -1 else 1)\"\\nlemma scast_eq_scast_id [simp]:\\n\"((scast (a :: \\'a::len signed word) :: \\'a word) = scast b) = (a = b)\"\\nlemma ucast_eq_ucast_id [simp]:\\n\"((ucast (a :: \\'a::len word) :: \\'a signed word) = ucast b) = (a = b)\"\\nlemma scast_ucast_norm [simp]:\\n\"(ucast (a :: \\'a::len word) = (b :: \\'a signed word)) = (a = scast b)\"\\n\"((b :: \\'a signed word) = ucast (a :: \\'a::len word)) = (a = scast b)\"\\nlemma of_bl_drop:\\n\"of_bl (drop n xs) = (of_bl xs && mask (length xs - n))\"\\nlemma of_int_uint [simp]:\\n\"of_int (uint x) = x\" lemma shiftr_mask2:\\n\"n ≤ len_of TYPE(\\'a) =⇒ (mask n >> m :: (\\'a :: len) word) = mask (n - m)\"\\ncorollary word_plus_and_or_coroll:\\n\"x && y = 0 =⇒ x + y = x || y\" corollary word_plus_and_or_coroll2:\\n\"(x && w) + (x && ~~ w) = x\" lemma less_le_mult_nat\\':\\n\"w * c < b * c ==> 0 ≤ c ==> Suc w * c ≤ b * (c::nat)\"\\nlemmas less_le_mult_nat = less_le_mult_nat\\'[simplified distrib_right, simplified] class signed_div =\\nfixes sdiv :: \"\\'a ⇒ \\'a ⇒ \\'a\" (infixl \"sdiv\" 70) fixes smod :: \"\\'a ⇒ \\'a ⇒ \\'a\" (infixl \"smod\" 70)\\ninstantiation int :: signed_div begin definition \"(a :: int) sdiv b ≡ sgn (a * b) * (abs a div abs b)\" definition \"(a :: int) smod b ≡ a - (a sdiv b) * b\" instance end instantiation word :: (len) signed_div begin definition \"(a :: (\\'a::len) word) sdiv b = word_of_int (sint a sdiv sint b)\" definition \"(a :: (\\'a::len) word) smod b = word_of_int (sint a smod sint b)\"\\ninstance end lemma\\n\"( 4 :: word32) sdiv 4 = 1\"\\n\"(-4 :: word32) sdiv 4 = -1\"\\n\"(-3 :: word32) sdiv 4 = 0\" \"( 3 :: word32) sdiv -4 = 0\"\\n\"(-3 :: word32) sdiv -4 = 0\"\\n\"(-5 :: word32) sdiv -4 = 1\"\\n\"( 5 :: word32) sdiv -4 = -1\"  \\n| \"( 4 :: word32) smod      | 4 =   | 0\"   |\\n|---------------------------|-------|------|\\n| \"( 3 :: word32) smod      | 4 =   | 3\"   |\\n| \"(-3 :: word32) smod      | 4 =   | -3\"  |\\n| \"( 3 :: word32) smod -4 = | 3\"    |      |\\n| \"(-3 :: word32) smod -4 = | -3\"   |      |\\n| \"(-5 :: word32) smod -4 = | -1\"   |      |\\n| \"( 5 :: word32) smod -4 = | 1\"    |      |  \\nend', metadata={'Paragraph': '3 Enumerations'}),\n",
       " Document(page_content='theory WordEnum imports Enumeration WordLib begin instantiation word :: (len) enum begin definition\\n\"(enum_class.enum :: (\\'a :: len) word list) ≡ map of_nat [0 ..< 2 ^ len_of TYPE(\\'a)]\"\\ndefinition\\n\"enum_class.enum_all (P :: (\\'a :: len) word ⇒ bool) ←→ Ball UNIV P\"\\ndefinition\\n\"enum_class.enum_ex (P :: (\\'a :: len) word ⇒ bool) ←→ Bex UNIV P\"\\ninstance end lemma fromEnum_unat[simp]: \"fromEnum (x :: (\\'a :: len) word) = unat x\" lemma length_word_enum: \"length (enum :: (\\'a :: len) word list) = 2 ^ len_of TYPE(\\'a)\"\\nlemma toEnum_of_nat[simp]: \"n < 2 ^ len_of TYPE(\\'a) =⇒ ((toEnum n) :: (\\'a :: len) word) = of_nat n\" declare of_nat_diff [simp]\\ndeclare word_pow_0 [simp]\\nlemma \"(maxBound :: (\\'a :: len) word) = -1\" lemma \"(minBound :: (\\'a :: len) word) = 0\" instantiation word :: (len) enumeration_both begin definition enum_alt_word_def: \"enum_alt ≡ alt_from_ord (enum :: (\\'a :: len) word list)\"\\ninstance end definition upto_enum_step :: \"word32 ⇒ word32 ⇒ word32 ⇒ word32 list\" (\"[_ , _ .e. _]\")\\nwhere\\n\"upto_enum_step a b c ≡\\nif c < a then [] else map (λx. a + x * (b - a)) [0 .e. (c - a) div (b - a)]\"\\n4 Enumeration instances for Words end', metadata={'Paragraph': '4 Enumeration Instances For Words'}),\n",
       " Document(page_content='theory WordSetup imports WordEnum DistinctProp begin This theory defines the standard platform-specific word size and alignment.  \\ndefinition word_bits :: nat where\\n\"word_bits ≡ len_of TYPE(32)\"\\ndefinition word_size :: \"\\'a :: numeral\" where\\n\"word_size ≡ 4\" lemma word_bits_conv:\\n\"word_bits = 32\" lemma word_bits_word_size_conv:\\n\"word_bits = word_size * 8\" definition is_aligned :: \"\\'a :: len word ⇒ nat ⇒ bool\" where \"is_aligned ptr n ≡ 2^n dvd unat ptr\" definition ptr_add :: \"word32 ⇒ nat ⇒ word32\" where \"ptr_add ptr n ≡ ptr + of_nat n\" definition complement :: \"(\\'a :: len) word ⇒ \\'a word\" where\\n\"complement x ≡ x xor -1\" definition alignUp :: \"\\'a::len word ⇒ nat ⇒ \\'a word\" where\\n\"alignUp x n ≡ x + 2 ^ n - 1 && complement (2 ^ n - 1)\"\\nend', metadata={'Paragraph': '5 Machine Word Setup'}),\n",
       " Document(page_content='theory Platform imports\\n\"../../lib/Lib\"\\n\"../../lib/WordEnum\" begin This theory lists platform-specific types and basic constants, in particular the types of interrupts and physical addresses, constants for the kernel location, the offsets between physical and virtual kernel addresses, as well as the range of IRQs on the platform.  \\ntype synonym irq = word8 type synonym paddr = word32 abbreviation \"toPAddr ≡ id\" abbreviation \"fromPAddr ≡ id\" definition pageColourBits :: nat where\\n\"pageColourBits ≡ 2\" definition cacheLineBits :: nat where\\n\"cacheLineBits = 5\" definition cacheLine :: nat where\\n\"cacheLine = 2^cacheLineBits\" definition kernelBase_addr :: word32 where\\n\"kernelBase_addr ≡ 0xf0000000\" definition physBase :: word32 where\\n\"physBase ≡ 0x80000000\" definition physMappingOffset :: word32 where\\n\"physMappingOffset ≡ kernelBase_addr - physBase\" definition ptrFromPAddr :: \"paddr ⇒ word32\" where\\n\"ptrFromPAddr paddr ≡ paddr + physMappingOffset\" definition addrFromPPtr :: \"word32 ⇒ paddr\" where \"addrFromPPtr pptr ≡ pptr - physMappingOffset\" definition minIRQ :: \"irq\" where\\n\"minIRQ ≡ 0\" 6 Platform Definitions definition maxIRQ :: \"irq\" where\\n\"maxIRQ ≡ 63\" end', metadata={'Paragraph': '6 Platform Definitions'}),\n",
       " Document(page_content='theory ARMMachineTypes imports\\n\"../../lib/Enumeration\"\\n\"../../lib/WordSetup\"\\n\"../../lib/wp/NonDetMonad\"\\n\"../machine/Platform\" begin An implementation of the machine\\'s types, defining register set and some observable machine state.', metadata={'Paragraph': '7 Arm Machine Types'}),\n",
       " Document(page_content='datatype register =\\nR0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8 | R9 | SL | FP | IP | SP\\n| LR\\n| LR_svc | FaultInstruction | CPSR\\ntype synonym machine_word = \"word32\" consts initContext :: \"(register * machine_word) list\" consts sanitiseRegister :: \"register ⇒ machine_word ⇒ machine_word\" definition\\n\"capRegister ≡ R0\" definition\\n\"msgInfoRegister ≡ R1\" definition\\n\"msgRegisters ≡ [R2 .e. R5]\"\\ndefinition\\n\"badgeRegister ≡ R0\" definition\\n\"frameRegisters ≡ FaultInstruction \\\\# SP \\\\# CPSR \\\\# [R0, R1] @ [R8 .e. IP]\"\\ndefinition\\n\"gpRegisters ≡ [R2, R3, R4, R5, R6, R7, LR]\"\\ndefinition\\n\"exceptionMessage ≡ [FaultInstruction, SP, CPSR]\"\\ndefinition\\n\"syscallMessage ≡ [R0 .e. R7] @ [FaultInstruction, SP, LR, CPSR]\"\\ndefs initContext_def:\\n\"initContext≡ [(CPSR,0x150)]\"\\ndefs sanitiseRegister_def:\\n\"sanitiseRegister x0 v≡ (case x0 of CPSR ⇒ (v && 0xf8000000) || 0x150 | _ ⇒ v\\n)\"', metadata={'Paragraph': '7 Arm Machine Types', 'Section': '7.1 Types'}),\n",
       " Document(page_content='Most of the machine state is left underspecified at this level. We know it exists, we will declare some interface functions, but at this level we do not have access to how this state is transformed or what effect it has on the machine.  \\ntypedecl machine_state_rest The exclusive monitors state is observable in user mode. The type for this is the type used in the Cambridge HOL4 ARM model.  \\ntype synonym exclusive_monitors = \"(word32 ⇒ bool) list × (word32 × nat ⇒ bool)\"\\nThe full machine state is the state observable by the kernel plus the underspecified rest above. The observable parts are the interrupt controller (which IRQs are masked) and the memory of the machine. The latter is shadow state: kernel memory is kept in a separate, more abstract datatype; user memory is reflected down to the underlying memory of the machine.  \\nrecord machine_state =\\nirq_masks :: \"irq ⇒ bool\" irq_state :: nat underlying_memory :: \"word32 ⇒ word8\" exclusive_state :: exclusive_monitors machine_state_rest :: machine_state_rest consts irq_oracle :: \"nat ⇒ word8\" The machine monad is used for operations on the state defined above.  \\ntype synonym \\'a machine_monad = \"(machine_state, \\'a) nondet_monad\" translations\\n(type) \"\\'c machine_monad\" <= (type) \"(machine_state, \\'c) nondet_monad\" After kernel initialisation all IRQs are masked.  \\ndefinition\\n\"init_irq_masks ≡ λ_. True\" The initial contents of the user-visible memory is 0.  \\ndefinition init_underlying_memory :: \"word32 ⇒ word8\" where\\n\"init_underlying_memory ≡ λ_. 0\" The initial exclusive state is the same constant that clearExMonitor defaults it to.  \\nconsts default_exclusive_state :: exclusive_monitors We leave open the underspecified rest of the machine state in the initial state.  \\ndefinition init_machine_state :: machine_state where\\n\"init_machine_state ≡ (| irq_masks = init_irq_masks, irq_state = 0, underlying_memory = init_underlying_memory, exclusive_state = default_exclusive_state, machine_state_rest = undefined |)\"\\ntype synonym hardware_asid = \"word8\" definition HardwareASID :: \"hardware_asid ⇒ hardware_asid\" where HardwareASID_def[simp]:\\n\"HardwareASID ≡ id\" definition fromHWASID :: \"hardware_asid ⇒ hardware_asid\" where fromHWASID_def[simp]:\\n\"fromHWASID ≡ id\" definition fromHWASID_update :: \"(hardware_asid ⇒ hardware_asid) ⇒ hardware_asid ⇒ hardware_asid\" where fromHWASID_update_def[simp]:\\n\"fromHWASID_update f y ≡ f y\" abbreviation (input)\\nHardwareASID_trans :: \"(word8) ⇒ hardware_asid\" (\"HardwareASID\\'_ (| fromHWASID= _ |)\")\\nwhere\\n\"HardwareASID_ (| fromHWASID= v0 |) == HardwareASID v0\" datatype vmpage_size =\\nARMSmallPage | ARMLargePage | ARMSection | ARMSuperSection datatype vmfault_type =\\nARMDataAbort | ARMPrefetchAbort definition pageBits :: \"nat\" 7 ARM Machine Types where\\n\"pageBits ≡ 12\" definition pageBitsForSize :: \"vmpage_size ⇒ nat\" where\\n\"pageBitsForSize x0≡ (case x0 of ARMSmallPage ⇒ 12 | ARMLargePage ⇒ 16 | ARMSection ⇒ 20 | ARMSuperSection ⇒ 24\\n)\"\\nend', metadata={'Paragraph': '7 Arm Machine Types', 'Section': '7.2 Machine State'}),\n",
       " Document(page_content='theory MachineTypes imports ARMMachineTypes begin We select ARM based machine types by importing them above.  \\nend', metadata={'Paragraph': '8 Machine Types'}),\n",
       " Document(page_content='theory Event_H imports \"../machine/MachineTypes\" begin These are the user-level and machine generated events the kernel reacts to.  \\ndatatype syscall =\\nSysSend | SysNBSend | SysCall | SysWait | SysReply | SysReplyWait | SysYield datatype event =\\nSyscallEvent syscall | UnknownSyscall nat | UserLevelFault machine_word machine_word | Interrupt | VMFaultEvent vmfault_type end 10 Common, Architecture-Specific Data', metadata={'Paragraph': '9 Kernel Events'}),\n",
       " Document(page_content='theory ARM_Structs_B imports \"~~/src/HOL/Main\" begin datatype arm_vspace_region_use =\\nArmVSpaceUserRegion | ArmVSpaceInvalidRegion | ArmVSpaceKernelWindow | ArmVSpaceDeviceWindow end', metadata={'Paragraph': 'Types'}),\n",
       " Document(page_content='theory ARM_Machine_A\\nimports\\n\"../../lib/WordSetup\" \"../../lib/wp/NonDetMonad\"\\n\"../machine/ARMMachineTypes\" begin The specification is written with abstract type names for object references, user pointers, word-based data, cap references, and so on. This theory provides an instantiation of these names to concrete types for the ARM architecture. Other architectures may have slightly different instantations.  \\ntype synonym obj_ref = machine_word type synonym vspace_ref = machine_word type synonym data_offset = \"12 word\"  \\n| type synonym obj_ref     | = machine_word   |\\n|--------------------------|------------------|\\n| type synonym vspace_ref  | = machine_word   |\\n| type synonym data_offset | = \"12 word\"      |\\n| type synonym data        | = machine_word   |\\n| type synonym cap_ref     | = \"bool list\"    |\\n| type synonym length_type | = machine_word   |  \\nWith the definitions above, most conversions between abstract type names boil down to just the identity function, some convert from word to nat and others between different word sizes using ucast.  \\ndefinition oref_to_data :: \"obj_ref ⇒ data\" where \"oref_to_data ≡ id\" definition data_to_oref :: \"data ⇒ obj_ref\" where \"data_to_oref ≡ id\" definition vref_to_data :: \"vspace_ref ⇒ data\" where \"vref_to_data ≡ id\" definition data_to_vref :: \"data ⇒ vspace_ref\" where \"data_to_vref ≡ id\" definition nat_to_len :: \"nat ⇒ length_type\" where \"nat_to_len ≡ of_nat\" definition data_to_nat :: \"data ⇒ nat\" where\\n\"data_to_nat ≡ unat\" definition data_to_16 :: \"data ⇒ 16 word\" where \"data_to_16 ≡ ucast\" definition data_to_cptr :: \"data ⇒ cap_ref\" where 11 ARM Machine Instantiation\\n\"data_to_cptr ≡ to_bl\" definition data_offset_to_nat :: \"data_offset ⇒ nat\" where\\n\"data_offset_to_nat ≡ unat\" definition combine_aep_badges :: \"data ⇒ data ⇒ data\" where \"combine_aep_badges ≡ bitOR\"\\ndefinition combine_aep_msgs :: \"data ⇒ data ⇒ data\" where \"combine_aep_msgs ≡ bitOR\"\\nThese definitions will be unfolded automatically in proofs.  \\nlemmas data_convs [simp] =\\noref_to_data_def data_to_oref_def vref_to_data_def data_to_vref_def nat_to_len_def data_to_nat_def data_to_16_def data_to_cptr_def data_offset_to_nat_def The following definitions provide architecture-dependent sizes such as the standard page size and capability size of the underlying machine.  \\ndefinition slot_bits :: nat where\\n\"slot_bits ≡ 4\" end', metadata={'Paragraph': '11 Arm Machine Instantiation'}),\n",
       " Document(page_content='theory MiscMachine_A imports ARM_Machine_A\\nbegin Miscellaneous definitions of constants used in modelling machine operations.  \\ndefinition nat_to_cref :: \"nat ⇒ nat ⇒ cap_ref\" where\\n\"nat_to_cref ln n ≡ drop (word_bits - ln)\\n(to_bl (of_nat n :: machine_word))\"\\ntype synonym user_context = \"register ⇒ data\" type synonym \\'a user_monad = \"(user_context, \\'a) nondet_monad\" definition\\n\"msg_info_register ≡ msgInfoRegister\" definition\\n\"msg_registers ≡ msgRegisters\" definition\\n\"cap_register ≡ capRegister\" definition\\n\"badge_register ≡ badgeRegister\" definition\\n\"frame_registers ≡ frameRegisters\" definition\\n\"gp_registers ≡ gpRegisters\" definition\\n\"exception_message ≡ exceptionMessage\" definition\\n\"syscall_message ≡ syscallMessage\" definition new_context :: \"user_context\" where\\n\"new_context ≡ (λr. 0) (CPSR := 0x150)\"\\ndefinition get_register :: \"register ⇒ data user_monad\" where \"get_register r ≡ gets (λuc. uc r)\"\\ndefinition set_registers :: \"(register ⇒ data) ⇒ unit user_monad\" where\\n\"set_registers ≡ put\" definition set_register :: \"register ⇒ data ⇒ unit user_monad\" where \"set_register r v ≡ modify (λuc. uc (r := v))\"\\nend', metadata={'Paragraph': '12 Machine Accessor Functions'}),\n",
       " Document(page_content='theory ExceptionTypes_A\\nimports MiscMachine_A\\nbegin There are two types of exceptions that can occur in the kernel: faults and errors. Faults are reported to the user\\'s fault handler. Errors are reported to the user directly. Capability lookup failures can be be either fault or error, depending on context.  \\ndatatype lookup_failure\\n= InvalidRoot | MissingCapability nat | DepthMismatch nat nat | GuardMismatch nat \"bool list\" datatype fault\\n= CapFault word32 bool lookup_failure | VMFault data \"data list\" | UnknownSyscallException data | UserException data data datatype syscall_error\\n= InvalidArgument nat | InvalidCapability nat | IllegalOperation | RangeError data data | AlignmentError | FailedLookup bool lookup_failure | TruncatedMessage | DeleteFirst | RevokeFirst | NotEnoughMemory data Preemption in the system is caused by the arrival of hardware interrupts which are tagged with their hardware IRQ.  \\ndatatype interrupt = Interrupted irq Create a message from a system-call failure to be returned to the thread attempting the operation that failed.  \\nprimrec msg_from_lookup_failure :: \"lookup_failure ⇒ data list\" where\\n\"msg_from_lookup_failure InvalidRoot = [1]\"\\n| \"msg_from_lookup_failure (MissingCapability n) = [2, of_nat n]\" | \"msg_from_lookup_failure (DepthMismatch n m) = [3, of_nat n, of_nat m]\"\\n| \"msg_from_lookup_failure (GuardMismatch n g) = [4, of_nat n, of_bl g, of_nat (size g)]\" primrec msg_from_syscall_error :: \"syscall_error ⇒ (data × data list)\"\\nwhere\\n\"msg_from_syscall_error (InvalidArgument n) = (1, [of_nat n])\"', metadata={'Paragraph': '13 Error And Fault Messages'}),\n",
       " Document(page_content='| \"msg_from_syscall_error (InvalidCapability n) = (2, [of_nat n])\" | \"msg_from_syscall_error IllegalOperation = (3, [])\" | \"msg_from_syscall_error (RangeError minv maxv) = (4, [minv, maxv])\" | \"msg_from_syscall_error AlignmentError = (5, [])\"\\n| \"msg_from_syscall_error (FailedLookup s lf) = (6, [if s then 1 else 0]@(msg_from_lookup_failure lf))\"\\n| \"msg_from_syscall_error TruncatedMessage = (7, [])\"\\n| \"msg_from_syscall_error DeleteFirst = (8, [])\" | \"msg_from_syscall_error RevokeFirst = (9, [])\"\\n| \"msg_from_syscall_error (NotEnoughMemory n) = (10, [n])\"\\nend', metadata={'Paragraph': '13 Error And Fault Messages', 'Section': '13 Error And Fault Messages'}),\n",
       " Document(page_content='theory CapRights_A imports \"~~/src/HOL/Main\" begin The possible access-control rights that exist in the system. Note that some rights are synonyms for others.  \\ndatatype rights = AllowRead | AllowWrite | AllowGrant definition\\n\"AllowSend ≡ AllowWrite\" definition\\n\"AllowRecv ≡ AllowRead\" definition\\n\"CanModify ≡ AllowWrite\" Cap rights are just a set of access rights type synonym cap_rights = \"rights set\" The set of all rights:\\ndefinition all_rights :: cap_rights where\\n\"all_rights ≡ UNIV\"\\nend', metadata={'Paragraph': '14 Access Rights'}),\n",
       " Document(page_content='theory ARM_VMRights_A imports CapRights_A\\nbegin This theory provides architecture-specific definitions and datatypes for virtual-memory support.', metadata={'Paragraph': '15 Arm-Specific Virtual-Memory Rights'}),\n",
       " Document(page_content='Page access rights.  \\ntype synonym vm_rights = cap_rights definition vm_kernel_only :: vm_rights where\\n\"vm_kernel_only ≡ {}\"\\ndefinition vm_read_only :: vm_rights where\\n\"vm_read_only ≡ {AllowRead}\"\\ndefinition vm_read_write :: vm_rights where\\n\"vm_read_write ≡ {AllowRead,AllowWrite}\"\\nNote that only the above combinations of virtual-memory rights are permitted. We introduce the following definitions to reflect this fact: The predicate valid_vm_rights holds iff a given set of rights is valid (i.e., a permitted combination). The function validate_vm_rights takes an arbitrary set of rights and returns the largest permitted subset.  \\ndefinition\\n\"valid_vm_rights ≡ {vm_read_write, vm_read_only, vm_kernel_only}\"\\ndefinition\\n\"validate_vm_rights rs ≡\\n(if AllowRead ∈ rs then (if AllowWrite ∈ rs then vm_read_write else vm_read_only)\\nelse vm_kernel_only)\"\\nend', metadata={'Paragraph': '15 Arm-Specific Virtual-Memory Rights', 'Section': '15.1 Architecture-Specific Virtual Memory'}),\n",
       " Document(page_content='theory ARM_Structs_A\\nimports\\n\"../design/ARM_Structs_B\"\\nExceptionTypes_A\\nARM_VMRights_A\\nbegin This theory provides architecture-specific definitions and datatypes including architecture-specific capabilities and objects.', metadata={'Paragraph': '16 Arm-Specific Data Types'}),\n",
       " Document(page_content='An ASID is simply a word.  \\ntype synonym asid = \"word32\" datatype vm_attribute = ParityEnabled | PageCacheable | Global | XNever type synonym vm_attributes = \"vm_attribute set\"', metadata={'Paragraph': '16 Arm-Specific Data Types', 'Section': '16.1 Architecture-Specific Virtual Memory'}),\n",
       " Document(page_content='The ARM kernel supports capabilities for ASID pools and an ASID controller capability, along with capabilities for page directories, page tables, and page mappings.  \\ndatatype arch_cap =\\nASIDPoolCap obj_ref asid | ASIDControlCap | PageCap obj_ref cap_rights vmpage_size \"(asid * vspace_ref) option\" | PageTableCap obj_ref \"(asid * vspace_ref) option\" | PageDirectoryCap obj_ref \"asid option\" definition is_page_cap :: \"arch_cap ⇒ bool\" where \"is_page_cap c ≡ ∃ x0 x1 x2 x3. c = PageCap x0 x1 x2 x3\" definition asid_high_bits :: nat where\\n\"asid_high_bits ≡ 8\" definition asid_low_bits :: nat where\\n\"asid_low_bits ≡ 10 :: nat\" definition asid_bits :: nat where\\n\"asid_bits ≡ 18 :: nat\"', metadata={'Paragraph': '16 Arm-Specific Data Types', 'Section': '16.2 Architecture-Specific Capabilities'}),\n",
       " Document(page_content='This section gives the types and auxiliary definitions for the architecture-specific objects: a page directory entry (pde) contains either an invalid entry, a page table reference, a section reference, or a', metadata={'Paragraph': '16 Arm-Specific Data Types', 'Section': '16.3 Architecture-Specific Objects'}),\n",
       " Document(page_content='super-section reference; a page table entry contains either an invalid entry, a large page, or a small page mapping; finally, an architecture-specific object is either an ASID pool, a page table, a page directory, or a data page used to model user memory.  \\ndatatype pde =\\nInvalidPDE\\n| PageTablePDE obj_ref vm_attributes machine_word | SectionPDE obj_ref vm_attributes machine_word cap_rights | SuperSectionPDE obj_ref vm_attributes cap_rights datatype pte =\\nInvalidPTE\\n| LargePagePTE obj_ref vm_attributes cap_rights | SmallPagePTE obj_ref vm_attributes cap_rights datatype arch_kernel_obj =\\nASIDPool \"10 word * obj_ref\" | PageTable \"word8 ⇒ pte\" | PageDirectory \"12 word ⇒ pde\" | DataPage vmpage_size primrec arch_obj_size :: \"arch_cap ⇒ nat\" where\\n\"arch_obj_size (ASIDPoolCap p as) = pageBits\" | \"arch_obj_size ASIDControlCap = 0\" | \"arch_obj_size (PageCap x rs sz as4) = pageBitsForSize sz\" | \"arch_obj_size (PageDirectoryCap x as2) = 14\" | \"arch_obj_size (PageTableCap x as3) = 10\" primrec arch_kobj_size :: \"arch_kernel_obj ⇒ nat\" where\\n\"arch_kobj_size (ASIDPool p) = pageBits\" | \"arch_kobj_size (PageTable pte) = 10\" | \"arch_kobj_size (PageDirectory pde) = 14\" | \"arch_kobj_size (DataPage sz) = pageBitsForSize sz\" primrec aobj_ref :: \"arch_cap * obj_ref\" where\\n\"aobj_ref (ASIDPoolCap p as) = Some p\" | \"aobj_ref ASIDControlCap = None\" | \"aobj_ref (PageCap x rs sz as4) = Some x\" | \"aobj_ref (PageDirectoryCap x as2) = Some x\" | \"aobj_ref (PageTableCap x as3) = Some x\" primrec acap_rights :: \"arch_cap ⇒ cap_rights\" where\\n\"acap_rights (PageCap x rs sz as) = rs\"  \\nacap_rights_update :: \"cap_rights ⇒ arch_cap ⇒ arch_cap\" where\\n\"acap_rights_update rs ac ≡ case ac of PageCap x rs\\' sz as ⇒ PageCap x (validate_vm_rights rs) sz as | _ ⇒ ac\"', metadata={'Paragraph': '16 Arm-Specific Data Types', 'Section': '16 Arm-Specific Data Types'}),\n",
       " Document(page_content='datatype aobject_type =\\nSmallPageObj | LargePageObj | SectionObj | SuperSectionObj | PageTableObj | PageDirectoryObj | ASIDPoolObj definition arch_default_cap :: \"aobject_type ⇒ obj_ref ⇒ nat ⇒ arch_cap\" where\\n\"arch_default_cap tp r n ≡ case tp of SmallPageObj ⇒ PageCap r vm_read_write ARMSmallPage None | LargePageObj ⇒ PageCap r vm_read_write ARMLargePage None | SectionObj ⇒ PageCap r vm_read_write ARMSection None | SuperSectionObj ⇒ PageCap r vm_read_write ARMSuperSection None | PageTableObj ⇒ PageTableCap r None | PageDirectoryObj ⇒ PageDirectoryCap r None | ASIDPoolObj ⇒ ASIDPoolCap r 0\"  \\ndefault_arch_object :: \"aobject_type ⇒ nat ⇒ arch_kernel_obj\" where\\n\"default_arch_object tp n ≡ case tp of SmallPageObj ⇒ DataPage ARMSmallPage | LargePageObj ⇒ DataPage ARMLargePage | SectionObj ⇒ DataPage ARMSection | SuperSectionObj ⇒ DataPage ARMSuperSection | PageTableObj ⇒ PageTable (λx. InvalidPTE) | PageDirectoryObj ⇒ PageDirectory (λx. InvalidPDE)\\n| ASIDPoolObj ⇒ ASIDPool (λ_. None)\"\\ntype synonym hw_asid = word8 type synonym arm_vspace_region_uses = \"vspace_ref ⇒ arm_vspace_region_use\"', metadata={'Paragraph': '16.4 Architecture-Specific Object Types And Default Objects'}),\n",
       " Document(page_content='The architecture-specific state for the ARM model consists of a reference to the globals page (arm_globals_frame),\\nthe first level of the ASID table (arm_asid_table), a map from hardware ASIDs to seL4 ASIDs (arm_hwasid_table), the next hardware ASID to preempt (arm_next_asid), the inverse map from seL4 ASIDs to hardware ASIDs (first component of arm_asid_map), and the address of the page directory and page tables mapping the shared address space, along with a description of this space (arm_global_pd, arm_global_pts, and arm_kernel_vspace respectively).  \\nHardware ASIDs are only ever associated with seL4 ASIDs that have a currently active page directory.  \\nThe second component of arm_asid_map values is the address of that page directory.  \\nrecord arch_state =\\narm_globals_frame :: obj_ref arm_asid_table :: \"word8 * obj_ref\" arm_hwasid_table :: \"hw_asid * asid\" arm_next_asid :: hw_asid arm_asid_map :: \"asid * (hw_asid × obj_ref)\"\\narm_global_pd :: obj_ref arm_global_pts :: \"obj_ref list\" 16 ARM-Specific Data Types arm_kernel_vspace :: arm_vspace_region_uses definition pd_bits :: \"nat\" where\\n\"pd_bits ≡ pageBits + 2\" definition pt_bits :: \"nat\" where\\n\"pt_bits ≡ pageBits - 2\" end', metadata={'Paragraph': '16.4 Architecture-Specific Object Types And Default Objects', 'Section': '16.5 Architecture-Specific State'}),\n",
       " Document(page_content='theory MachineOps imports\\n\"../../lib/WordSetup\"\\n\"../../lib/wp/NonDetMonad\" MachineTypes begin', metadata={'Paragraph': '17 Machine Operations'}),\n",
       " Document(page_content='Most of the machine operations below work on the underspecified part of the machine state machine_state_rest and cannot fail. We could express the latter by type (leaving out the failure flag), but if we later wanted to implement them, we\\'d have to set up a new hoare-logic framework for that type. So instead, we provide a wrapper for these operations that explicitly ignores the fail flag and sets it to False. Similarly, these operations never return an empty set of follow-on states, which would require the operation to fail. So we explicitly make this (non-existing) case a null operation. All this is done only to avoid a large number of axioms (2 for each operation).  \\ndefinition ignore_failure :: \"(\\'s,unit) nondet_monad ⇒ (\\'s,unit) nondet_monad\" where\\n\"ignore_failure f ≡\\nλs. if fst (f s) = {} then ({((),s)},False) else (fst (f s), False)\"\\nThe wrapper doesn\\'t do anything for usual operations:\\nlemma failure_consistent:\\n\"[[ empty_fail f; no_fail > f ]] =⇒ ignore_failure f = f\" And it has the desired properties lemma ef_ignore_failure [simp]:\\n\"empty_fail (ignore_failure f)\"\\nlemma no_fail_ignore_failure [simp, intro!]:\\n\"no_fail > (ignore_failure f)\"\\ntype synonym \\'a machine_rest_monad = \"(machine_state_rest, \\'a) nondet_monad\" definition machine_rest_lift :: \"\\'a machine_rest_monad ⇒ \\'a machine_monad\" where\\n\"machine_rest_lift f ≡ do mr ← gets machine_state_rest; (r, mr\\') ← select_f (f mr); modify (λs. s (| machine_state_rest := mr\\' |));\\nreturn r od\" lemma ef_machine_rest_lift [simp, intro!]:\\n17 Machine Operations\\n\"empty_fail f =⇒ empty_fail (machine_rest_lift f)\"\\nlemma no_fail_machine_state_rest [intro!]:\\n\"no_fail P f =⇒ no_fail (P o machine_state_rest) (machine_rest_lift f)\"\\nlemma no_fail_machine_state_rest_T [simp, intro!]:\\n\"no_fail > f =⇒ no_fail > (machine_rest_lift f)\"\\ndefinition\\n\"machine_op_lift ≡ machine_rest_lift o ignore_failure\"', metadata={'Paragraph': '17 Machine Operations', 'Section': '17.1 Wrapping And Lifting Machine Operations'}),\n",
       " Document(page_content='consts memory_regions :: \"(paddr × paddr) list\" device_regions :: \"(paddr × paddr) list\" definition getMemoryRegions :: \"(paddr * paddr) list machine_monad\" where \"getMemoryRegions ≡ return memory_regions\" consts getDeviceRegions_impl :: \"unit machine_rest_monad\" getDeviceRegions_val :: \"machine_state ⇒ (paddr * paddr) list\" definition getDeviceRegions :: \"(paddr * paddr) list machine_monad\" where\\n\"getDeviceRegions ≡ return device_regions\" consts getKernelDevices_impl :: \"unit machine_rest_monad\" getKernelDevices_val :: \"machine_state ⇒ (paddr * machine_word) list\" definition getKernelDevices :: \"(paddr * machine_word) list machine_monad\" where\\n\"getKernelDevices ≡ do machine_op_lift getKernelDevices_impl; gets getKernelDevices_val od\" definition loadWord :: \"machine_word ⇒ machine_word machine_monad\" where \"loadWord p ≡ do m ← gets underlying_memory; assert (p && mask 2 = 0);\\nreturn (word_rcat [m (p + 3), m (p + 2), m (p + 1), m p])\\nod\" definition storeWord :: \"machine_word ⇒ machine_word ⇒ unit machine_monad\" where \"storeWord p w ≡ do assert (p && mask 2 = 0);\\nmodify (underlying_memory_update (λm.  \\nm(p := word_rsplit w ! 3, p + 1 := word_rsplit w ! 2, p + 2 := word_rsplit w ! 1, p + 3 := word_rsplit w ! 0)))\\nod\" lemma loadWord_storeWord_is_return:\\n\"p && mask 2 = 0 =⇒ (do w ← loadWord p; storeWord p w od) = return ()\"\\nThis instruction is required in the simulator, only.  \\ndefinition storeWordVM :: \"machine_word ⇒ machine_word ⇒ unit machine_monad\" where \"storeWordVM w p ≡ return ()\"\\nconsts configureTimer_impl :: \"unit machine_rest_monad\" configureTimer_val :: \"machine_state ⇒ irq\" definition configureTimer :: \"irq machine_monad\" where\\n\"configureTimer ≡ do machine_op_lift configureTimer_impl; gets configureTimer_val od\" consts initTimer_impl :: \"unit machine_rest_monad\" definition initTimer :: \"unit machine_monad\" where \"initTimer ≡ machine_op_lift initTimer_impl\" consts resetTimer_impl :: \"unit machine_rest_monad\" definition resetTimer :: \"unit machine_monad\" where \"resetTimer ≡ machine_op_lift resetTimer_impl\" consts setCurrentPD_impl :: \"paddr ⇒ unit machine_rest_monad\" definition setCurrentPD :: \"paddr ⇒ unit machine_monad\" where \"setCurrentPD pd ≡ machine_op_lift (setCurrentPD_impl pd)\"\\nconsts setHardwareASID_impl :: \"hardware_asid ⇒ unit machine_rest_monad\" definition setHardwareASID:: \"hardware_asid ⇒ unit machine_monad\" where \"setHardwareASID a ≡ machine_op_lift (setHardwareASID_impl a)\"\\nconsts isb_impl :: \"unit machine_rest_monad\" definition isb :: \"unit machine_monad\" 17 Machine Operations where \"isb ≡ machine_op_lift isb_impl\" consts dsb_impl :: \"unit machine_rest_monad\" definition dsb :: \"unit machine_monad\" where \"dsb ≡ machine_op_lift dsb_impl\" consts dmb_impl :: \"unit machine_rest_monad\" definition dmb :: \"unit machine_monad\" where \"dmb ≡ machine_op_lift dmb_impl\" consts invalidateTLB_impl :: \"unit machine_rest_monad\" definition invalidateTLB :: \"unit machine_monad\" where \"invalidateTLB ≡ machine_op_lift invalidateTLB_impl\" consts invalidateTLB_ASID_impl :: \"hardware_asid ⇒ unit machine_rest_monad\" definition invalidateTLB_ASID :: \"hardware_asid ⇒ unit machine_monad\" where \"invalidateTLB_ASID a ≡ machine_op_lift (invalidateTLB_ASID_impl a)\"\\nconsts invalidateTLB_VAASID_impl :: \"machine_word ⇒ unit machine_rest_monad\" definition invalidateTLB_VAASID :: \"machine_word ⇒ unit machine_monad\" where \"invalidateTLB_VAASID w ≡ machine_op_lift (invalidateTLB_VAASID_impl w)\"\\nconsts cleanByVA_impl :: \"machine_word ⇒ paddr ⇒ unit machine_rest_monad\" definition cleanByVA :: \"machine_word ⇒ paddr ⇒ unit machine_monad\" where \"cleanByVA w p ≡ machine_op_lift (cleanByVA_impl w p)\"\\nconsts cleanByVA_PoU_impl :: \"machine_word ⇒ paddr ⇒ unit machine_rest_monad\" definition cleanByVA_PoU :: \"machine_word ⇒ paddr ⇒ unit machine_monad\" where \"cleanByVA_PoU w p ≡ machine_op_lift (cleanByVA_PoU_impl w p)\"\\nconsts invalidateByVA_impl :: \"machine_word ⇒ paddr ⇒ unit machine_rest_monad\" definition invalidateByVA :: \"machine_word ⇒ paddr ⇒ unit machine_monad\" where \"invalidateByVA w p ≡ machine_op_lift (invalidateByVA_impl w p)\"\\nconsts invalidateByVA_I_impl :: \"machine_word ⇒ paddr ⇒ unit machine_rest_monad\" definition invalidateByVA_I :: \"machine_word ⇒ paddr ⇒ unit machine_monad\" where \"invalidateByVA_I w p ≡ machine_op_lift (invalidateByVA_I_impl w p)\"\\nconsts invalidate_I_PoU_impl :: \"unit machine_rest_monad\" definition invalidate_I_PoU :: \"unit machine_monad\" where \"invalidate_I_PoU ≡ machine_op_lift invalidate_I_PoU_impl\" consts cleanInvalByVA_impl :: \"machine_word ⇒ paddr ⇒ unit machine_rest_monad\" definition cleanInvalByVA :: \"machine_word ⇒ paddr ⇒ unit machine_monad\" where \"cleanInvalByVA w p ≡ machine_op_lift (cleanInvalByVA_impl w p)\"\\nconsts branchFlush_impl :: \"machine_word ⇒ paddr ⇒ unit machine_rest_monad\" definition branchFlush :: \"machine_word ⇒ paddr ⇒ unit machine_monad\" where \"branchFlush w p ≡ machine_op_lift (branchFlush_impl w p)\"\\nconsts clean_D_PoU_impl :: \"unit machine_rest_monad\" definition clean_D_PoU :: \"unit machine_monad\" where \"clean_D_PoU ≡ machine_op_lift clean_D_PoU_impl\" consts cleanInvalidate_D_PoC_impl :: \"unit machine_rest_monad\" definition cleanInvalidate_D_PoC :: \"unit machine_monad\" where \"cleanInvalidate_D_PoC ≡ machine_op_lift cleanInvalidate_D_PoC_impl\" consts cleanInvalidateL2Range_impl :: \"paddr ⇒ paddr ⇒ unit machine_rest_monad\" definition cleanInvalidateL2Range :: \"paddr ⇒ paddr ⇒ unit machine_monad\" where \"cleanInvalidateL2Range w p ≡ machine_op_lift (cleanInvalidateL2Range_impl w p)\"\\nconsts invalidateL2Range_impl :: \"paddr ⇒ paddr ⇒ unit machine_rest_monad\" definition invalidateL2Range :: \"paddr ⇒ paddr ⇒ unit machine_monad\" where \"invalidateL2Range w p ≡ machine_op_lift (invalidateL2Range_impl w p)\"\\nconsts cleanL2Range_impl :: \"paddr ⇒ paddr ⇒ unit machine_rest_monad\" definition cleanL2Range :: \"paddr ⇒ paddr ⇒ unit machine_monad\" where \"cleanL2Range w p ≡ machine_op_lift (cleanL2Range_impl w p)\"\\nconsts initL2Cache_impl :: \"unit machine_rest_monad\" definition initL2Cache :: \"unit machine_monad\" where \"initL2Cache ≡ machine_op_lift initL2Cache_impl\" 17 Machine Operations definition clearExMonitor :: \"unit machine_monad\" where \"clearExMonitor ≡ modify (λs. s (| exclusive_state := default_exclusive_state |))\"\\nconsts flushBTAC_impl :: \"unit machine_rest_monad\" definition flushBTAC :: \"unit machine_monad\" where \"flushBTAC ≡ machine_op_lift flushBTAC_impl\" consts writeContextID_impl :: \"unit machine_rest_monad\" definition writeContextID :: \"unit machine_monad\" where \"writeContextID ≡ machine_op_lift writeContextID_impl\" lemmas cache_machine_op_defs = isb_def dsb_def dmb_def writeContextID_def flushBTAC_def clearExMonitor_def cleanL2Range_def invalidateL2Range_def cleanInvalidateL2Range_def cleanInvalidate_D_PoC_def clean_D_PoU_def branchFlush_def cleanInvalByVA_def invalidate_I_PoU_def invalidateByVA_I_def invalidateByVA_def cleanByVA_PoU_def cleanByVA_def invalidateTLB_VAASID_def invalidateTLB_ASID_def invalidateTLB_def consts IFSR_val :: \"machine_state ⇒ machine_word\" DFSR_val :: \"machine_state ⇒ machine_word\" FAR_val :: \"machine_state ⇒ machine_word\" definition getIFSR :: \"machine_word machine_monad\" where \"getIFSR ≡ gets IFSR_val\" definition getDFSR :: \"machine_word machine_monad\" where \"getDFSR ≡ gets DFSR_val\" definition getFAR :: \"machine_word machine_monad\" where \"getFAR ≡ gets FAR_val\" definition debugPrint :: \"unit list ⇒ unit machine_monad\" where debugPrint_def[simp]:\\n\"debugPrint ≡ λmessage. return ()\"\\n- Interrupt controller operations getActiveIRQ is now derministic. It \\'updates\\' the irq state to the reflect the passage of time since last the irq was gotten, then it gets the active IRQ (if there is one).  \\ndefinition getActiveIRQ :: \"(irq option) machine_monad\" where\\n\"getActiveIRQ ≡ do is_masked ← gets $ irq_masks; modify (λs. s (| irq_state := irq_state s + 1 |)); active_irq ← gets $ irq_oracle ◦ irq_state; if is_masked active_irq ∨ active_irq = 0xFF\\nthen return None else return ((Some active_irq) :: irq option)\\nod\" definition maskInterrupt :: \"bool ⇒ irq ⇒ unit machine_monad\" where\\n\"maskInterrupt m irq ≡ modify (λs. s (| irq_masks := (irq_masks s) (irq := m) |))\"\\nDoes nothing on imx31 definition ackInterrupt :: \"irq ⇒ unit machine_monad\" where\\n\"ackInterrupt ≡ λirq. return ()\"\\ndefinition lineStart :: \"machine_word ⇒ machine_word\" where\\n\"lineStart addr = (addr >> cacheLineBits) << cacheLineBits\" Performs the given operation on every cache line that intersects the supplied range.  \\ndefinition cacheRangeOp :: \"(machine_word ⇒ paddr ⇒ unit machine_monad)\\n⇒ machine_word ⇒ machine_word ⇒ paddr ⇒ unit machine_monad\" where\\n\"cacheRangeOp operation vstart vend pstart ≡\\nlet pend = pstart + (vend - vstart);\\nvptrs = [lineStart vstart, lineStart vstart + of_nat cacheLine .e. lineStart vend];\\npptrs = [lineStart pstart, lineStart pstart + of_nat cacheLine .e. lineStart pend]\\nin mapM_x (λ(v, p). operation v p) (zip vptrs pptrs)\"\\ndefinition cleanCacheRange_PoC :: \"machine_word ⇒ machine_word ⇒ paddr ⇒ unit machine_monad\" where\\n\"cleanCacheRange_PoC vstart vend pstart ≡ cacheRangeOp cleanByVA vstart vend pstart\" definition cleanInvalidateCacheRange_RAM :: \"machine_word ⇒ machine_word ⇒ paddr ⇒ unit machine_monad\" where\\n\"cleanInvalidateCacheRange_RAM vstart vend pstart ≡ do cleanCacheRange_PoC vstart vend pstart; dsb; cleanInvalidateL2Range pstart (pstart + (vend - vstart));\\ncacheRangeOp cleanInvalByVA vstart vend pstart; dsb od\" definition cleanCacheRange_RAM :: \"machine_word ⇒ machine_word ⇒ paddr ⇒ unit machine_monad\" where\\n\"cleanCacheRange_RAM vstart vend pstart ≡ do cleanCacheRange_PoC vstart vend pstart; dsb; cleanL2Range pstart (pstart + (vend - vstart))\\nod\" 17 Machine Operations definition cleanCacheRange_PoU :: \"machine_word ⇒ machine_word ⇒ paddr ⇒ unit machine_monad\" where\\n\"cleanCacheRange_PoU vstart vend pstart ≡ cacheRangeOp cleanByVA_PoU vstart vend pstart\" definition invalidateCacheRange_RAM :: \"machine_word ⇒ machine_word ⇒ paddr ⇒ unit machine_monad\" where\\n\"invalidateCacheRange_RAM vstart vend pstart ≡ do when (vstart 6= lineStart vstart) $\\ncleanCacheRange_RAM vstart vstart pstart; when (vend + 1 6= lineStart (vend + 1)) $\\ncleanCacheRange_RAM (lineStart vend) (lineStart vend)\\n(pstart + ((lineStart vend) - vstart));\\ninvalidateL2Range pstart (pstart + (vend - vstart));\\ncacheRangeOp invalidateByVA vstart vend pstart; dsb od\" definition invalidateCacheRange_I :: \"machine_word ⇒ machine_word ⇒ paddr ⇒ unit machine_monad\" where\\n\"invalidateCacheRange_I vstart vend pstart ≡ cacheRangeOp invalidateByVA_I vstart vend pstart\" definition branchFlushRange :: \"machine_word ⇒ machine_word ⇒ paddr ⇒ unit machine_monad\" where\\n\"branchFlushRange vstart vend pstart ≡ cacheRangeOp branchFlush vstart vend pstart\" definition cleanCaches_PoU :: \"unit machine_monad\" where\\n\"cleanCaches_PoU ≡ do dsb; clean_D_PoU; dsb; invalidate_I_PoU; dsb od\" definition cleanInvalidateL1Caches :: \"unit machine_monad\" where\\n\"cleanInvalidateL1Caches ≡ do dsb; cleanInvalidate_D_PoC;\\ndsb; invalidate_I_PoU;\\ndsb od\"', metadata={'Paragraph': '17 Machine Operations', 'Section': '17.2 The Operations'}),\n",
       " Document(page_content='Clear memory contents to recycle it as user memory definition clearMemory :: \"machine_word ⇒ nat ⇒ unit machine_monad\" where\\n\"clearMemory ptr bytelength ≡\\ndo mapM_x (λp. storeWord p 0) [ptr, ptr + word_size .e. ptr + (of_nat bytelength) - 1];\\ncleanCacheRange_PoU ptr (ptr + of_nat bytelength - 1) (addrFromPPtr ptr)\\nod\" definition clearMemoryVM :: \"machine_word ⇒ nat ⇒ unit machine_monad\" where\\n\"clearMemoryVM ptr bits ≡ return ()\"\\nInitialize memory to be used as user memory. Note that zeroing out the memory is redundant in the specifications. In any case, we cannot abstract from the call to cleanCacheRange, which appears in the implementation.  \\nabbreviation (input) \"initMemory == clearMemory\" Free memory that had been initialized as user memory. While freeing memory is a no-op in the implementation, we zero out the underlying memory in the specifications to avoid garbage. If we know that there is no garbage, we can compute from the implementation state what the exact memory content in the specifications is.  \\ndefinition freeMemory :: \"machine_word ⇒ nat ⇒ unit machine_monad\" where\\n\"freeMemory ptr bits ≡\\nmapM_x (λp. storeWord p 0) [ptr, ptr + word_size .e. ptr + 2 ^ bits - 1]\"', metadata={'Paragraph': '17 Machine Operations', 'Section': '17.3 Memory Clearance'}),\n",
       " Document(page_content='type synonym user_context = \"register ⇒ machine_word\" type synonym \\'a user_monad = \"(user_context, \\'a) nondet_monad\" translations\\n(type) \"\\'a user_monad\" <= (type) \"(register ⇒ machine_word, \\'a) nondet_monad\" definition getRegister :: \"register ⇒ machine_word user_monad\" where\\n\"getRegister r ≡ gets (λuc. uc r)\"\\ndefinition setRegister :: \"register ⇒ machine_word ⇒ unit user_monad\" where\\n\"setRegister r v ≡ modify (λuc. uc (r := v))\"\\ndefinition\\n\"getRestartPC ≡ getRegister FaultInstruction\" definition\\n\"setNextPC ≡ setRegister LR_svc\" end', metadata={'Paragraph': '17 Machine Operations', 'Section': '17.4 User Monad'}),\n",
       " Document(page_content='theory Structures_A\\nimports ARM_Structs_A\\n\"../machine/MachineOps\" begin User mode can request these objects to be created by retype:\\ndatatype apiobject_type =\\nUntyped | TCBObject | EndpointObject | AsyncEndpointObject | CapTableObject | ArchObject aobject_type These allow more informative type signatures for IPC operations.  \\ntype synonym badge = data type synonym msg_label = data type synonym message = data This type models refences to capability slots. The first element of the tuple points to the object the capability is contained in. The second element is the index of the slot inside a slot-containing object.  \\nThe default slot-containing object is a cnode, thus the name cnode_index.  \\ntype synonym cnode_index = \"bool list\" type synonym cslot_ptr = \"obj_ref × cnode_index\" Capabilities. Capabilities represent explicit authority to perform some action and are required for all system calls. Capabilities to Endpoint, AsyncEndpoint, Thread and CNode objects allow manipulation of standard kernel objects. Untyped capabilities allow the creation and removal of kernel objects from a memory region. Reply capabilities allow sending a one-off message to a thread waiting for a reply. IRQHandler and IRQControl caps allow a user to configure the way interrupts on one or all IRQs are handled. Capabilities to architecture-specific facilities are provided through the arch_cap type. Null capabilities are the contents of empty capability slots; they confer no authority and can be freely replaced. Zombie capabilities are stored when the deletion of CNode and Thread objects is partially completed; they confer no authority but cannot be replaced until the deletion is finished.  \\ndatatype cap\\n= NullCap | UntypedCap obj_ref nat nat\\n- pointer, size in bits (i.e. size = 2^bits) and freeIndex (i.e. freeRef = obj_ref + (freeIndex\\n* 2^4))\\n| EndpointCap obj_ref badge cap_rights | AsyncEndpointCap obj_ref badge cap_rights | ReplyCap obj_ref bool | CNodeCap obj_ref nat \"bool list\"\\n- CNode ptr, number of bits translated, guard | ThreadCap obj_ref | DomainCap | IRQControlCap | IRQHandlerCap irq 18 Basic Data Structures | Zombie obj_ref \"nat option\" nat\\n- cnode ptr * nat + tcb or cspace ptr | ArchObjectCap arch_cap The CNode object is an array of capability slots. The domain of the function will always be the set of boolean lists of some specific length. Empty slots contain a Null capability.  \\ntype synonym cnode_contents = \"cnode_index ⇒ cap option\" Various access functions for the cap type are defined for convenience.  \\ndefinition the_cnode_cap :: \"cap ⇒ obj_ref × nat × bool list\" where \"the_cnode_cap cap ≡\\ncase cap of CNodeCap oref bits guard ⇒ (oref, bits, guard)\"\\ndefinition the_arch_cap :: \"cap ⇒ arch_cap\" where \"the_arch_cap cap ≡ case cap of ArchObjectCap a ⇒ a\" primrec cap_ep_badge :: \"cap ⇒ badge\" where\\n\"cap_ep_badge (EndpointCap _ badge _) = badge\" | \"cap_ep_badge (AsyncEndpointCap _ badge _) = badge\" primrec cap_ep_ptr :: \"cap ⇒ badge\" where\\n\"cap_ep_ptr (EndpointCap obj_ref _ _) = obj_ref\" | \"cap_ep_ptr (AsyncEndpointCap obj_ref _ _) = obj_ref\" definition bits_of :: \"cap ⇒ nat\" where \"bits_of cap ≡ case cap of UntypedCap _ bits _ ⇒ bits | CNodeCap _ radix_bits _ ⇒ radix_bits\" definition free_index_of :: \"cap ⇒ nat\" where \"free_index_of cap ≡ case cap of UntypedCap _ _ free_index ⇒ free_index\" definition is_reply_cap :: \"cap ⇒ bool\" where\\n\"is_reply_cap cap ≡ case cap of ReplyCap _ m ⇒ ¬ m | _ ⇒ False\" definition is_master_reply_cap :: \"cap ⇒ bool\" where \"is_master_reply_cap cap ≡ case cap of ReplyCap _ m ⇒ m | _ ⇒ False\" definition is_zombie :: \"cap ⇒ bool\" where \"is_zombie cap ≡ case cap of Zombie _ _ _ ⇒ True | _ ⇒ False\" definition is_arch_cap :: \"cap ⇒ bool\" where \"is_arch_cap cap ≡ case cap of ArchObjectCap _ ⇒ True | _ ⇒ False\" fun is_cnode_cap :: \"cap ⇒ bool\" where\\n\"is_cnode_cap (CNodeCap _ _ _) = True\" | \"is_cnode_cap _ = False\" fun is_thread_cap :: \"cap ⇒ bool\" where\\n\"is_thread_cap (ThreadCap _) = True\" | \"is_thread_cap _ = False\" fun is_domain_cap :: \"cap ⇒ bool\" where\\n\"is_domain_cap DomainCap = True\" | \"is_domain_cap _ = False\" fun is_untyped_cap :: \"cap ⇒ bool\" where\\n\"is_untyped_cap (UntypedCap _ _ _) = True\" | \"is_untyped_cap _ = False\" fun is_ep_cap :: \"cap ⇒ bool\" where\\n\"is_ep_cap (EndpointCap _ _ _) = True\" | \"is_ep_cap _ = False\" fun is_aep_cap :: \"cap ⇒ bool\" where\\n\"is_aep_cap (AsyncEndpointCap _ _ _) = True\" | \"is_aep_cap _ = False\" primrec cap_rights :: \"cap ⇒ cap_rights\" where\\n\"cap_rights (EndpointCap _ _ cr) = cr\" | \"cap_rights (AsyncEndpointCap _ _ cr) = cr\" | \"cap_rights (ArchObjectCap acap) = acap_rights acap\" Various update functions for cap data common to various kinds of cap are defined here.  \\ndefinition cap_rights_update :: \"cap_rights ⇒ cap ⇒ cap\" where\\n\"cap_rights_update cr\\' cap ≡\\ncase cap of EndpointCap oref badge cr ⇒ EndpointCap oref badge cr\\' | AsyncEndpointCap oref badge cr\\n⇒ AsyncEndpointCap oref badge (cr\\' - {AllowGrant})\\n| ArchObjectCap acap ⇒ ArchObjectCap (acap_rights_update cr\\' acap) | _ ⇒ cap\" For implementation reasons not all bits of the badge word can be used.  \\ndefinition badge_bits :: nat where\\n\"badge_bits ≡ 28\" declare badge_bits_def [simp]\\ndefinition badge_update :: \"badge ⇒ cap ⇒ cap\" where \"badge_update data cap ≡\\ncase cap of EndpointCap oref badge cr ⇒ EndpointCap oref (data && mask badge_bits) cr | AsyncEndpointCap oref badge cr ⇒ AsyncEndpointCap oref (data && mask badge_bits) cr | _ ⇒ cap\" definition mask_cap :: \"cap_rights ⇒ cap ⇒ cap\" where \"mask_cap rights cap ≡ cap_rights_update (cap_rights cap ∩ rights) cap\"', metadata={'Paragraph': '18 Basic Data Structures'}),\n",
       " Document(page_content='The message info is the first thing interpreted on a user system call and determines the structure of the message the user thread is sending either to another user or to a system service. It is also passed to user threads receiving a message to indicate the structure of the message they have received. The mi_length parameter is the number of data words in the body of the message. The mi_extra_caps parameter is the number of caps to be passed together with the message. The mi_caps_unwrapped parameter is a bitmask allowing threads receiving a message to determine how extra capabilities were transferred. The mi_label parameter is transferred directly from sender to receiver as part of the message.  \\ndatatype message_info = MI length_type length_type data msg_label primrec mi_label :: \"message_info ⇒ msg_label\" where\\n\"mi_label (MI ln exc unw label) = label\" primrec mi_length :: \"message_info ⇒ length_type\" where\\n\"mi_length (MI ln exc unw label) = ln\" primrec mi_extra_caps :: \"message_info ⇒ length_type\" where\\n\"mi_extra_caps (MI ln exc unw label) = exc\" primrec mi_caps_unwrapped :: \"message_info ⇒ data\" where\\n\"mi_caps_unwrapped (MI ln exc unw label) = unw\" Message infos are encoded to or decoded from a data word.  \\nprimrec message_info_to_data :: \"message_info ⇒ data\" where\\n\"message_info_to_data (MI ln exc unw mlabel) =\\n(let extra = exc << 7; unwrapped = unw << 9; label = mlabel << 12 in label || extra || unwrapped || ln)\"\\nHard-coded to avoid recursive imports?  \\ndefinition data_to_message_info :: \"data ⇒ message_info\" where\\n\"data_to_message_info w ≡\\nMI (let v = w && ((1 << 7) - 1) in if v > 120 then 120 else v) ((w >> 7) && ((1 << 2) - 1))\\n((w >> 9) && ((1 << 3) - 1)) (w >> 12)\"', metadata={'Paragraph': '18 Basic Data Structures', 'Section': '18.1 Message Info'}),\n",
       " Document(page_content='Endpoints are synchronous points of communication for threads. At any time an endpoint may contain a queue of threads waiting to send, a queue of threads waiting to receive or be idle. Whenever threads would be waiting to send and receive simultaneously messages are transferred immediately.  \\ndatatype endpoint\\n= IdleEP\\n| SendEP \"obj_ref list\" | RecvEP \"obj_ref list\" AsyncEndpoints are asynchronous points of communication. Unlike regular endpoints, threads may block waiting to receive but not to send. Whenever a thread sends to an async endpoint, its message is stored in the endpoint immediately.  \\ndatatype async_ep\\n= IdleAEP | WaitingAEP \"obj_ref list\" | ActiveAEP badge message definition default_ep :: endpoint where\\n\"default_ep ≡ IdleEP\"\\ndefinition default_async_ep :: async_ep where\\n\"default_async_ep ≡ IdleAEP\"\\nThread Control Blocks are the in-kernel representation of a thread. Threads which can execute are either in the Running state for normal execution, in the Restart state if their last operation has not completed yet or in the IdleThreadState for the unique system idle thread. Threads can also be blocked waiting for any of the different kinds of system messages. The Inactive state indicates that the TCB is not currently used by a running thread. TCBs also contain some special-purpose capability slots. The CTable slot is a capability to a CNode through which the thread accesses capabilities with which to perform system calls. The VTable slot is a capability to a virtual address space (an architecture-specific capability type) in which the thread runs. If the thread has issued a Reply cap to another thread and is awaiting a reply, that cap will have a \"master\" Reply cap as its parent in the Reply slot. The Caller slot is used to initially store any Reply cap issued to this thread. The IPCFrame slot stores a capability to a memory frame (an architecture-specific capability type) through which messages will be sent and received. If the thread has encountered a fault and is waiting to send it to its supervisor the fault is stored in tcb_fault. The user register file is stored in tcb_context, the pointer to the cap in the IPCFrame slot in tcb_ipc_buffer and the identity of the Endpoint cap through which faults are to be sent in tcb_fault_handler.  \\nrecord sender_payload =\\nsender_badge :: badge sender_can_grant :: bool sender_is_call :: bool datatype thread_state 18 Basic Data Structures\\n= Running | Inactive | Restart | BlockedOnReceive obj_ref bool | BlockedOnSend obj_ref sender_payload | BlockedOnReply | BlockedOnAsyncEvent obj_ref | IdleThreadState  \\nrecord tcb =  \\ntcb_ctable :: cap  \\ntcb_vtable :: cap  \\ntcb_reply :: cap tcb_caller :: cap  \\ntcb_ipcframe :: cap  \\ntcb_state :: thread_state  \\ntcb_fault_handler :: cap_ref  \\ntcb_ipc_buffer :: vspace_ref tcb_context :: user_context tcb_fault :: \"fault option\"  \\nDetermines whether a thread in a given state may be scheduled.  \\nprimrec  \\nrunnable :: \"Structures_A.thread_state ⇒ bool\"  \\nwhere  \\n\"runnable (Running) = True\"  \\n| \"runnable (Inactive) = False\"  \\n| \"runnable (Restart) = True\"  \\n| \"runnable (BlockedOnReceive x y) = False\"  \\n| \"runnable (BlockedOnSend x y) = False\"  \\n| \"runnable (BlockedOnAsyncEvent x) = False\" | \"runnable (IdleThreadState) = False\" | \"runnable (BlockedOnReply) = False\"  \\ndefinition default_tcb :: tcb where\\n\"default_tcb ≡ (| tcb_ctable = NullCap, tcb_vtable = NullCap, tcb_reply = NullCap, tcb_caller = NullCap, tcb_ipcframe = NullCap, tcb_state = Inactive, tcb_fault_handler = to_bl (0::word32),\\ntcb_ipc_buffer = 0, tcb_context = new_context, tcb_fault = None |)\"\\nAll kernel objects are CNodes, TCBs, Endpoints, AsyncEndpoints or architecture specific.  \\ndatatype kernel_object\\n= CNode nat cnode_contents - size in bits, and contents | TCB tcb | Endpoint endpoint | AsyncEndpoint async_ep | ArchObj arch_kernel_obj Checks whether a cnode\\'s contents are well-formed.  \\ndefinition well_formed_cnode_n :: \"nat ⇒ cnode_contents ⇒ bool\" where\\n\"well_formed_cnode_n n ≡ λcs. dom cs = {x. length x = n}\"\\ndefinition cte_level_bits :: nat where\\n\"cte_level_bits ≡ 4\" primrec obj_bits :: \"kernel_object ⇒ nat\" where\\n\"obj_bits (CNode sz cs) = (if well_formed_cnode_n sz cs then cte_level_bits + sz else cte_level_bits)\"\\n| \"obj_bits (TCB t) = 9\" | \"obj_bits (Endpoint ep) = 4\" | \"obj_bits (AsyncEndpoint aep) = 4\" | \"obj_bits (ArchObj ao) = arch_kobj_size ao\" primrec obj_size :: \"cap ⇒ word32\" where\\n\"obj_size NullCap = 0\" | \"obj_size (UntypedCap r bits f) = 1 << bits\" | \"obj_size (EndpointCap r b R) = 1 << obj_bits (Endpoint undefined)\" | \"obj_size (AsyncEndpointCap r b R) = 1 << obj_bits (AsyncEndpoint undefined)\"\\n| \"obj_size (CNodeCap r bits g) = 1 << (cte_level_bits + bits)\"\\n| \"obj_size (ThreadCap r) = 1 << obj_bits (TCB undefined)\"\\n| \"obj_size (Zombie r zb n) = (case zb of None ⇒ 1 << obj_bits (TCB undefined)\\n| Some n ⇒ 1 << (cte_level_bits + n))\"\\n| \"obj_size (ArchObjectCap a) = 1 << arch_obj_size a\"', metadata={'Paragraph': '18 Basic Data Structures', 'Section': '18.2 Kernel Objects'}),\n",
       " Document(page_content='The kernel\\'s heap is a partial function containing kernel objects.  \\ntype synonym kheap = \"obj_ref ⇒ kernel_object option\" Capabilities are created either by cloning an existing capability or by creating a subordinate capability from it. This results in a capability derivation tree or CDT. The kernel provides a Revoke operation which deletes all capabilities derived from one particular capability. To support this, the kernel stores the CDT explicitly. It is here stored as a tree, a partial mapping from capability slots to parent capability slots.  \\ntype synonym cdt = \"cslot_ptr ⇒ cslot_ptr option\" datatype irq_state =\\nIRQInactive | IRQNotifyAEP | IRQTimer The kernel state includes a heap, a capability derivation tree (CDT), a bitmap used to determine if a capability is the original capability to that object, a pointer to the current thread, a pointer to the system idle thread, the state of the underlying machine, per-irq pointers to cnodes (each containing one async endpoint through which interrupts are delivered), an array recording which interrupts are used for which purpose, and the state of the architecture-specific kernel module.  \\nNote: for each irq, interrupt_irq_node irq points to a cnode which can contain the async endpoint cap through which interrupts are delivered. In C, this all lives in a single array. In the abstract spec  \\nthough, to prove security, we can\\'t have a single object accessible by everyone. Hence the need to  \\nseparate irq handlers.  \\nrecord abstract_state =  \\nkheap :: kheap  \\ncdt :: cdt  \\nis_original_cap :: \"cslot_ptr ⇒ bool\"  \\ncur_thread :: obj_ref  \\nidle_thread :: obj_ref machine_state :: machine_state  \\ninterrupt_irq_node :: \"irq ⇒ obj_ref\" interrupt_states :: \"irq ⇒ irq_state\"  \\narch_state :: arch_state  \\nThe following record extends the abstract kernel state with extra state of type \\'a. The specification operates over states of this extended type. By choosing an appropriate concrete type for \\'a we may obtain different *instantiations* of the kernel specifications at differing levels of abstraction. See chapter 19 for further information.  \\nrecord \\'a state = abstract_state + exst :: \\'a This wrapper lifts monadic operations on the underlying machine state to monadic operations on the kernel state.  \\ndefinition do_machine_op :: \"(machine_state, \\'a) nondet_monad ⇒ (\\'z state, \\'a) nondet_monad\" where\\n\"do_machine_op mop ≡ do ms ← gets machine_state;\\n(r, ms\\') ← select_f (mop ms);\\nmodify (λstate. state (| machine_state := ms\\' |));\\nreturn r od\" This function generates the cnode indices used when addressing the capability slots within a TCB.  \\ndefinition tcb_cnode_index :: \"nat ⇒ cnode_index\" where \"tcb_cnode_index n ≡ to_bl (of_nat n :: 3 word)\"\\nZombie capabilities store the bit size of the CNode cap they were created from or None if they were created from a TCB cap. This function decodes the bit-length of cnode indices into the relevant kernel objects.  \\ndefinition zombie_cte_bits :: \"nat option ⇒ nat\" where\\n\"zombie_cte_bits N ≡ case N of Some n ⇒ n | None ⇒ 3\" lemma zombie_cte_bits_simps[simp]:\\n\"zombie_cte_bits (Some n) = n\"\\n\"zombie_cte_bits None = 3\" The first capability slot of the relevant kernel object.  \\nprimrec first_cslot_of :: \"cap ⇒ cslot_ptr\" where\\n\"first_cslot_of (ThreadCap oref) = (oref, tcb_cnode_index 0)\"\\n| \"first_cslot_of (CNodeCap oref bits g) = (oref, replicate bits False)\"\\n| \"first_cslot_of (Zombie oref bits n) = (oref, replicate (zombie_cte_bits bits) False)\"\\nThe set of all objects referenced by a capability.  \\nprimrec obj_refs :: \"cap ⇒ obj_ref set\" where\\n\"obj_refs NullCap = {}\"\\n| \"obj_refs (ReplyCap r m) = {}\"\\n| \"obj_refs IRQControlCap = {}\"\\n| \"obj_refs (IRQHandlerCap irq) = {}\"\\n| \"obj_refs (UntypedCap r s f) = {}\"\\n| \"obj_refs (CNodeCap r bits guard) = {r}\" | \"obj_refs (EndpointCap r b cr) = {r}\"\\n| \"obj_refs (AsyncEndpointCap r b cr) = {r}\"\\n| \"obj_refs (ThreadCap r) = {r}\"\\n| \"obj_refs DomainCap = {}\"\\n| \"obj_refs (Zombie ptr b n) = {ptr}\"\\n| \"obj_refs (ArchObjectCap x) = Option.set (aobj_ref x)\"\\nThe partial definition below is sometimes easier to work with. It also provides cases for UntypedCap and ReplyCap which are not true object references in the sense of the other caps.  \\nprimrec obj_ref_of :: \"cap ⇒ obj_ref\" where\\n\"obj_ref_of (UntypedCap r s f) = r\" | \"obj_ref_of (ReplyCap r m) = r\" | \"obj_ref_of (CNodeCap r bits guard) = r\" | \"obj_ref_of (EndpointCap r b cr) = r\" | \"obj_ref_of (AsyncEndpointCap r b cr) = r\" | \"obj_ref_of (ThreadCap r) = r\" | \"obj_ref_of (Zombie ptr b n) = ptr\" | \"obj_ref_of (ArchObjectCap x) = the (aobj_ref x)\" primrec cap_bits_untyped :: \"cap ⇒ nat\" where\\n\"cap_bits_untyped (UntypedCap r s f) = s\" definition\\n\"tcb_cnode_map tcb ≡\\n[tcb_cnode_index 0 7→ tcb_ctable tcb, tcb_cnode_index 1 7→ tcb_vtable tcb, tcb_cnode_index 2 7→ tcb_reply tcb, tcb_cnode_index 3 7→ tcb_caller tcb, tcb_cnode_index 4 7→ tcb_ipcframe tcb]\"\\ndefinition\\n\"cap_of kobj ≡\\ncase kobj of CNode _ cs ⇒ cs | TCB tcb ⇒ tcb_cnode_map tcb | _ ⇒ empty\" The set of all caps contained in a kernel object.  \\ndefinition caps_of :: \"kernel_object ⇒ cap set\" where \"caps_of kobj ≡ ran (cap_of kobj)\"\\nend', metadata={'Paragraph': '18 Basic Data Structures', 'Section': '18.3 Kernel State'}),\n",
       " Document(page_content='theory Deterministic_A\\nimports Structures_A \"../../lib/List_Lib\" begin The kernel specification operates over states of type \\'a state, which includes all of the abstract kernel state plus an extra field, exst of type \\'a. By choosing an appropriate concrete type for \\'a, we obtain different *instantiations* of this specification, at differing levels of abstraction. The abstract specification is thus *extensible*. The basic technique, and its motivation, are described in [14].  \\nHere, we define two such instantiations. The first yields a largely-deterministic specification by instantiating \\'a with a record that includes concrete scheduler state and information about sibling ordering in the capability derivation tree (CDT). We call the resulting specification the *deterministic abstract* specification and it is defined below in section 19.1.  \\nThe second instantiation uses the type unit for \\'a, yielding a specification that is far more nondeterministic. In particular, the scheduling behaviour and the order in which capabilities are deleted during a *revoke* system call both become completely nondeterministic. We call this second instantiation the nondeterministic abstract specification and it is defined below in section 19.2.  \\nTranslate a state of type \\'a state to one of type \\'b state via a function t from \\'a to \\'b.  \\ndefinition trans_state :: \"(\\'a ⇒ \\'b) ⇒ \\'a state ⇒ \\'b state\" where \"trans_state t s = (|kheap = kheap s, cdt = cdt s, is_original_cap = is_original_cap s, cur_thread = cur_thread s, idle_thread = idle_thread s, machine_state = machine_state s, interrupt_irq_node = interrupt_irq_node s, interrupt_states = interrupt_states s, arch_state = arch_state s, exst = t(exst s)|)\"\\nTruncate an extended state of type \\'a state by effectively throwing away all the \\'a information.  \\nabbreviation \"truncate_state ≡ trans_state (λ_. ())\"', metadata={'Paragraph': '19 Abstract Specification Instantiations'}),\n",
       " Document(page_content='The deterministic abstract specification tracks the state of the scheduler and ordering information about sibling nodes in the CDT.  \\nThe current scheduler action, which is part of the scheduling state.  \\ndatatype scheduler_action =\\nresume_cur_thread | switch_thread obj_ref | choose_new_thread type synonym priority = word8 type synonym domain = word8 19 Abstract Specification Instantiations record etcb =\\ntcb_priority :: \"priority\" tcb_time_slice :: \"nat\" tcb_domain :: \"domain\" definition num_domains :: nat where\\n\"num_domains ≡ 16\" definition time_slice :: \"nat\" where\\n\"time_slice ≡ 5\" definition default_priority :: \"priority\" where\\n\"default_priority ≡ minBound\" definition default_domain :: \"domain\" where\\n\"default_domain ≡ minBound\" definition default_etcb :: \"etcb\" where\\n\"default_etcb ≡ (|tcb_priority = default_priority, tcb_time_slice = time_slice, tcb_domain =\\ndefault_domain|)\"\\ntype synonym ready_queue = \"obj_ref list\" For each entry in the CDT, we record an ordered list of its children. This encodes the order of sibling nodes in the CDT.  \\ntype synonym cdt_list = \"cslot_ptr ⇒ cslot_ptr list\" definition work_units_limit :: \"32 word\" where\\n\"work_units_limit = 0x64\" The extended state of the deterministic abstract specification.  \\nrecord det_ext =\\nwork_units_completed_internal :: \"32 word\" scheduler_action_internal :: scheduler_action ekheap_internal :: \"obj_ref ⇒ etcb option\" domain_list_internal :: \"(domain × 32 word) list\" domain_index_internal :: nat cur_domain_internal :: domain domain_time_internal :: \"32 word\" ready_queues_internal :: \"domain ⇒ priority ⇒ ready_queue\" cdt_list_internal :: cdt_list The state of the deterministic abstract specification extends the abstract state with the det_ext record.  \\ntype synonym det_state = \"det_ext state\" Accessor and update functions for the extended state of the deterministic abstract specification.  \\nabbreviation\\n\"work_units_completed (s::det_state) ≡ work_units_completed_internal (exst s)\"\\nabbreviation\\n\"work_units_completed_update f (s::det_state) ≡ trans_state (work_units_completed_internal_update f) s\" abbreviation\\n\"scheduler_action (s::det_state) ≡ scheduler_action_internal (exst s)\"\\nabbreviation\\n\"scheduler_action_update f (s::det_state) ≡ trans_state (scheduler_action_internal_update f)\\ns\" abbreviation\\n\"ekheap (s::det_state) ≡ ekheap_internal (exst s)\"\\nabbreviation\\n\"ekheap_update f (s::det_state) ≡ trans_state (ekheap_internal_update f) s\" abbreviation\\n\"domain_list (s::det_state) ≡ domain_list_internal (exst s)\"\\nabbreviation\\n\"domain_list_update f (s::det_state) ≡ trans_state (domain_list_internal_update f) s\" abbreviation\\n\"domain_index (s::det_state) ≡ domain_index_internal (exst s)\"\\nabbreviation\\n\"domain_index_update f (s::det_state) ≡ trans_state (domain_index_internal_update f) s\" abbreviation\\n\"cur_domain (s::det_state) ≡ cur_domain_internal (exst s)\"\\nabbreviation\\n\"cur_domain_update f (s::det_state) ≡ trans_state (cur_domain_internal_update f) s\" abbreviation\\n\"domain_time (s::det_state) ≡ domain_time_internal (exst s)\"\\nabbreviation\\n\"domain_time_update f (s::det_state) ≡ trans_state (domain_time_internal_update f) s\" abbreviation\\n\"ready_queues (s::det_state) ≡ ready_queues_internal (exst s)\"\\nabbreviation\\n\"ready_queues_update f (s::det_state) ≡ trans_state (ready_queues_internal_update f) s\" abbreviation\\n\"cdt_list (s::det_state) ≡ cdt_list_internal (exst s)\"\\nabbreviation\\n\"cdt_list_update f (s::det_state) ≡ trans_state (cdt_list_internal_update f) s\" type synonym \\'a det_ext_monad = \"(det_state,\\'a) nondet_monad\" Basic monadic functions for operating on the extended state of the deterministic abstract specification.  \\ndefinition get_etcb :: \"obj_ref ⇒ det_state ⇒ etcb option\" where\\n\"get_etcb tcb_ref es ≡ ekheap es tcb_ref\" definition ethread_get :: \"(etcb ⇒ \\'a) ⇒ obj_ref ⇒ \\'a det_ext_monad\" where\\n\"ethread_get f tptr ≡ do tcb ← gets_the $ get_etcb tptr; 19 Abstract Specification Instantiations return $ f tcb od\" definition set_eobject :: \"obj_ref ⇒ etcb ⇒ unit det_ext_monad\" where\\n\"set_eobject ptr obj ≡\\ndo es ← get; ekh ← return $ ekheap es(ptr 7→ obj); put (es(|ekheap := ekh|))\\nod\" definition ethread_set :: \"(etcb ⇒ etcb) ⇒ obj_ref ⇒ unit det_ext_monad\" where\\n\"ethread_set f tptr ≡ do tcb ← gets_the $ get_etcb tptr; set_eobject tptr $ f tcb od\" definition set_scheduler_action :: \"scheduler_action ⇒ unit det_ext_monad\" where \"set_scheduler_action action ≡\\nmodify (λes. es(|scheduler_action := action|))\"\\ndefinition thread_set_priority :: \"obj_ref ⇒ priority ⇒ unit det_ext_monad\" where \"thread_set_priority tptr prio ≡ ethread_set (λtcb. tcb(|tcb_priority := prio|)) tptr\" definition thread_set_time_slice :: \"obj_ref ⇒ nat ⇒ unit det_ext_monad\" where\\n\"thread_set_time_slice tptr time ≡ ethread_set (λtcb. tcb(|tcb_time_slice := time|)) tptr\" definition thread_set_domain :: \"obj_ref ⇒ domain ⇒ unit det_ext_monad\" where \"thread_set_domain tptr domain ≡ ethread_set (λtcb. tcb(|tcb_domain := domain|)) tptr\" definition get_tcb_queue :: \"domain ⇒ priority ⇒ ready_queue det_ext_monad\" where \"get_tcb_queue d prio ≡ do queues ← gets ready_queues; return (queues d prio)\\nod\" definition set_tcb_queue :: \"domain ⇒ priority ⇒ ready_queue ⇒ unit det_ext_monad\" where \"set_tcb_queue d prio queue ≡\\nmodify (λes. es(| ready_queues :=\\n(λd\\' p. if d\\' = d ∧ p = prio then queue else ready_queues es d\\' p)|))\"\\ndefinition tcb_sched_action :: \"(obj_ref ⇒ obj_ref list ⇒ obj_ref list) ⇒ obj_ref ⇒ unit det_ext_monad\" where\\n\"tcb_sched_action action thread ≡ do d ← ethread_get tcb_domain thread; prio ← ethread_get tcb_priority thread; queue ← get_tcb_queue d prio; set_tcb_queue d prio (action thread queue)\\nod\"  \\ntcb_sched_enqueue :: \"obj_ref ⇒ obj_ref list ⇒ obj_ref list\" where\\n\"tcb_sched_enqueue thread queue ≡ if (thread ∈/ set queue) then thread \\\\# queue else queue\" definition tcb_sched_append :: \"obj_ref ⇒ obj_ref list ⇒ obj_ref list\" where \"tcb_sched_append thread queue ≡ if (thread ∈/ set queue) then queue @ [thread] else queue\"  \\ntcb_sched_dequeue :: \"obj_ref ⇒ obj_ref list ⇒ obj_ref list\" where\\n\"tcb_sched_dequeue thread queue ≡ filter (λx. x 6= thread) queue\" definition reschedule_required :: \"unit det_ext_monad\" where\\n\"reschedule_required ≡ do action ← gets scheduler_action; case action of switch_thread t ⇒ tcb_sched_action (tcb_sched_enqueue) t | _ ⇒ return ();\\nset_scheduler_action choose_new_thread od\" definition possible_switch_to :: \"obj_ref ⇒ bool ⇒ unit det_ext_monad\" where \"possible_switch_to target on_same_prio ≡ do cur ← gets cur_thread; cur_dom ← gets cur_domain; cur_prio ← ethread_get tcb_priority cur; target_dom ← ethread_get tcb_domain target; target_prio ← ethread_get tcb_priority target; action ← gets scheduler_action; if (target_dom 6= cur_dom) then tcb_sched_action tcb_sched_enqueue target else do if ((target_prio > cur_prio ∨ (target_prio = cur_prio ∧ on_same_prio))\\n∧ action = resume_cur_thread) then set_scheduler_action $ switch_thread target else tcb_sched_action tcb_sched_enqueue target; case action of switch_thread _ ⇒ reschedule_required | _ ⇒ return ()\\nod od\"  \\nattempt_switch_to :: \"obj_ref ⇒ unit det_ext_monad\" where \"attempt_switch_to target ≡ possible_switch_to target True\" definition switch_if_required_to :: \"obj_ref ⇒ unit det_ext_monad\" where\\n\"switch_if_required_to target ≡ possible_switch_to target False\" definition next_domain :: \"unit det_ext_monad\" where\\n\"next_domain ≡\\nmodify (λs.  \\nlet domain_index\\' = (domain_index s + 1) mod length (domain_list s) in let next_dom = (domain_list s)!domain_index\\' in s(| domain_index := domain_index\\',\\ncur_domain := fst next_dom, domain_time := snd next_dom, 19 Abstract Specification Instantiations work_units_completed := 0|))\"\\ndefinition dec_domain_time :: \"unit det_ext_monad\" where\\n\"dec_domain_time = modify (λs. s(|domain_time := domain_time s - 1|))\"\\ndefinition set_cdt_list :: \"cdt_list ⇒ (det_state, unit) nondet_monad\" where\\n\"set_cdt_list t ≡ do s ← get; put $ s(| cdt_list := t |)\\nod\" definition update_cdt_list :: \"(cdt_list ⇒ cdt_list) ⇒ (det_state, unit) nondet_monad\" where\\n\"update_cdt_list f ≡ do t ← gets cdt_list; set_cdt_list (f t)\\nod\" The CDT in the implementation is stored in prefix traversal order. The following functions traverse its abstract representation here to yield corresponding information.  \\ndefinition next_child :: \"cslot_ptr ⇒ cdt_list ⇒ cslot_ptr option\" where\\n\"next_child slot t ≡ case (t slot) of [] ⇒ None | x \\\\# xs ⇒ Some x\" definition next_sib :: \"cslot_ptr ⇒ cdt_list ⇒ cdt ⇒ cslot_ptr option\" where\\n\"next_sib slot t m ≡ case m slot of None ⇒ None | Some p ⇒ after_in_list (t p) slot\" function (domintros) next_not_child :: \"cslot_ptr ⇒ cdt_list ⇒ cdt ⇒ cslot_ptr option\" where\\n\"next_not_child slot t m = (if next_sib slot t m = None then (case m slot of None ⇒ None | Some p ⇒ next_not_child p t m)\\nelse next_sib slot t m)\"\\ndefinition next_slot :: \"cslot_ptr ⇒ cdt_list ⇒ cdt ⇒ cslot_ptr option\" where\\n\"next_slot slot t m ≡ if t slot 6= []\\nthen next_child slot t else next_not_child slot t m\" Extended operations for the deterministic abstract specification.  \\ndefinition max_non_empty_queue :: \"(priority ⇒ ready_queue) ⇒ ready_queue\" where\\n\"max_non_empty_queue queues ≡ queues (Max {prio. queues prio 6= []})\"\\ndefinition decode_set_priority_error_choice\\n:: \"priority ⇒ obj_ref ⇒ bool det_ext_monad\" where \"decode_set_priority_error_choice new_prio cur ≡\\ndo prio ← ethread_get tcb_priority cur; return (new_prio > prio)\\nod\" definition default_ext :: \"apiobject_type ⇒ domain ⇒ etcb option\" where\\n\"default_ext type cdom ≡\\ncase type of TCBObject ⇒ Some (default_etcb(|tcb_domain := cdom|))\\n| _ ⇒ None\" definition retype_region_ext :: \"obj_ref list ⇒ apiobject_type ⇒ unit det_ext_monad\" where\\n\"retype_region_ext ptrs type ≡ do ekh ← gets ekheap; cdom ← gets cur_domain; ekh\\' ← return $ foldr (λp ekh. (ekh(p := default_ext type cdom))) ptrs ekh; modify (λs. s(|ekheap := ekh\\'|))\\nod\" definition recycle_cap_ext where\\n\"recycle_cap_ext ptr ≡ do cdom ← gets cur_domain; ethread_set (K (default_etcb(|tcb_domain :=\\ncdom|))) ptr od\" definition cap_swap_ext where\\n\"cap_swap_ext ≡ (λ slot1 slot2 slot1_op slot2_op.  \\ndo update_cdt_list (λlist. list(slot1 := list slot2, slot2 := list slot1));\\nupdate_cdt_list\\n(λlist. case if slot2_op = Some slot1 then Some slot2 else if slot2_op = Some slot2 then Some slot1 else slot2_op of None ⇒ case if slot1_op = Some slot1 then Some slot2 else if slot1_op = Some slot2 then Some slot1 else slot1_op of None ⇒ list | Some slot2_p ⇒ list(slot2_p := list_replace (list slot2_p) slot1 slot2)\\n| Some slot1_p ⇒\\ncase if slot1_op = Some slot1 then Some slot2 else if slot1_op = Some slot2 then Some slot1 else slot1_op of None ⇒ list(slot1_p := list_replace (list slot1_p) slot2 slot1) | Some slot2_p ⇒\\nif slot1_p = slot2_p then list(slot1_p := list_swap (list slot1_p) slot1 slot2) else list(slot1_p := list_replace (list slot1_p) slot2 slot1, slot2_p := list_replace (list slot2_p) slot1 slot2))\\nod)\"\\ndefinition cap_move_ext where\\n\"cap_move_ext ≡ (λ src_slot dest_slot src_p dest_p.  \\ndo update_cdt_list (λlist. case (dest_p) of None ⇒ list | Some p ⇒ list (p := list_remove (list p) dest_slot));\\nif (src_slot = dest_slot) then return () else\\n(do update_cdt_list (λlist. case (src_p) of None ⇒ list | Some p ⇒ list (p := list_replace (list p) src_slot dest_slot));\\nupdate_cdt_list (λlist. list (src_slot := [], dest_slot := (list src_slot) @ (list dest_slot)))\\nod)\\nod)\"\\ndefinition cap_insert_ext where\\n\"cap_insert_ext ≡ (λ src_parent src_slot dest_slot src_p dest_p.  \\ndo update_cdt_list (λlist. case (dest_p) of None ⇒ list | Some p ⇒ (list (p := list_remove (list p) dest_slot)));\\nupdate_cdt_list (λlist. case (src_p) of None ⇒ list (\\nsrc_slot := if src_parent then [dest_slot] @ (list src_slot) else list src_slot) | Some p ⇒ list (\\nsrc_slot := if src_parent then [dest_slot] @ (list src_slot) else list src_slot, p := if (src_parent ∧ p 6= src_slot) then (list p) else if (src_slot 6= dest_slot) then\\n(list_insert_after (list p) src_slot dest_slot) else (dest_slot \\\\# (list p))))\\nod)\"\\ndefinition empty_slot_ext where\\n\"empty_slot_ext ≡ (λ slot slot_p.  \\nupdate_cdt_list (λlist. case slot_p of None ⇒ list (slot := []) | Some p ⇒ if (p = slot) then list(p := list_remove (list p) slot) else list (p := list_replace_list\\n(list p) slot (list slot), slot := [])))\"\\ndefinition create_cap_ext where\\n\"create_cap_ext ≡ (λ untyped dest dest_p. do update_cdt_list (λlist. case dest_p of None ⇒ list | Some p ⇒ (list (p := list_remove (list p) dest)));\\nupdate_cdt_list (λlist. list (untyped := [dest] @ (list untyped)))\\nod)\"\\ndefinition next_revoke_cap where\\n\"next_revoke_cap ≡ (λslot ext. the (next_child slot (cdt_list ext)))\"\\ndefinition free_asid_select where\\n\"free_asid_select ≡ (λ asid_table. fst (hd ((filter (λ (x,y). x ≤ 2 ^ asid_high_bits - 1 ∧ y = None) (assocs asid_table))))) :: (word8 * word32) ⇒ word8\" definition free_asid_pool_select where\\n\"free_asid_pool_select ≡ (λ pool base. fst (hd ((filter (λ (x,y). x ≤ 2 ^ asid_low_bits - 1 ∧\\nucast x + base 6= 0 ∧ y = None) (assocs pool))))) :: (10 word * word32) ⇒ word32 ⇒ 10 word\" definition update_work_units where\\n\"update_work_units ≡\\nmodify (λs. s(|work_units_completed := work_units_completed s + 1|))\"\\ndefinition reset_work_units where\\n\"reset_work_units ≡\\nmodify (λs. s(|work_units_completed := 0|))\"\\ndefinition work_units_limit_reached where\\n\"work_units_limit_reached ≡ do work_units ← gets work_units_completed; return (work_units_limit ≤ work_units)\\nod\" The lowest virtual address in the kernel window. The kernel reserves the virtual addresses from here up in every virtual address space.  \\ndefinition kernel_base :: \"vspace_ref\" where\\n\"kernel_base ≡ 0xf0000000\" definition idle_thread_ptr :: word32 where\\n\"idle_thread_ptr = kernel_base + 0x1000\" A type class for all instantiations of the abstract specification. In practice, this is restricted to basically allow only two sensible implementations at present: the deterministic abstract specification and the nondeterministic one.  \\nclass state_ext =\\nfixes unwrap_ext :: \"\\'a state ⇒ det_ext state\" fixes wrap_ext :: \"(det_ext ⇒ det_ext) ⇒ (\\'a ⇒ \\'a)\" fixes wrap_ext_op :: \"unit det_ext_monad ⇒ (\\'a state,unit) nondet_monad\" fixes wrap_ext_bool :: \"bool det_ext_monad ⇒ (\\'a state,bool) nondet_monad\" fixes select_switch :: \"\\'a ⇒ bool\" fixes ext_init :: \"\\'a\" definition detype_ext :: \"obj_ref set ⇒ \\'z::state_ext ⇒ \\'z\" where\\n\"detype_ext S ≡ wrap_ext (λs. s(|ekheap_internal := (λx. if x ∈ S then None else ekheap_internal s x)|))\"\\ninstantiation det_ext_ext :: (type) state_ext begin definition \"unwrap_ext_det_ext_ext == (λx. x) :: det_ext state ⇒ det_ext state\" definition \"wrap_ext_det_ext_ext == (λx. x) ::\\n(det_ext ⇒ det_ext) ⇒ det_ext ⇒ det_ext\" definition \"wrap_ext_op_det_ext_ext == (λx. x) ::\\n(det_ext state ⇒ ((unit × det_ext state) set) × bool) ⇒ det_ext state ⇒ ((unit × det_ext state) set) × bool\" definition \"wrap_ext_bool_det_ext_ext == (λx. x) ::\\n(det_ext state ⇒ ((bool × det_ext state) set) × bool) ⇒ det_ext state ⇒ ((bool × det_ext state) set) × bool\" definition \"select_switch_det_ext_ext == (λ_. True) :: det_ext⇒ bool\" definition \"ext_init_det_ext_ext ≡\\n(|work_units_completed_internal = 0, scheduler_action_internal = resume_cur_thread, ekheap_internal = Map.empty (idle_thread_ptr 7→ default_etcb),\\ndomain_list_internal = [], domain_index_internal = 0, cur_domain_internal = 0, 19 Abstract Specification Instantiations domain_time_internal = 15, ready_queues_internal = const (const []),\\ncdt_list_internal = const []|) :: det_ext\" instance end', metadata={'Paragraph': '19 Abstract Specification Instantiations', 'Section': '19.1 Deterministic Abstract Specification'}),\n",
       " Document(page_content='The nondeterministic abstract specification instantiates the extended state with the unit type - i.e. it doesn\\'t have any meaningful extended state.  \\ninstantiation unit :: state_ext begin definition \"unwrap_ext_unit == (λ_. undefined) :: unit state ⇒ det_ext state\" definition \"wrap_ext_unit == (λf s. ()) :: (det_ext ⇒ det_ext) ⇒ unit ⇒ unit\" definition \"wrap_ext_op_unit == (λm. return ()) ::\\n(det_ext state ⇒ ((unit × det_ext state) set) × bool) ⇒ unit state ⇒ ((unit × unit state)\\nset) × bool\" definition \"wrap_ext_bool_unit == (λm. select UNIV) ::\\n(det_ext state ⇒ ((bool × det_ext state ) set) × bool) ⇒ unit state ⇒ ((bool × unit state)\\nset) × bool\" definition \"select_switch_unit == (λs. False) :: unit ⇒ bool\" definition \"ext_init_unit ≡ () :: unit\" instance end Run an extended operation over the extended state without modifying it and use the return value to choose between two computations to run.  \\nlemmas ext_init_def = ext_init_det_ext_ext_def ext_init_unit_def definition OR_choice :: \"bool det_ext_monad ⇒ (\\'z::state_ext state,\\'a) nondet_monad ⇒ (\\'z state,\\'a)\\nnondet_monad ⇒ (\\'z state,\\'a) nondet_monad\" where\\n\"OR_choice c f g ≡\\ndo ex ← get; (rv,_) ← select_f (mk_ef ((wrap_ext_bool c) ex));\\nif rv then f else g od\" definition OR_choiceE :: \"bool det_ext_monad ⇒ (\\'z::state_ext state,\\'e + \\'a) nondet_monad ⇒ (\\'z state,\\'e + \\'a) nondet_monad ⇒ (\\'z state,\\'e + \\'a) nondet_monad\" where \"OR_choiceE c f g ≡\\ndoE\\nex ← liftE get; (rv,_) ← liftE $ select_f (mk_ef ((wrap_ext_bool c) ex));\\nif rv then f else g odE\"\\nRun an extended operation over the extended state to update the extended state, ignoring any return value that the extended operation might yield.  \\ndefinition do_extended_op :: \"unit det_ext_monad ⇒ (\\'z::state_ext state,unit) nondet_monad\" where\\n\"do_extended_op eop ≡ do ex ← get; (_,es\\') ← select_f (mk_ef ((wrap_ext_op eop) ex));\\nmodify (λ state. state(|exst := (exst es\\')|))\\nod\" Use the extended state to choose a value from a bounding set S when select_switch is true. Otherwise just select from S.  \\ndefinition select_ext :: \"(det_ext state ⇒ \\'d) ⇒ (\\'d set) ⇒ (\\'a::state_ext state,\\'d) nondet_monad\" where\\n\"select_ext a S ≡ do s ← get; x ← if (select_switch (exst s)) then (return (a (unwrap_ext s)))\\nelse (select S);\\nassert (x ∈ S);\\nreturn x od\" definition valid_list_2 :: \"cdt_list ⇒ cdt ⇒ bool\" where\\n\"valid_list_2 t m ≡ (∀ p. set (t p) = {c. m c = Some p}) ∧ (∀ p. distinct (t p))\"\\nabbreviation valid_list :: \"det_ext state ⇒ bool\" where\\n\"valid_list s ≡ valid_list_2 (cdt_list s) (cdt s)\"\\nend', metadata={'Paragraph': '19 Abstract Specification Instantiations', 'Section': '19.2 Nondeterministic Abstract Specification'}),\n",
       " Document(page_content='theory Exceptions_A imports Deterministic_A\\nbegin This theory contains abbreviations for the monadic types used in the specification and a number of lifting functions between them.  \\nThe basic kernel monad without faults, interrupts, or errors.  \\ntype synonym (\\'a,\\'z) s_monad = \"(\\'z state, \\'a) nondet_monad\" The fault monad: may throw a fault exception which will usually be reported to the current thread\\'s fault handler.  \\ntype synonym (\\'a,\\'z) f_monad = \"(fault + \\'a,\\'z) s_monad\" term \"a::(unit,\\'a) s_monad\" The error monad: may throw a syscall_error exception which will usually be reported to the current thread as system call result.  \\ntype synonym (\\'a,\\'z) se_monad = \"(syscall_error + \\'a,\\'z) s_monad\" The lookup failure monad: may throw a lookup_failure exception. Depending on context it may either be reported directly to the current thread or to its fault handler.  \\ntype synonym (\\'a,\\'z) lf_monad = \"(lookup_failure + \\'a,\\'z) s_monad\" The preemption monad. May throw an interrupt exception.  \\ntype synonym (\\'a,\\'z) p_monad = \"(interrupt + \\'a,\\'z) s_monad\" Printing abbreviations for the above types.  \\ntranslations\\n(type) \"\\'a s_monad\" <= (type) \"state ⇒ ((\\'a × state) ⇒ bool) × bool\"\\n(type) \"\\'a f_monad\" <= (type) \"(fault + \\'a) s_monad\" (type) \"\\'a se_monad\" <= (type) \"(syscall_error + \\'a) s_monad\" (type) \"\\'a lf_monad\" <= (type) \"(lookup_failure + \\'a) s_monad\" (type) \"\\'a p_monad\" <=(type) \"(interrupt + \\'a) s_monad\" Perform non-preemptible operations within preemptible blocks.  \\ndefinition without_preemption :: \"(\\'a,\\'z::state_ext) s_monad ⇒ (\\'a,\\'z::state_ext) p_monad\" where without_preemption_def[simp]:\\n\"without_preemption ≡ liftE\"\\nAllow preemption at this point.  \\ndefinition preemption_point :: \"(unit,\\'z::state_ext) p_monad\" where\\n\"preemption_point ≡ doE liftE $ do_extended_op update_work_units; OR_choiceE (work_units_limit_reached)\\n(doE liftE $ do_extended_op reset_work_units; irq_opt ← liftE $ do_machine_op getActiveIRQ;\\n20 Basic Kernel and Exception Monads option_case (returnOk ()) (throwError ◦ Interrupted) irq_opt odE) (returnOk ())\\nodE\"\\nLift one kind of exception monad into another by converting the error into various other kinds of error or return value.  \\ndefinition cap_fault_on_failure :: \"word32 ⇒ bool ⇒ (\\'a,\\'z::state_ext) lf_monad ⇒ (\\'a,\\'z::state_ext)\\nf_monad\" where\\n\"cap_fault_on_failure cptr rp m ≡ handleE\\' m (throwError ◦ CapFault cptr rp)\"\\ndefinition lookup_error_on_failure :: \"bool ⇒ (\\'a,\\'z::state_ext) lf_monad ⇒ (\\'a,\\'z::state_ext) se_monad\" where\\n\"lookup_error_on_failure s m ≡ handleE\\' m (throwError ◦ FailedLookup s)\"\\ndefinition null_cap_on_failure :: \"(cap,\\'z::state_ext) lf_monad ⇒ (cap,\\'z::state_ext) s_monad\" where\\n\"null_cap_on_failure ≡ liftM (sum_case (λx. NullCap) id)\"\\ndefinition unify_failure :: \"(\\'f + \\'a,\\'z::state_ext) s_monad ⇒ (unit + \\'a,\\'z::state_ext) s_monad\" where\\n\"unify_failure m ≡ handleE\\' m (λx. throwError ())\"\\ndefinition empty_on_failure :: \"(\\'f + \\'a list,\\'z::state_ext) s_monad ⇒ (\\'a list,\\'z::state_ext) s_monad\" where\\n\"empty_on_failure m ≡ m <catch> (λx. return [])\"\\ndefinition const_on_failure :: \"\\'a ⇒ (\\'f + \\'a,\\'z::state_ext) s_monad ⇒ (\\'a,\\'z::state_ext) s_monad\" where\\n\"const_on_failure c m ≡ m <catch> (λx. return c)\"', metadata={'Paragraph': '20 Basic Kernel And Exception Monads'}),\n",
       " Document(page_content='theory KHeap_A imports Exceptions_A\\nbegin This theory gives auxiliary getter and setter methods for kernel objects.', metadata={'Paragraph': '21 Accessing The Kernel Heap'}),\n",
       " Document(page_content='definition get_object :: \"obj_ref ⇒ (kernel_object,\\'z::state_ext) s_monad\" where\\n\"get_object ptr ≡ do kh ← gets kheap; assert (kh ptr 6= None);\\nreturn $ the $ kh ptr od\" definition set_object :: \"obj_ref ⇒ kernel_object ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_object ptr obj ≡ do s ← get; kh ← return $ (kheap s)(ptr := Some obj);\\nput (s (| kheap := kh |))\\nod\"', metadata={'Paragraph': '21 Accessing The Kernel Heap', 'Section': '21.1 General Object Access'}),\n",
       " Document(page_content='definition get_tcb :: \"obj_ref ⇒ \\'z::state_ext state ⇒ tcb option\" where\\n\"get_tcb tcb_ref state ≡\\ncase kheap state tcb_ref of None ⇒ None | Some kobj ⇒ (case kobj of TCB tcb ⇒ Some tcb | _ ⇒ None)\"\\ndefinition thread_get :: \"(tcb ⇒ \\'a) ⇒ obj_ref ⇒ (\\'a,\\'z::state_ext) s_monad\" where\\n\"thread_get f tptr ≡ do tcb ← gets_the $ get_tcb tptr; return $ f tcb od\" definition thread_set :: \"(tcb ⇒ tcb) ⇒ obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where 21 Accessing the Kernel Heap\\n\"thread_set f tptr ≡ do tcb ← gets_the $ get_tcb tptr; set_object tptr $ TCB $ f tcb od\" definition get_thread_state :: \"obj_ref ⇒ (thread_state,\\'z::state_ext) s_monad\" where\\n\"get_thread_state ref ≡ thread_get tcb_state ref\" definition set_thread_state_ext :: \"obj_ref ⇒ unit det_ext_monad\" where\\n\"set_thread_state_ext t ≡ do ts ← get_thread_state t; cur ← gets cur_thread; action ← gets scheduler_action; when (¬ (runnable ts) ∧ cur = t ∧ action = resume_cur_thread) (set_scheduler_action choose_new_thread)\\nod\" definition set_thread_state :: \"obj_ref ⇒ thread_state ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_thread_state ref ts ≡ do tcb ← gets_the $ get_tcb ref; set_object ref (TCB (tcb (| tcb_state := ts |)));\\ndo_extended_op (set_thread_state_ext ref)\\nod\" definition set_priority :: \"obj_ref ⇒ priority ⇒ unit det_ext_monad\" where \"set_priority tptr prio ≡ do tcb_sched_action tcb_sched_dequeue tptr; thread_set_priority tptr prio; ts ← get_thread_state tptr; when (runnable ts) $ tcb_sched_action tcb_sched_enqueue tptr; cur ← gets cur_thread; when (tptr = cur) reschedule_required od\"', metadata={'Paragraph': '21 Accessing The Kernel Heap', 'Section': '21.2 Tcbs'}),\n",
       " Document(page_content='definition get_endpoint :: \"obj_ref ⇒ (endpoint,\\'z::state_ext) s_monad\" where\\n\"get_endpoint ptr ≡ do kobj ← get_object ptr; (case kobj of Endpoint e ⇒ return e | _ ⇒ fail)\\nod\" definition set_endpoint :: \"obj_ref ⇒ endpoint ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_endpoint ptr ep ≡ do obj ← get_object ptr; assert (case obj of Endpoint ep ⇒ True | _ ⇒ False);\\nset_object ptr (Endpoint ep)\\nod\" 110 definition get_async_ep :: \"obj_ref ⇒ (async_ep,\\'z::state_ext) s_monad\" where\\n\"get_async_ep ptr ≡ do kobj ← get_object ptr; case kobj of AsyncEndpoint e ⇒ return e | _ ⇒ fail od\" definition set_async_ep :: \"obj_ref ⇒ async_ep ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_async_ep ptr aep ≡ do obj ← get_object ptr; assert (case obj of AsyncEndpoint aep ⇒ True | _ ⇒ False);\\nset_object ptr (AsyncEndpoint aep)\\nod\"', metadata={'Paragraph': '21 Accessing The Kernel Heap', 'Section': '21.3 Synchronous And Asyncronous Endpoints'}),\n",
       " Document(page_content='definition get_irq_state :: \"irq ⇒ (irq_state,\\'z::state_ext) s_monad\" where\\n\"get_irq_state irq ≡ gets (λs. interrupt_states s irq)\"\\ndefinition set_irq_state :: \"irq_state ⇒ irq ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_irq_state state irq ≡ do modify (λs. s (| interrupt_states := (interrupt_states s) (irq := state)|));\\ndo_machine_op $ maskInterrupt (state = IRQInactive) irq od\"  \\nget_irq_slot :: \"irq ⇒ (cslot_ptr,\\'z::state_ext) s_monad\" where\\n\"get_irq_slot irq ≡ gets (λst. (interrupt_irq_node st irq, []))\"', metadata={'Paragraph': '21 Accessing The Kernel Heap', 'Section': '21.4 Irq State And Slot'}),\n",
       " Document(page_content='Changes user context of specified thread by running specified user monad.  \\ndefinition as_user :: \"obj_ref ⇒ \\'a user_monad ⇒ (\\'a,\\'z::state_ext) s_monad\" where\\n\"as_user tptr f ≡ do tcb ← gets_the $ get_tcb tptr; uc ← return $ tcb_context tcb;\\n(a, uc\\') ← select_f $ f uc; new_tcb ← return $ tcb (| tcb_context := uc\\' |);\\nset_object tptr (TCB new_tcb);\\nreturn a od\" end', metadata={'Paragraph': '21 Accessing The Kernel Heap', 'Section': '21.5 User Context'}),\n",
       " Document(page_content='theory CSpaceAcc_A imports KHeap_A\\nbegin This theory contains basic definitions for manipulating capabilities and CDTs.', metadata={'Paragraph': '22 Accessing Cspace'}),\n",
       " Document(page_content='Recall that a capability may reside in either a CNode, or inside a TCB; the following definitions allow the kernel model to retrieve and update capabilities in a uniform fashion.  \\ndefinition get_cap :: \"cslot_ptr ⇒ (cap,\\'z::state_ext) s_monad\" where\\n\"get_cap ≡ λ(oref, cref). do obj ← get_object oref; caps ← case obj of CNode sz cnode ⇒ do assert (well_formed_cnode_n sz cnode); return cnode od | TCB tcb ⇒ return (tcb_cnode_map tcb) | _ ⇒ fail; assert_opt (caps cref)\\nod\" definition set_cap :: \"cap ⇒ cslot_ptr ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_cap cap ≡ λ(oref, cref). do obj ← get_object oref; obj\\' ← case obj of CNode sz cn ⇒ if cref ∈ dom cn ∧ well_formed_cnode_n sz cn then return $ CNode sz $ cn (cref 7→ cap)\\nelse fail | TCB tcb ⇒\\nif cref = tcb_cnode_index 0 then return $ TCB $ tcb (| tcb_ctable := cap |)\\nelse if cref = tcb_cnode_index 1 then return $ TCB $ tcb (| tcb_vtable := cap |)\\nelse if cref = tcb_cnode_index 2 then return $ TCB $ tcb (| tcb_reply := cap |)\\nelse if cref = tcb_cnode_index 3 then return $ TCB $ tcb (| tcb_caller := cap |)\\nelse if cref = tcb_cnode_index 4 then return $ TCB $ tcb (| tcb_ipcframe := cap |)\\nelse fail | _ ⇒ fail; set_object oref obj\\' od\" Ensure a capability slot is empty.  \\ndefinition ensure_empty :: \"cslot_ptr ⇒ (unit,\\'z::state_ext) se_monad\" where\\n\"ensure_empty slot ≡ doE\\ncap ← liftE $ get_cap slot; whenE (cap 6= NullCap) (throwError DeleteFirst)\\nodE\"', metadata={'Paragraph': '22 Accessing Cspace', 'Section': '22.1 Capability Access'}),\n",
       " Document(page_content='Set the capability derivation tree.  \\ndefinition set_cdt :: \"cdt ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_cdt t ≡ do s ← get; put $ s(| cdt := t |)\\nod\" Update the capability derivation tree.  \\ndefinition update_cdt :: \"(cdt ⇒ cdt) ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"update_cdt f ≡ do t ← gets cdt; set_cdt (f t)\\nod\" Set the original flag for a given cap slot.  \\ndefinition set_original :: \"cslot_ptr ⇒ bool ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_original slot v ≡ do r ← gets is_original_cap; modify (λs. s (| is_original_cap := r (slot := v) |))\\nod\" Definitions and syntax for predicates on capability derivation.  \\ndefinition is_cdt_parent :: \"cdt ⇒ cslot_ptr ⇒ cslot_ptr ⇒ bool\" where \"is_cdt_parent t p c ≡ t c = Some p\" definition cdt_parent_rel :: \"cdt ⇒ (cslot_ptr × cslot_ptr) set\" where\\n\"cdt_parent_rel t ≡ {(p,c). is_cdt_parent t p c}\"\\nabbreviation parent_of :: \"cdt ⇒ cslot_ptr ⇒ cslot_ptr ⇒ bool\" (\"_ ` _ cdt\\'_parent\\'_of _\" [60,0,60] 61)\\nwhere\\n\"t ` p cdt_parent_of c ≡ (p,c) ∈ cdt_parent_rel t\" abbreviation parent_of_trancl :: \"cdt ⇒ cslot_ptr ⇒ cslot_ptr ⇒ bool\"\\n(\"_ ` _ cdt\\'_parent\\'_of+ _\" [60,0,60] 61)\\nwhere\\n\"t ` x cdt_parent_of+ y ≡ (x, y) ∈ (cdt_parent_rel t)+\"\\nabbreviation parent_of_rtrancl :: \"cdt ⇒ cslot_ptr ⇒ cslot_ptr ⇒ bool\"\\n(\"_ ` _ cdt\\'_parent\\'_of∗_\" [60,0,60] 61)\\nwhere\\n\"t ` x cdt_parent_of∗y ≡ (x, y) ∈ (cdt_parent_rel t)∗\"\\nnotation parent_of (\"_ |= _ _\" [60,0,60] 60)\\nand parent_of_trancl (\"_ |= _ → _\" [60,0,60] 60)\\nThe set of descendants of a particular slot in the CDT.  \\ndefinition descendants_of :: \"cslot_ptr ⇒ cdt ⇒ cslot_ptr set\" where\\n\"descendants_of p t ≡ {q. (p,q) ∈ (cdt_parent_rel t)+}\"\\nend', metadata={'Paragraph': '22 Accessing Cspace', 'Section': '22.2 Accessing The Capability Derivation Tree'}),\n",
       " Document(page_content='theory ArchVSpaceAcc_A\\nimports KHeap_A\\nbegin This part of the specification is fairly concrete as the machine architecture is visible to the user in seL4 and therefore needs to be described. The abstraction compared to the implementation is in the data types for kernel objects. The interface which is rich in machine details remains the same.', metadata={'Paragraph': '23 Accessing The Arm Vspace'}),\n",
       " Document(page_content='The lowest virtual address in the kernel window. The kernel reserves the virtual addresses from here up in every virtual address space.  \\nConvert a set of rights into binary form.  \\ndefinition word_from_vm_rights :: \"vm_rights ⇒ word32\" where \"word_from_vm_rights R ≡ if vm_read_write ⊆ R then 3 else if vm_read_only ⊆ R then 2 else 1\" Encode a page directory entry into the equivalent entry that the page table walker implemented in ARM hardware would parse.  \\ndefinition word_from_pde :: \"pde ⇒ machine_word\" where \"word_from_pde pde ≡ case pde of InvalidPDE ⇒ 0 | PageTablePDE table attrib domain ⇒ 1 || table && 0xfffffc00 ||\\n(if ParityEnabled ∈ attrib then 1 << 9 else 0) ||\\n((domain && 0xf) << 5)\\n| SectionPDE frame attrib domain rights ⇒ 2 || frame && 0xfff00000 ||\\n(if ParityEnabled ∈ attrib then (1 << 9) else 0) || (if PageCacheable ∈ attrib then (1 << 2) || (1 << 3) else 0) ||\\n((domain && 0xf) << 5) ||\\n(if Global ∈ attrib then 0 else (1 << 17)) ||\\n(word_from_vm_rights rights << 10)\\n| SuperSectionPDE frame attrib rights ⇒ 2 ||\\n(1 << 18) ||\\n(frame && 0xff000000) ||\\n(if ParityEnabled ∈ attrib then 1 << 9 else 0) || (if PageCacheable ∈ attrib then (1 << 2) || (1 << 3) else 0) || (if Global ∈ attrib then 0 else (1 << 17)) ||\\n(word_from_vm_rights rights << 10)\"\\nEncode a page table entry into the equivalent entry that the page table walker implemented in ARM hardware would parse. 23 Accessing the ARM VSpace definition word_from_pte :: \"pte ⇒ machine_word\" where\\n\"word_from_pte pte ≡ case pte of InvalidPTE ⇒ 0 | LargePagePTE frame attrib rights ⇒ 1 ||\\n(frame && 0xffff0000) ||\\n(if PageCacheable ∈ attrib then (1 << 2) || (1 << 3) else 0) ||\\n(word_from_vm_rights rights * 85 << 4)\\n| (SmallPagePTE frame attrib rights) ⇒ 2 ||\\n(frame && 0xfffff000) ||\\n(if PageCacheable ∈ attrib then (1 << 2) || (1 << 3) else 0) ||\\n(word_from_vm_rights rights * 85 << 4)\"\\nThe high bits of a virtual ASID.  \\ndefinition asid_high_bits_of :: \"asid ⇒ word8\" where\\n\"asid_high_bits_of asid ≡ ucast (asid >> asid_low_bits)\"', metadata={'Paragraph': '23 Accessing The Arm Vspace', 'Section': '23.1 Encodings'}),\n",
       " Document(page_content='Manipulate ASID pools, page directories and page tables in the kernel heap.  \\ndefinition get_asid_pool :: \"obj_ref ⇒ (10 word * obj_ref,\\'z::state_ext) s_monad\" where \"get_asid_pool ptr ≡ do kobj ← get_object ptr;\\n(case kobj of ArchObj (ASIDPool pool) ⇒ return pool | _ ⇒ fail)\\nod\" definition set_asid_pool :: \"obj_ref ⇒ (10 word * obj_ref) ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_asid_pool ptr pool ≡ do v ← get_object ptr; assert (case v of ArchObj (arch_kernel_obj.ASIDPool p) ⇒ True | _ ⇒ False);\\nset_object ptr (ArchObj (arch_kernel_obj.ASIDPool pool))\\nod\" definition get_pd :: \"obj_ref ⇒ (12 word ⇒ pde,\\'z::state_ext) s_monad\" where \"get_pd ptr ≡ do kobj ← get_object ptr; (case kobj of ArchObj (PageDirectory pd) ⇒ return pd | _ ⇒ fail)\\nod\" definition set_pd :: \"obj_ref ⇒ (12 word ⇒ pde) ⇒ (unit,\\'z::state_ext) s_monad\" where \"set_pd ptr pd ≡ do kobj ← get_object ptr; assert (case kobj of ArchObj (PageDirectory pd) ⇒ True | _ ⇒ False);\\nset_object ptr (ArchObj (PageDirectory pd))\\nod\" The following function takes a pointer to a PDE in kernel memory and returns the actual PDE.  \\ndefinition get_pde :: \"obj_ref ⇒ (pde,\\'z::state_ext) s_monad\" where \"get_pde ptr ≡ do base ← return (ptr && ~~mask pd_bits);\\noffset ← return ((ptr && mask pd_bits) >> 2); pd ← get_pd base; return $ pd (ucast offset)\\nod\" definition store_pde :: \"obj_ref ⇒ pde ⇒ (unit,\\'z::state_ext) s_monad\" where \"store_pde p pde ≡ do base ← return (p && ~~mask pd_bits); offset ← return ((p && mask pd_bits) >> 2); pd ← get_pd base; pd\\' ← return $ pd (ucast offset := pde);\\nset_pd base pd\\' od\" definition get_pt :: \"obj_ref ⇒ (word8 ⇒ pte,\\'z::state_ext) s_monad\" where \"get_pt ptr ≡ do kobj ← get_object ptr; (case kobj of ArchObj (PageTable pt) ⇒ return pt | _ ⇒ fail)\\nod\" definition set_pt :: \"obj_ref ⇒ (word8 ⇒ pte) ⇒ (unit,\\'z::state_ext) s_monad\" where \"set_pt ptr pt ≡ do kobj ← get_object ptr; assert (case kobj of ArchObj (PageTable _) ⇒ True | _ ⇒ False);\\nset_object ptr (ArchObj (PageTable pt))\\nod\" The following function takes a pointer to a PTE in kernel memory and returns the actual PTE.  \\ndefinition get_pte :: \"obj_ref ⇒ (pte,\\'z::state_ext) s_monad\" where \"get_pte ptr ≡ do base ← return (ptr && ~~mask pt_bits);\\noffset ← return ((ptr && mask pt_bits) >> 2);\\npt ← get_pt base; return $ pt (ucast offset)\\nod\" definition store_pte :: \"obj_ref ⇒ pte ⇒ (unit,\\'z::state_ext) s_monad\" where \"store_pte p pte ≡ do base ← return (p && ~~mask pt_bits); offset ← return ((p && mask pt_bits) >> 2); pt ← get_pt base; pt\\' ← return $ pt (ucast offset := pte);\\nset_pt base pt\\' od\"', metadata={'Paragraph': '23 Accessing The Arm Vspace', 'Section': '23.2 Kernel Heap Accessors'}),\n",
       " Document(page_content='The kernel window is mapped into every virtual address space from the kernel_base pointer upwards.  \\nThis function copies the mappings which create the kernel window into a new page directory object.  \\ndefinition copy_global_mappings :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where \"copy_global_mappings new_pd ≡ do global_pd ← gets (arm_global_pd ◦ arch_state); pde_bits ← return 2; pd_size ← return (1 << (pd_bits - pde_bits));\\nmapM_x (λindex. do offset ← return (index << pde_bits); pde ← get_pde (global_pd + offset);\\nstore_pde (new_pd + offset) pde od) [kernel_base >> 20 .e. pd_size - 1]\\nod\" Walk the page directories and tables in software. The following function takes a page-directory reference as well as a virtual address and then computes a pointer to the PDE in kernel memory definition lookup_pd_slot :: \"word32 ⇒ vspace_ref ⇒ word32\" where \"lookup_pd_slot pd vptr ≡\\nlet pd_index = vptr >> 20 in pd + (pd_index << 2)\"\\nThe following function takes a page-directory reference as well as a virtual address and then computes a pointer to the PTE in kernel memory. Note that the function fails if the virtual address is mapped on a section or super section.  \\ndefinition lookup_pt_slot :: \"word32 ⇒ vspace_ref ⇒ (word32,\\'z::state_ext) lf_monad\" where \"lookup_pt_slot pd vptr ≡ doE\\npd_slot ← returnOk (lookup_pd_slot pd vptr);\\npde ← liftE $ get_pde pd_slot;\\n(case pde of PageTablePDE ptab _ _ ⇒ (doE\\npt ← returnOk (ptrFromPAddr ptab); pt_index ← returnOk ((vptr >> 12) && 0xff); pt_slot ← returnOk (pt + (pt_index << 2));\\nreturnOk pt_slot odE)\\n| _ ⇒ throwError $ MissingCapability 20)\\nodE\"\\nA non-failing version of lookup_pt_slot when the pd is already known definition lookup_pt_slot_no_fail :: \"word32 ⇒ vspace_ref ⇒ word32\" where\\n\"lookup_pt_slot_no_fail pt vptr ≡\\nlet pt_index = ((vptr >> 12) && 0xff)\\nin pt + (pt_index << 2)\"\\nend', metadata={'Paragraph': '23 Accessing The Arm Vspace', 'Section': '23.3 Basic Operations'}),\n",
       " Document(page_content='theory ArchInvocation_A\\nimports Structures_A\\nbegin These datatypes encode the arguments to the various possible ARM-specific system calls. Accessors are defined for various fields for convenience elsewhere.  \\ndatatype flush_type = Clean | Invalidate | CleanInvalidate | Unify datatype page_directory_invocation =\\nPageDirectoryFlush flush_type vspace_ref vspace_ref word32 obj_ref asid | PageDirectoryNothing primrec pd_flush_type :: \"page_directory_invocation ⇒ flush_type\" where\\n\"pd_flush_type (PageDirectoryFlush typ start end pstart pd asid) = typ\" primrec pd_flush_start :: \"page_directory_invocation ⇒ vspace_ref\" where\\n\"pd_flush_start (PageDirectoryFlush typ start end pstart pd asid) = start\" primrec pd_flush_end :: \"page_directory_invocation ⇒ vspace_ref\" where\\n\"pd_flush_end (PageDirectoryFlush typ start end pstart pd asid) = end\" primrec pd_flush_pstart :: \"page_directory_invocation ⇒ word32\" where\\n\"pd_flush_pstart (PageDirectoryFlush typ start end pstart pd asid) = pstart\" primrec pd_flush_pd :: \"page_directory_invocation ⇒ obj_ref\" where\\n\"pd_flush_pd (PageDirectoryFlush typ start end pstart pd asid) = pd\" primrec pd_flush_asid :: \"page_directory_invocation ⇒ asid\" where\\n\"pd_flush_asid (PageDirectoryFlush typ start end pstart pd asid) = asid\" datatype page_table_invocation =\\nPageTableMap cap cslot_ptr pde obj_ref | PageTableUnmap cap cslot_ptr datatype asid_control_invocation =\\nMakePool obj_ref cslot_ptr cslot_ptr asid datatype asid_pool_invocation =\\nAssign asid obj_ref cslot_ptr datatype page_invocation\\n= PageMap asid cap cslot_ptr\\n\"pte × (obj_ref list) + pde × (obj_ref list)\"\\n| PageRemap asid\\n\"pte × (obj_ref list) + pde × (obj_ref list)\"\\n| PageUnmap arch_cap cslot_ptr | PageFlush flush_type vspace_ref vspace_ref word32 obj_ref asid | PageGetAddr obj_ref primrec page_map_cap :: \"page_invocation ⇒ cap\" where\\n\"page_map_cap (PageMap a c p x) = c\" primrec page_map_asid :: \"page_invocation ⇒ asid\" where\\n\"page_map_asid (PageMap a c p x) = a\" primrec page_map_ct_slot :: \"page_invocation ⇒ cslot_ptr\" where\\n\"page_map_ct_slot (PageMap a c p x) = p\" primrec page_map_entries :: \"page_invocation ⇒ pte × (obj_ref list) + pde × (obj_ref list)\"\\nwhere\\n\"page_map_entries (PageMap a c p x) = x\" primrec page_remap_entries :: \"page_invocation ⇒ pte × (obj_ref list) + pde × (obj_ref list)\"\\nwhere\\n\"page_remap_entries (PageRemap a x) = x\" primrec page_remap_asid :: \"page_invocation ⇒ asid\" where\\n\"page_remap_asid (PageRemap a x) = a\" primrec page_unmap_cap :: \"page_invocation ⇒ arch_cap\" where\\n\"page_unmap_cap (PageUnmap c p) = c\" primrec page_unmap_cap_slot :: \"page_invocation ⇒ cslot_ptr\" where\\n\"page_unmap_cap_slot (PageUnmap c p) = p\" primrec page_flush_pd :: \"page_invocation ⇒ obj_ref\" where\\n\"page_flush_pd (PageFlush typ start end pstart pd asid) = pd\" primrec page_flush_asid :: \"page_invocation ⇒ asid\" where\\n\"page_flush_asid (PageFlush typ start end pstart pd asid) = asid\" primrec page_flush_type :: \"page_invocation ⇒ flush_type\" where\\n\"page_flush_type (PageFlush typ start end pstart pd asid) = typ\" primrec page_flush_start :: \"page_invocation ⇒ vspace_ref\" where\\n\"page_flush_start (PageFlush typ start end pstart pd asid) = start\" primrec page_flush_end :: \"page_invocation ⇒ vspace_ref\" where\\n\"page_flush_end (PageFlush typ start end pstart pd asid) = end\" primrec page_flush_pstart :: \"page_invocation ⇒ word32\" where\\n\"page_flush_pstart (PageFlush typ start end pstart pd asid) = pstart\" primrec page_get_paddr :: \"page_invocation ⇒ obj_ref\" where\\n\"page_get_paddr (PageGetAddr ptr) = ptr\" datatype arch_invocation\\n= InvokePageTable page_table_invocation | InvokePageDirectory page_directory_invocation | InvokePage page_invocation | InvokeASIDControl asid_control_invocation | InvokeASIDPool asid_pool_invocation typedecl arch_interrupt_control end', metadata={'Paragraph': '24 Arm Object Invocations'}),\n",
       " Document(page_content='theory Invocations_A imports ArchInvocation_A\\nbegin These datatypes encode the arguments to the available system calls.  \\ndatatype cnode_invocation =\\nInsertCall cap cslot_ptr cslot_ptr | MoveCall cap cslot_ptr cslot_ptr | RevokeCall cslot_ptr | DeleteCall cslot_ptr | RotateCall cap cap cslot_ptr cslot_ptr cslot_ptr | SaveCall cslot_ptr | RecycleCall cslot_ptr datatype untyped_invocation =\\nRetype cslot_ptr obj_ref obj_ref apiobject_type nat \"cslot_ptr list\" datatype arm_copy_register_sets =\\nARMNoExtraRegisters datatype tcb_invocation =\\nWriteRegisters word32 bool \"word32 list\" arm_copy_register_sets | ReadRegisters word32 bool word32 arm_copy_register_sets | CopyRegisters word32 word32 bool bool bool bool arm_copy_register_sets | ThreadControl word32 cslot_ptr \"cap_ref option\" \"word8 option\"\\n\"(cap * cslot_ptr) option\" \"(cap * cslot_ptr) option\" \"(vspace_ref * (cap * cslot_ptr) option) option\" | Suspend \"word32\" | Resume \"word32\" datatype irq_control_invocation =\\nIRQControl irq cslot_ptr cslot_ptr | InterruptControl arch_interrupt_control datatype irq_handler_invocation =\\nACKIrq irq | SetIRQHandler irq cap cslot_ptr | ClearIRQHandler irq datatype invocation =\\nInvokeUntyped untyped_invocation | InvokeEndpoint obj_ref word32 bool | InvokeAsyncEndpoint obj_ref word32 word32 | InvokeReply obj_ref cslot_ptr | InvokeTCB tcb_invocation | InvokeDomain obj_ref word8 | InvokeCNode cnode_invocation | InvokeIRQControl irq_control_invocation | InvokeIRQHandler irq_handler_invocation | InvokeArchObject arch_invocation 25 Kernel Object Invocations end', metadata={'Paragraph': '25 Kernel Object Invocations'}),\n",
       " Document(page_content='theory Retype_A\\nimports CSpaceAcc_A\\nArchVSpaceAcc_A\\nInvocations_A\\nbegin', metadata={'Paragraph': '26 Retyping And Untyped Invocations'}),\n",
       " Document(page_content='The original capability created when an object of a given type is created with a particular address and size.  \\nprimrec default_cap :: \"apiobject_type ⇒ obj_ref ⇒ nat ⇒ cap\" where\\n\"default_cap CapTableObject oref s = CNodeCap oref s []\"\\n| \"default_cap Untyped oref s = UntypedCap oref s 0\" | \"default_cap TCBObject oref s = ThreadCap oref\" | \"default_cap EndpointObject oref s = EndpointCap oref 0 UNIV\" | \"default_cap AsyncEndpointObject oref s =\\nAsyncEndpointCap oref 0 {AllowRead, AllowWrite}\"\\n| \"default_cap (ArchObject aobj) oref s = ArchObjectCap (arch_default_cap aobj oref s)\"\\nCreate and install a new capability to a newly created object.  \\ndefinition create_cap ::\\n\"apiobject_type ⇒ nat ⇒ cslot_ptr ⇒ cslot_ptr × obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"create_cap type bits untyped ≡ λ(dest,oref). do dest_p ← gets (λs. cdt s dest); cdt ← gets cdt; set_cdt (cdt (dest 7→ untyped));\\ndo_extended_op (create_cap_ext untyped dest dest_p); set_original dest True; set_cap (default_cap type oref bits) dest od\"', metadata={'Paragraph': '26 Retyping And Untyped Invocations', 'Section': '26.1 Creating Caps'}),\n",
       " Document(page_content='Properties of an empty CNode object.  \\ndefinition empty_cnode :: \"nat ⇒ cnode_contents\" where\\n\"empty_cnode bits ≡ λx. if length x = bits then Some NullCap else None\" The initial state objects of various types are in when created.  \\ndefinition default_object :: \"apiobject_type ⇒ nat ⇒ kernel_object\" where \"default_object api n ≡ case api of Untyped ⇒ undefined | CapTableObject ⇒ CNode n (empty_cnode n)\\n| TCBObject ⇒ TCB default_tcb | EndpointObject ⇒ Endpoint default_ep | AsyncEndpointObject ⇒ AsyncEndpoint default_async_ep | ArchObject aobj ⇒ ArchObj (default_arch_object aobj n)\"\\nThe size in bits of the objects that will be created when a given type and size is requested.  \\ndefinition obj_bits_api :: \"apiobject_type ⇒ nat ⇒ nat\" where \"obj_bits_api type obj_size_bits ≡ case type of Untyped ⇒ obj_size_bits | CapTableObject ⇒ obj_size_bits + slot_bits | TCBObject ⇒ obj_bits (TCB default_tcb) | EndpointObject ⇒ obj_bits (Endpoint undefined)\\n| AsyncEndpointObject ⇒ obj_bits (AsyncEndpoint undefined)\\n| ArchObject aobj ⇒ obj_bits $ ArchObj $ default_arch_object aobj obj_size_bits\"', metadata={'Paragraph': '26 Retyping And Untyped Invocations', 'Section': '26.2 Creating Objects'}),\n",
       " Document(page_content='Create numObjects objects, starting from obj_ref, return of list pointers to them. For some types, each returned pointer points to a group of objects.  \\ndefinition retype_region :: \"obj_ref ⇒ nat ⇒ nat ⇒ apiobject_type ⇒ (obj_ref list,\\'z::state_ext) s_monad\" where\\n\"retype_region ptr numObjects o_bits type ≡ do obj_size ← return $ 2 ^ obj_bits_api type o_bits; ptrs ← return $ map (λp. ptr_add ptr (p * obj_size)) [0..< numObjects]; when (type 6= Untyped) (do kh ← gets kheap; kh\\' ← return $ foldr (λp kh. kh(p 7→ default_object type o_bits)) ptrs kh; do_extended_op (retype_region_ext ptrs type);\\nmodify $ kheap_update (K kh\\')\\nod);\\nreturn $ ptrs od\"', metadata={'Paragraph': '26 Retyping And Untyped Invocations', 'Section': '26.3 Main Retype Implementation'}),\n",
       " Document(page_content='Remove objects from a region of the heap.  \\ndefinition detype :: \"(obj_ref set) ⇒ \\'z::state_ext state ⇒ \\'z::state_ext state\" where\\n\"detype S s ≡ s (| kheap := (λx. if x ∈ S then None else kheap s x), exst := detype_ext S (exst s)|)\"\\nDelete objects within a specified region.  \\ndefinition delete_objects :: \"word32 ⇒ nat ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"delete_objects ptr bits = do do_machine_op (freeMemory ptr bits);\\nmodify (detype {ptr..ptr + 2 ^ bits - 1})\\nod\" This is a placeholder function. We may wish to extend the specification with explicitly tagging kernel data regions in memory.  \\ndefinition reserve_region :: \"obj_ref ⇒ nat ⇒ bool ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"reserve_region ptr byteLength is_kernel ≡ return ()\"\\nCreate 4096-byte frame objects that can be mapped into memory. These must be cleared to prevent past contents being revealed.  \\ndefinition create_word_objects :: \"word32 ⇒ nat ⇒ nat ⇒ (unit,\\'z::state_ext) s_monad\" where \"create_word_objects ptr numObjects sz ≡\\ndo byteLength ← return $ numObjects * 2 ^ sz; reserve_region ptr byteLength True; rst ← return (map (λ n. (ptr + (n << sz))) [0 .e. (of_nat numObjects) - 1]);\\ndo_machine_op $ mapM_x (λx. clearMemory x (2 ^ sz)) rst od\" Initialise architecture-specific objects.  \\ndefinition init_arch_objects :: \"apiobject_type ⇒ obj_ref ⇒ nat ⇒ nat ⇒ obj_ref list ⇒ (unit,\\'z::state_ext)\\ns_monad\" where\\n\"init_arch_objects new_type ptr num_objects obj_sz refs ≡ case new_type of ArchObject SmallPageObj ⇒ create_word_objects ptr num_objects 12 | ArchObject LargePageObj ⇒ create_word_objects ptr num_objects 16 | ArchObject SectionObj ⇒ create_word_objects ptr num_objects 20 | ArchObject SuperSectionObj ⇒ create_word_objects ptr num_objects 24 | ArchObject PageTableObj ⇒\\ndo_machine_op $ mapM_x (λx. cleanCacheRange_PoU x (x + ((1::word32) << pt_bits) - 1)\\n(addrFromPPtr x)) refs | ArchObject PageDirectoryObj ⇒ do mapM_x copy_global_mappings refs; do_machine_op $ mapM_x (λx. cleanCacheRange_PoU x (x + ((1::word32) << pd_bits) - 1)\\n(addrFromPPtr x)) refs od | _ ⇒ return ()\"\\nUntyped capabilities confer authority to the Retype method. This clears existing objects from a region, creates new objects of the requested type, initialises them and installs new capabilities to them.  \\nfun invoke_untyped :: \"untyped_invocation ⇒ (unit,\\'z::state_ext) s_monad\" where \"invoke_untyped (Retype src_slot base free_region_base new_type obj_sz slots) = do cap ← get_cap src_slot;\\n(* If we are creating the first object, detype the entire region. *)\\nwhen (base = free_region_base)\\n$ delete_objects base (bits_of cap);\\n(* Update the untyped cap to track the amount of space used. *)\\ntotal_object_size ← return $ (of_nat (length slots) << (obj_bits_api new_type obj_sz)); free_ref ← return $ free_region_base + total_object_size; set_cap (UntypedCap base (bits_of cap) (unat (free_ref - base))) src_slot;\\n(* Create new objects. *)\\norefs ← retype_region free_region_base (length slots) obj_sz new_type; 26 Retyping and Untyped Invocations init_arch_objects new_type free_region_base (length slots) obj_sz orefs; sequence_x (map (create_cap new_type obj_sz src_slot) (zip slots orefs))\\nod\" end', metadata={'Paragraph': '26 Retyping And Untyped Invocations', 'Section': '26.4 Invoking Untyped Capabilities'}),\n",
       " Document(page_content='theory ArchVSpace_A imports Retype_A\\nbegin Save the set of entries that would be inserted into a page table or page directory to map various different sizes of frame at a given virtual address.  \\nfun create_mapping_entries ::\\n\"paddr ⇒ vspace_ref ⇒ vmpage_size ⇒ vm_rights ⇒ vm_attributes ⇒ word32 ⇒\\n((pte * word32 list) + (pde * word32 list),\\'z::state_ext) se_monad\" where\\n\"create_mapping_entries base vptr ARMSmallPage vm_rights attrib pd =\\ndoE\\np ← lookup_error_on_failure False $ lookup_pt_slot pd vptr; returnOk $ Inl (SmallPagePTE base (attrib - {Global, ParityEnabled})\\nvm_rights, [p])\\nodE\"\\n| \"create_mapping_entries base vptr ARMLargePage vm_rights attrib pd =\\ndoE\\np ← lookup_error_on_failure False $ lookup_pt_slot pd vptr; returnOk $ Inl (LargePagePTE base (attrib - {Global, ParityEnabled})\\nvm_rights, [p, p + 4 .e. p + 60])\\nodE\"\\n| \"create_mapping_entries base vptr ARMSection vm_rights attrib pd =\\ndoE\\np ← returnOk (lookup_pd_slot pd vptr);\\nreturnOk $ Inr (SectionPDE base (attrib - {Global}) 0 vm_rights, [p])\\nodE\"\\n| \"create_mapping_entries base vptr ARMSuperSection vm_rights attrib pd =\\ndoE\\np ← returnOk (lookup_pd_slot pd vptr);\\nreturnOk $ Inr (SuperSectionPDE base (attrib - {Global}) vm_rights, [p, p + 4 .e. p + 60])\\nodE\"\\ndefinition get_master_pde :: \"word32 ⇒ (ARM_Structs_A.pde,\\'z::state_ext)s_monad\" where \"get_master_pde ptr ≡ do pde ← (get_pde (ptr && ~~ mask 6));\\n(case pde of ARM_Structs_A.pde.SuperSectionPDE _ _ _ ⇒ return pde | _ ⇒ get_pde ptr)\\nod\" definition get_master_pte :: \"word32 ⇒ (ARM_Structs_A.pte, \\'z::state_ext)s_monad\" where \"get_master_pte ptr ≡ do pte ← (get_pte (ptr && ~~ mask 6)); (case pte of ARM_Structs_A.pte.LargePagePTE _ _ _ ⇒ return pte | _ ⇒ get_pte ptr)\\nod\" Placing an entry which maps a frame within the set of entries that map a larger frame is unsafe. This function checks that given entries replace either invalid entries or entries of the same granularity.  \\nfun ensure_safe_mapping ::\\n\"(pte * word32 list) + (pde * word32 list) ⇒ (unit,\\'z::state_ext) se_monad\" where\\n\"ensure_safe_mapping (Inl (InvalidPTE, _)) = returnOk ()\" |\\n\"ensure_safe_mapping (Inl (SmallPagePTE _ _ _, pt_slots)) =\\nmapME_x (λslot. (doE\\npte ← liftE $ get_master_pte slot;\\n(case pte of InvalidPTE ⇒ returnOk ()\\n| SmallPagePTE _ _ _ ⇒ returnOk () | _ ⇒ throwError DeleteFirst)\\nodE)) pt_slots\" |\\n\"ensure_safe_mapping (Inl (LargePagePTE _ _ _, pt_slots)) =\\nmapME_x (λ slot. (doE\\npte ← liftE $ get_master_pte slot;\\n(case pte of InvalidPTE ⇒ returnOk ()\\n| LargePagePTE _ _ _ ⇒ returnOk ()\\n| _ ⇒ throwError DeleteFirst\\n)\\nodE)) pt_slots\" | \"ensure_safe_mapping (Inr (InvalidPDE, _)) = returnOk ()\" | \"ensure_safe_mapping (Inr (PageTablePDE _ _ _, _)) = fail\" |\\n\"ensure_safe_mapping (Inr (SectionPDE _ _ _ _, pd_slots)) =\\nmapME_x (λ slot. (doE\\npde ← liftE $ get_master_pde slot;\\n(case pde of InvalidPDE ⇒ returnOk ()\\n| SectionPDE _ _ _ _ ⇒ returnOk () | _ ⇒ throwError DeleteFirst\\n)\\nodE)) pd_slots\" | \"ensure_safe_mapping (Inr (SuperSectionPDE _ _ _, pd_slots)) =\\nmapME_x (λ slot. (doE\\npde ← liftE $ get_master_pde slot;\\n(case pde of InvalidPDE ⇒ returnOk ()\\n| SuperSectionPDE _ _ _ ⇒ returnOk () | _ ⇒ throwError DeleteFirst\\n)\\nodE)) pd_slots\" Look up a thread\\'s IPC buffer and check that the thread has the right authority to read or (in the receiver case) write to it.  \\ndefinition lookup_ipc_buffer :: \"bool ⇒ word32 ⇒ (word32 option,\\'z::state_ext) s_monad\" where \"lookup_ipc_buffer is_receiver thread ≡ do buffer_ptr ← thread_get tcb_ipc_buffer thread; buffer_frame_slot ← return (thread, tcb_cnode_index 4); buffer_cap ← get_cap buffer_frame_slot;\\n(case buffer_cap of ArchObjectCap (PageCap p R vms _) ⇒\\nif vm_read_write ⊆ R ∨ vm_read_only ⊆ R ∧ ¬is_receiver then return $ Some $ p + (buffer_ptr && mask (pageBitsForSize vms))\\nelse return None | _ ⇒ return None)\\nod\" Locate the page directory associated with a given virtual ASID.  \\ndefinition find_pd_for_asid :: \"asid ⇒ (word32,\\'z::state_ext) lf_monad\" where \"find_pd_for_asid asid ≡ doE\\nassertE (asid > 0);\\nasid_table ← liftE $ gets (arm_asid_table ◦ arch_state); pool_ptr ← returnOk (asid_table (asid_high_bits_of asid));\\npool ← (case pool_ptr of Some ptr ⇒ liftE $ get_asid_pool ptr | None ⇒ throwError InvalidRoot);\\npd ← returnOk (pool (ucast asid));\\n(case pd of Some ptr ⇒ returnOk ptr | None ⇒ throwError InvalidRoot)\\nodE\"\\nLocate the page directory and check that this process succeeds and returns a pointer to a real page directory.  \\ndefinition find_pd_for_asid_assert :: \"asid ⇒ (word32,\\'z::state_ext) s_monad\" where \"find_pd_for_asid_assert asid ≡ do pd ← find_pd_for_asid asid <catch> K fail; get_pde pd; return pd od\" Format a VM fault message to be passed to a thread\\'s supervisor after it encounters a page fault.  \\nfun handle_vm_fault :: \"word32 ⇒ vmfault_type ⇒ (unit,\\'z::state_ext) f_monad\" where\\n\"handle_vm_fault thread ARMDataAbort = doE\\naddr ← liftE $ do_machine_op getFAR; fault ← liftE $ do_machine_op getDFSR;\\nthrowError $ VMFault addr [0, fault && mask 12]\\nodE\" |\\n\"handle_vm_fault thread ARMPrefetchAbort = doE\\npc ← liftE $ as_user thread $ getRestartPC;\\nfault ← liftE $ do_machine_op getIFSR;\\nthrowError $ VMFault pc [1, fault && mask 12]\\nodE\"\\nLoad the optional hardware ASID currently associated with this virtual ASID.  \\ndefinition load_hw_asid :: \"asid ⇒ (hardware_asid option,\\'z::state_ext) s_monad\" where \"load_hw_asid asid ≡ do asid_map ← gets (arm_asid_map ◦ arch_state);\\nreturn $ option_map fst $ asid_map asid od\" 27 ARM VSpace Functions Associate a hardware ASID with a virtual ASID.  \\ndefinition store_hw_asid :: \"asid ⇒ hardware_asid ⇒ (unit,\\'z::state_ext) s_monad\" where \"store_hw_asid asid hw_asid ≡ do pd ← find_pd_for_asid_assert asid; asid_map ← gets (arm_asid_map ◦ arch_state); asid_map\\' ← return (asid_map (asid 7→ (hw_asid, pd))); modify (λs. s (| arch_state := (arch_state s) (| arm_asid_map := asid_map\\' |)|)); hw_asid_map ← gets (arm_hwasid_table ◦ arch_state);\\nhw_asid_map\\' ← return (hw_asid_map (hw_asid 7→ asid));\\nmodify (λs. s (| arch_state := (arch_state s) (| arm_hwasid_table := hw_asid_map\\' |)|))\\nod\" Clear all TLB mappings associated with this virtual ASID.  \\ndefinition invalidate_tlb_by_asid :: \"asid ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"invalidate_tlb_by_asid asid ≡ do maybe_hw_asid ← load_hw_asid asid;\\n(case maybe_hw_asid of None ⇒ return ()\\n| Some hw_asid ⇒ do_machine_op $ invalidateTLB_ASID hw_asid)\\nod\" Flush all cache and TLB entries associated with this virtual ASID.  \\ndefinition flush_space :: \"asid ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"flush_space asid ≡ do maybe_hw_asid ← load_hw_asid asid; do_machine_op cleanCaches_PoU;\\n(case maybe_hw_asid of None ⇒ return ()\\n| Some hw_asid ⇒ do_machine_op $ invalidateTLB_ASID hw_asid)\\nod\" Remove any mapping from this virtual ASID to a hardware ASID.  \\ndefinition invalidate_asid :: \"asid ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"invalidate_asid asid ≡ do asid_map ← gets (arm_asid_map ◦ arch_state); asid_map\\' ← return (asid_map (asid:= None)); modify (λs. s (| arch_state := (arch_state s) (| arm_asid_map := asid_map\\' |)|))\\nod\" Remove any mapping from this hardware ASID to a virtual ASID.  \\ndefinition invalidate_hw_asid_entry :: \"hardware_asid ⇒ (unit,\\'z::state_ext) s_monad\" where \"invalidate_hw_asid_entry hw_asid ≡ do hw_asid_map ← gets (arm_hwasid_table ◦ arch_state);\\nhw_asid_map\\' ← return (hw_asid_map (hw_asid:= None));\\nmodify (λs. s (| arch_state := (arch_state s) (| arm_hwasid_table := hw_asid_map\\' |)|))\\nod\" Remove virtual to physical mappings in either direction involving this virtual ASID.  \\ndefinition invalidate_asid_entry :: \"asid ⇒ (unit,\\'z::state_ext) s_monad\" where \"invalidate_asid_entry asid ≡ do maybe_hw_asid ← load_hw_asid asid; when (maybe_hw_asid 6= None) $ invalidate_hw_asid_entry (the maybe_hw_asid);\\ninvalidate_asid asid od\" Locate a hardware ASID that is not in use, if necessary by reclaiming one from another virtual ASID\\nin a round-robin manner.  \\ndefinition find_free_hw_asid :: \"(hardware_asid,\\'z::state_ext) s_monad\" where\\n\"find_free_hw_asid ≡ do hw_asid_table ← gets (arm_hwasid_table ◦ arch_state); next_asid ← gets (arm_next_asid ◦ arch_state); maybe_asid ← return (find (λa. hw_asid_table a = None)\\n(take (length [minBound :: hardware_asid .e. maxBound])\\n([next_asid .e. maxBound] @ [minBound .e. next_asid])));\\n(case maybe_asid of Some hw_asid ⇒ return hw_asid | None ⇒ do invalidate_asid $ the $ hw_asid_table next_asid; do_machine_op $ invalidateTLB_ASID next_asid; invalidate_hw_asid_entry next_asid; new_next_asid ← return (next_asid + 1);\\nmodify (λs. s (| arch_state := (arch_state s) (| arm_next_asid := new_next_asid |)|));\\nreturn next_asid od)\\nod\" Get the hardware ASID associated with a virtual ASID, assigning one if none is already assigned.  \\ndefinition get_hw_asid :: \"asid ⇒ (hardware_asid,\\'z::state_ext) s_monad\" where \"get_hw_asid asid ≡ do maybe_hw_asid ← load_hw_asid asid;\\n(case maybe_hw_asid of Some hw_asid ⇒ return hw_asid | None ⇒ do new_hw_asid ← find_free_hw_asid; store_hw_asid asid new_hw_asid; return new_hw_asid od)\\nod\" Set the current virtual ASID by setting the hardware ASID to one associated with it.  \\ndefinition set_current_asid :: \"asid ⇒ (unit,\\'z::state_ext) s_monad\" where \"set_current_asid asid ≡ do hw_asid ← get_hw_asid asid; do_machine_op $ setHardwareASID hw_asid od\" Switch into the address space of a given thread or the global address space if none is correctly configured.  \\ndefinition set_vm_root :: \"word32 ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_vm_root tcb ≡ do thread_root_slot ← return (tcb, tcb_cnode_index 1); thread_root ← get_cap thread_root_slot;\\n(case thread_root of ArchObjectCap (PageDirectoryCap pd (Some asid)) ⇒ doE\\npd\\' ← find_pd_for_asid asid; whenE (pd 6= pd\\') $ throwError InvalidRoot; liftE $ do do_machine_op $ setCurrentPD $ addrFromPPtr pd; set_current_asid asid od odE\\n| _ ⇒ throwError InvalidRoot) <catch>\\n(λ_. do global_pd ← gets (arm_global_pd ◦ arch_state);\\ndo_machine_op $ setCurrentPD $ addrFromPPtr global_pd od)\\nod\" Before deleting an ASID pool object we must deactivate all page directories that are installed in it.  \\ndefinition delete_asid_pool :: \"asid ⇒ word32 ⇒ (unit,\\'z::state_ext) s_monad\" where \"delete_asid_pool base ptr ≡ do assert (base && mask asid_low_bits = 0);\\nasid_table ← gets (arm_asid_table ◦ arch_state);\\nwhen (asid_table (asid_high_bits_of base) = Some ptr) $ do pool ← get_asid_pool ptr; mapM (λoffset. (when (pool (ucast offset) 6= None) $ do flush_space $ base + offset; invalidate_asid_entry $ base + offset od)) [0 .e. (1 << asid_low_bits) - 1];\\nasid_table\\' ← return (asid_table (asid_high_bits_of base:= None));\\nmodify (λs. s (| arch_state := (arch_state s) (| arm_asid_table := asid_table\\' |)|));\\ntcb ← gets cur_thread; set_vm_root tcb od od\" When deleting a page directory from an ASID pool we must deactivate it.  \\ndefinition delete_asid :: \"asid ⇒ word32 ⇒ (unit,\\'z::state_ext) s_monad\" where \"delete_asid asid pd ≡ do asid_table ← gets (arm_asid_table ◦ arch_state);\\n(case asid_table (asid_high_bits_of asid) of None ⇒ return ()\\n| Some pool_ptr ⇒ do pool ← get_asid_pool pool_ptr; when (pool (ucast asid) = Some pd) $ do flush_space asid; invalidate_asid_entry asid; pool\\' ← return (pool (ucast asid := None));\\nset_asid_pool pool_ptr pool\\';\\ntcb ← gets cur_thread; set_vm_root tcb od od)\\nod\" Switch to a particular address space in order to perform a flush operation.  \\ndefinition set_vm_root_for_flush :: \"word32 ⇒ asid ⇒ (bool,\\'z::state_ext) s_monad\" where \"set_vm_root_for_flush pd asid ≡ do tcb ← gets cur_thread; thread_root_slot ← return (tcb, tcb_cnode_index 1); thread_root ← get_cap thread_root_slot; not_is_pd ← (case thread_root of ArchObjectCap (PageDirectoryCap cur_pd (Some _)) ⇒ return (cur_pd 6= pd)\\n| _ ⇒ return True);\\n(if not_is_pd then do do_machine_op $ setCurrentPD $ addrFromPPtr pd; set_current_asid asid; return True od else return False)\\nod\" definition do_flush :: \"flush_type ⇒ vspace_ref ⇒ vspace_ref ⇒ paddr ⇒ unit machine_monad\" where \"do_flush flush_type vstart vend pstart ≡\\ncase flush_type of Clean ⇒ cleanCacheRange_RAM vstart vend pstart | Invalidate ⇒ invalidateCacheRange_RAM vstart vend pstart | CleanInvalidate ⇒ cleanInvalidateCacheRange_RAM vstart vend pstart | Unify ⇒ do cleanCacheRange_PoU vstart vend pstart; dsb; invalidateCacheRange_I vstart vend pstart; branchFlushRange vstart vend pstart; isb od\" Flush mappings associated with a page table.  \\ndefinition flush_table :: \"word32 ⇒ asid ⇒ vspace_ref ⇒ word32 ⇒ (unit,\\'z::state_ext) s_monad\" where \"flush_table pd asid vptr pt ≡ do assert (vptr && mask (pageBitsForSize ARMSection) = 0);\\nroot_switched ← set_vm_root_for_flush pd asid; maybe_hw_asid ← load_hw_asid asid; when (maybe_hw_asid 6= None) $ do hw_asid ← return (the maybe_hw_asid);\\ndo_machine_op $ invalidateTLB_ASID hw_asid; when root_switched $ do tcb ← gets cur_thread; set_vm_root tcb od od od\" Flush mappings associated with a given page.  \\ndefinition flush_page :: \"vmpage_size ⇒ word32 ⇒ asid ⇒ vspace_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"flush_page page_size pd asid vptr≡ do assert (vptr && mask pageBits = 0);\\nroot_switched ← set_vm_root_for_flush pd asid; maybe_hw_asid ← load_hw_asid asid; when (maybe_hw_asid 6= None) $ do hw_asid ← return (the maybe_hw_asid);\\ndo_machine_op $ invalidateTLB_VAASID (vptr || ucast hw_asid);\\nwhen root_switched $ do 27 ARM VSpace Functions tcb ← gets cur_thread; set_vm_root tcb od od od\" Return the optional page directory a page table is mapped in.  \\ndefinition page_table_mapped :: \"asid ⇒ vspace_ref ⇒ obj_ref ⇒ (obj_ref option,\\'z::state_ext) s_monad\" where\\n\"page_table_mapped asid vaddr pt ≡ doE\\npd ← find_pd_for_asid asid; pd_slot ← returnOk $ lookup_pd_slot pd vaddr; pde ← liftE $ get_pde pd_slot; case pde of PageTablePDE addr _ _ ⇒ returnOk $\\nif addrFromPPtr pt = addr then Some pd else None | _ ⇒ returnOk None odE <catch> (K $ return None)\"\\nUnmap a page table from its page directory.  \\ndefinition unmap_page_table :: \"asid ⇒ vspace_ref ⇒ word32 ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"unmap_page_table asid vaddr pt ≡ do pdOpt ← page_table_mapped asid vaddr pt; case pdOpt of None ⇒ return ()\\n| Some pd ⇒ do pd_slot ← return $ lookup_pd_slot pd vaddr; store_pde pd_slot InvalidPDE;\\ndo_machine_op $ cleanByVA_PoU pd_slot (addrFromPPtr pd_slot);\\nflush_table pd asid vaddr pt od od\" Check that a given frame is mapped by a given mapping entry.  \\ndefinition check_mapping_pptr :: \"obj_ref ⇒ vmpage_size ⇒ (obj_ref + obj_ref) ⇒ (bool,\\'z::state_ext) s_monad\" where\\n\"check_mapping_pptr pptr pgsz tablePtr ≡ case tablePtr of Inl ptePtr ⇒ do pte ← get_pte ptePtr; return $ case pte of SmallPagePTE x _ _ ⇒ x = addrFromPPtr pptr ∧ pgsz = ARMSmallPage | LargePagePTE x _ _ ⇒ x = addrFromPPtr pptr ∧ pgsz = ARMLargePage | _ ⇒ False od | Inr pdePtr ⇒ do pde ← get_pde pdePtr; return $ case pde of SectionPDE x _ _ _ ⇒ x = addrFromPPtr pptr ∧ pgsz = ARMSection | SuperSectionPDE x _ _ ⇒ x = addrFromPPtr pptr ∧ pgsz = ARMSuperSection | _ ⇒ False od\" Raise an exception if a property does not hold.  \\ndefinition 138 throw_on_false :: \"\\'e ⇒ (bool,\\'z::state_ext) s_monad ⇒ (\\'e + unit,\\'z::state_ext) s_monad\" where\\n\"throw_on_false ex f ≡ doE v ← liftE f; unlessE v $ throwError ex odE\"\\ndefinition\\n\"last_byte_pte x ≡ let pte_bits = 2 in x + ((1 << pte_bits) - 1)\"\\ndefinition\\n\"last_byte_pde x ≡ let pde_bits = 2 in x + ((1 << pde_bits) - 1)\"\\nUnmap a mapped page if the given mapping details are still current.  \\ndefinition unmap_page :: \"vmpage_size ⇒ asid ⇒ vspace_ref ⇒ obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where \"unmap_page pgsz asid vptr pptr ≡ doE\\npd ← find_pd_for_asid asid;\\n(case pgsz of ARMSmallPage ⇒ doE\\np ← lookup_pt_slot pd vptr; throw_on_false undefined $\\ncheck_mapping_pptr pptr pgsz (Inl p);\\nliftE $ do store_pte p InvalidPTE;\\ndo_machine_op $ cleanByVA_PoU p (addrFromPPtr p)\\nod odE\\n| ARMLargePage ⇒ doE\\np ← lookup_pt_slot pd vptr; throw_on_false undefined $\\ncheck_mapping_pptr pptr pgsz (Inl p);\\nliftE $ do assert $ p && mask 6 = 0; slots ← return (map (λx. x + p) [0, 4 .e. 60]);\\nmapM (swp store_pte InvalidPTE) slots; do_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pte (last slots))\\n(addrFromPPtr (hd slots))\\nod odE\\n| ARMSection ⇒ doE\\np ← returnOk (lookup_pd_slot pd vptr);\\nthrow_on_false undefined $\\ncheck_mapping_pptr pptr pgsz (Inr p);\\nliftE $ do store_pde p InvalidPDE;\\ndo_machine_op $ cleanByVA_PoU p (addrFromPPtr p)\\nod odE\\n| ARMSuperSection ⇒ doE\\np ← returnOk (lookup_pd_slot pd vptr);\\nthrow_on_false undefined $\\ncheck_mapping_pptr pptr pgsz (Inr p);\\nliftE $ do assert $ p && mask 6 = 0; slots ← return (map (λx. x + p) [0, 4 .e. 60]);\\nmapM (swp store_pde InvalidPDE) slots; do_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pde (last slots))\\n(addrFromPPtr (hd slots))\\nod odE);\\nliftE $ flush_page pgsz pd asid vptr odE <catch> (K $ return ())\"\\nPageDirectory and PageTable capabilities cannot be copied until they have a virtual ASID and location assigned. This is because page directories cannot have multiple current virtual ASIDs and page tables cannot be shared between address spaces or virtual locations.  \\ndefinition arch_derive_cap :: \"arch_cap ⇒ (arch_cap,\\'z::state_ext) se_monad\" where\\n\"arch_derive_cap c ≡ case c of PageTableCap _ (Some x) ⇒ returnOk c | PageTableCap _ None ⇒ throwError IllegalOperation | PageDirectoryCap _ (Some x) ⇒ returnOk c | PageDirectoryCap _ None ⇒ throwError IllegalOperation | PageCap r R pgs x ⇒ returnOk (PageCap r R pgs None) | ASIDControlCap ⇒ returnOk c | ASIDPoolCap _ _ ⇒ returnOk c\" No user-modifiable data is stored in ARM-specific capabilities.  \\ndefinition arch_update_cap_data :: \"data ⇒ arch_cap ⇒ arch_cap\" where\\n\"arch_update_cap_data data c ≡ c\" Actions that must be taken on finalisation of ARM-specific capabilities.  \\ndefinition arch_finalise_cap :: \"arch_cap ⇒ bool ⇒ (cap,\\'z::state_ext) s_monad\" where\\n\"arch_finalise_cap c x ≡ case (c, x) of\\n(ASIDPoolCap ptr b, True) ⇒ do delete_asid_pool b ptr; return NullCap od | (PageDirectoryCap ptr (Some a), True) ⇒ do delete_asid a ptr; return NullCap od | (PageTableCap ptr (Some (a, v)), True) ⇒ do unmap_page_table a v ptr; return NullCap od | (PageCap ptr _ s (Some (a, v)), _) ⇒ do unmap_page s a v ptr; return NullCap od | _ ⇒ return NullCap\" Remove record of mappings to a page cap, page table cap or page directory cap fun arch_reset_mem_mapping :: \"arch_cap ⇒ arch_cap\" where\\n\"arch_reset_mem_mapping (PageCap p rts sz mp) = PageCap p rts sz None\" | \"arch_reset_mem_mapping (PageTableCap ptr mp) = PageTableCap ptr None\" | \"arch_reset_mem_mapping (PageDirectoryCap ptr ma) = PageDirectoryCap ptr None\" | \"arch_reset_mem_mapping cap = cap\" Actions that must be taken to recycle ARM-specific capabilities.  \\ndefinition 140 arch_recycle_cap :: \"bool ⇒ arch_cap ⇒ (arch_cap,\\'z::state_ext) s_monad\" where\\n\"arch_recycle_cap is_final cap ≡ case cap of PageCap p _ sz _ ⇒ do do_machine_op $ clearMemory p (2 ^ (pageBitsForSize sz));\\narch_finalise_cap cap is_final; return $ arch_reset_mem_mapping cap od | PageTableCap ptr mp ⇒ do pte_bits ← return 2; slots ← return [ptr, ptr + (1 << pte_bits) .e. ptr + (1 << pt_bits) - 1];\\nmapM_x (swp store_pte InvalidPTE) slots; do_machine_op $ cleanCacheRange_PoU ptr (ptr + (1 << pt_bits) - 1)\\n(addrFromPPtr ptr);\\ncase mp of None ⇒ return ()\\n| Some (a, v) ⇒ do pdOpt ← page_table_mapped a v ptr; when (pdOpt 6= None) $ invalidate_tlb_by_asid a od; arch_finalise_cap cap is_final; return (if is_final then arch_reset_mem_mapping cap else cap)\\nod | PageDirectoryCap ptr ma ⇒ do pde_bits ← return 2; indices ← return [0 .e. (kernel_base >> pageBitsForSize ARMSection) - 1]; offsets ← return (map (swp (op <<) pde_bits) indices); slots ← return (map (λx. x + ptr) offsets);\\nmapM_x (swp store_pde InvalidPDE) slots; do_machine_op $ cleanCacheRange_PoU ptr (ptr + (1 << pd_bits) - 1)\\n(addrFromPPtr ptr);\\ncase ma of None ⇒ return ()\\n| Some a ⇒ doE\\npd\\' ← find_pd_for_asid a; liftE $ when (pd\\' = ptr) $ invalidate_tlb_by_asid a odE <catch> K (return ());\\narch_finalise_cap cap is_final; return (if is_final then arch_reset_mem_mapping cap else cap)\\nod | ASIDControlCap ⇒ return ASIDControlCap | ASIDPoolCap ptr base ⇒ do asid_table ← gets (arm_asid_table ◦ arch_state);\\nwhen (asid_table (asid_high_bits_of base) = Some ptr) $ do delete_asid_pool base ptr; set_asid_pool ptr empty; asid_table ← gets (arm_asid_table ◦ arch_state); asid_table\\' ← return (asid_table (asid_high_bits_of base 7→ ptr)); modify (λs. s (| arch_state := (arch_state s) (| arm_asid_table := asid_table\\' |)|))\\nod; return cap od\" A thread\\'s virtual address space capability must be to a page directory to be valid on the ARM architecture.  \\ndefinition is_valid_vtable_root :: \"cap ⇒ bool\" where \"is_valid_vtable_root c ≡ ∃ r a. c = ArchObjectCap (PageDirectoryCap r (Some a))\"\\nA thread\\'s IPC buffer capability must be to a page that is capable of containing the IPC buffer without 27 ARM VSpace Functions the end of the buffer spilling into another page.  \\ndefinition cap_transfer_data_size :: nat where\\n\"cap_transfer_data_size ≡ 3\" definition msg_max_length :: nat where\\n\"msg_max_length ≡ 120\" definition msg_max_extra_caps :: nat where\\n\"msg_max_extra_caps ≡ 3\" definition msg_align_bits :: nat where\\n\"msg_align_bits ≡ 2 + (LEAST n. (cap_transfer_data_size + msg_max_length + msg_max_extra_caps\\n+ 2) ≤ 2 ^ n)\"\\nlemma msg_align_bits:\\n\"msg_align_bits = 9\" definition check_valid_ipc_buffer :: \"vspace_ref ⇒ cap ⇒ (unit,\\'z::state_ext) se_monad\" where\\n\"check_valid_ipc_buffer vptr c ≡ case c of\\n(ArchObjectCap (PageCap _ _ magnitude _)) ⇒ doE\\nwhenE (¬ is_aligned vptr msg_align_bits) $ throwError AlignmentError; returnOk ()\\nodE\\n| _ ⇒ throwError IllegalOperation\" On the abstract level, capability and VM rights share the same type. Nevertheless, a simple set intersection might lead to an invalid value like {AllowWrite}. Hence, validate_vm_rights.  \\ndefinition mask_vm_rights :: \"vm_rights ⇒ cap_rights ⇒ vm_rights\" where \"mask_vm_rights V R ≡ validate_vm_rights (V ∩ R)\"\\nDecode a user argument word describing the kind of VM attributes a mapping is to have.  \\ndefinition attribs_from_word :: \"word32 ⇒ vm_attributes\" where \"attribs_from_word w ≡\\nlet V = (if w !!0 then {PageCacheable} else {})\\nin if w!!1 then insert ParityEnabled V else V\"\\nUpdate the mapping data saved in a page or page table capability.  \\ndefinition update_map_data :: \"arch_cap ⇒ (word32 × word32) option ⇒ arch_cap\" where \"update_map_data cap m ≡ case cap of PageCap p R sz _ ⇒ PageCap p R sz m | PageTableCap p _ ⇒ PageTableCap p m\" Get information about the frame of a given virtual address definition resolve_vaddr :: \"word32 ⇒ vspace_ref ⇒ ((vmpage_size × obj_ref) option, \\'z::state_ext) s_monad\" where\\n\"resolve_vaddr pd vaddr ≡ do pd_slot ← return $ lookup_pd_slot pd vaddr; pde ← get_master_pde pd_slot; case pde of SectionPDE f _ _ _ ⇒ return $ Some (ARMSection, f)\\n| SuperSectionPDE f _ _ ⇒ return $ Some (ARMSuperSection, f)\\n| PageTablePDE t _ _ ⇒ (do pt ← return $ ptrFromPAddr t; pte_slot ← return $ lookup_pt_slot_no_fail pt vaddr; pte ← get_master_pte pte_slot; case pte of LargePagePTE f _ _ ⇒ return $ Some (ARMLargePage, f)\\n| SmallPagePTE f _ _ ⇒ return $ Some (ARMSmallPage, f) | _ ⇒ return None od)\\n| _ ⇒ return None od\" end', metadata={'Paragraph': '27 Arm Vspace Functions'}),\n",
       " Document(page_content='theory IpcCancel_A imports CSpaceAcc_A\\nbegin Getting and setting endpoint queues.  \\ndefinition get_ep_queue :: \"endpoint ⇒ (obj_ref list,\\'z::state_ext) s_monad\" where\\n\"get_ep_queue ep ≡ case ep of SendEP q ⇒ return q | RecvEP q ⇒ return q | _ ⇒ fail\" primrec update_ep_queue :: \"endpoint ⇒ obj_ref list ⇒ endpoint\" where\\n\"update_ep_queue (RecvEP q) q\\' = RecvEP q\\'\"\\n| \"update_ep_queue (SendEP q) q\\' = SendEP q\\'\"\\nCancel all message operations on threads currently queued within this synchronous message endpoint. Threads so queued are placed in the Restart state. Once scheduled they will reattempt the operation that previously caused them to be queued here.  \\ndefinition ep_cancel_all :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"ep_cancel_all epptr ≡ do ep ← get_endpoint epptr; case ep of IdleEP ⇒ return ()\\n| _ ⇒ do queue ← get_ep_queue ep; set_endpoint epptr IdleEP;\\nmapM_x (λt. do set_thread_state t Restart; do_extended_op (tcb_sched_action (tcb_sched_enqueue) t)\\nod) $ queue; do_extended_op (reschedule_required)\\nod od\" The badge stored by thread waiting on a message send operation.  \\nprimrec blocking_ipc_badge :: \"thread_state ⇒ badge\" where\\n\"blocking_ipc_badge (BlockedOnSend t payload) = sender_badge payload\" Cancel all message send operations on threads queued in this endpoint and using a particular badge.  \\ndefinition ep_cancel_badged_sends :: \"obj_ref ⇒ badge ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"ep_cancel_badged_sends epptr badge ≡ do ep ← get_endpoint epptr; case ep of IdleEP ⇒ return ()\\n| RecvEP _ ⇒ return () | SendEP queue ⇒ do set_endpoint epptr IdleEP;\\nqueue\\' ← (swp filterM queue) (λ t. do st ← get_thread_state t; if blocking_ipc_badge st = badge then do set_thread_state t Restart; do_extended_op (tcb_sched_action (tcb_sched_enqueue) t);\\nreturn False od else return True od);\\nep\\' ← return (case queue\\' of\\n[] ⇒ IdleEP\\n| _ ⇒ SendEP queue\\');\\nset_endpoint epptr ep\\';\\ndo_extended_op (reschedule_required)\\nod od\" Cancel all message operations on threads queued in an asynchronous endpoint.  \\ndefinition aep_cancel_all :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"aep_cancel_all aepptr ≡ do aep ← get_async_ep aepptr; case aep of WaitingAEP queue ⇒ do\\n_ ← set_async_ep aepptr IdleAEP;\\nmapM_x (λt. do set_thread_state t Restart; do_extended_op (tcb_sched_action tcb_sched_enqueue t) od)\\nqueue; do_extended_op (reschedule_required)\\nod | _ ⇒ return ()\\nod\" The endpoint pointer stored by a thread waiting for a message to be transferred in either direction.  \\ndefinition get_blocking_ipc_endpoint :: \"thread_state ⇒ (obj_ref,\\'z::state_ext) s_monad\" where\\n\"get_blocking_ipc_endpoint state ≡\\ncase state of BlockedOnReceive epptr d ⇒ return epptr | BlockedOnSend epptr x ⇒ return epptr | _ ⇒ fail\" Cancel whatever IPC operation a thread is engaged in.  \\ndefinition blocked_ipc_cancel :: \"thread_state ⇒ obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"blocked_ipc_cancel state tptr ≡ do epptr ← get_blocking_ipc_endpoint state; ep ← get_endpoint epptr; queue ← get_ep_queue ep; queue\\' ← return $ remove1 tptr queue; ep\\' ← return (case queue\\' of [] ⇒ IdleEP\\n| _ ⇒ update_ep_queue ep queue\\');\\nset_endpoint epptr ep\\'; set_thread_state tptr Inactive od\" Finalise a capability if the capability is known to be of the kind which can be finalised immediately.  \\nThis is a simplified version of the finalise_cap operation.  \\nfun fast_finalise :: \"cap ⇒ bool ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"fast_finalise NullCap final = return ()\"\\n| \"fast_finalise (ReplyCap r m) final = return ()\" | \"fast_finalise (EndpointCap r b R) final =\\n(when final $ ep_cancel_all r)\"\\n| \"fast_finalise (AsyncEndpointCap r b R) final =\\n(when final $ aep_cancel_all r)\"\\n| \"fast_finalise (CNodeCap r bits g) final = fail\" | \"fast_finalise (ThreadCap r) final = fail\" | \"fast_finalise DomainCap final = fail\" | \"fast_finalise (Zombie r b n) final = fail\" | \"fast_finalise IRQControlCap final = fail\" | \"fast_finalise (IRQHandlerCap irq) final = fail\" | \"fast_finalise (UntypedCap r n f) final = fail\" | \"fast_finalise (ArchObjectCap a) final = fail\" The optional IRQ stored in a capability, presented either as an optional value or a set.  \\ndefinition cap_irq_opt :: \"cap ⇒ irq option\" where\\n\"cap_irq_opt cap ≡ case cap of IRQHandlerCap irq ⇒ Some irq | _ ⇒ None\" definition cap_irqs :: \"cap ⇒ irq set\" where\\n\"cap_irqs cap ≡ Option.set (cap_irq_opt cap)\"\\nDetect whether a capability is the final capability to a given object remaining in the system. Finalisation actions need to be taken when the final capability to the object is deleted.  \\ndefinition is_final_cap\\' :: \"cap ⇒ \\'z::state_ext state ⇒ bool\" where\\n\"is_final_cap\\' cap s ≡\\n∃ cref. {cref. ∃ cap\\'. fst (get_cap cref s) = {(cap\\', s)}\\n∧ (obj_refs cap ∩ obj_refs cap\\' 6= {}\\n∨ cap_irqs cap ∩ cap_irqs cap\\' 6= {})}\\n= {cref}\"\\ndefinition is_final_cap :: \"cap ⇒ (bool,\\'z::state_ext) s_monad\" where \"is_final_cap cap ≡ gets (is_final_cap\\' cap)\"\\nActions to be taken after an IRQ handler capability is deleted.  \\ndefinition deleted_irq_handler :: \"irq ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"deleted_irq_handler irq ≡ set_irq_state IRQInactive irq\" Empty a capability slot assuming that the capability in it has been finalised already.  \\ndefinition empty_slot :: \"cslot_ptr ⇒ irq option ⇒ (unit,\\'z::state_ext) s_monad\" 28 IPC Cancelling where\\n\"empty_slot slot free_irq ≡ do cap ← get_cap slot; if cap = NullCap then return ()\\nelse do slot_p ← gets (λs. cdt s slot); cdt ← gets cdt; parent ← return $ cdt slot; set_cdt ((λp. if cdt p = Some slot then parent else cdt p) (slot := None));\\ndo_extended_op (empty_slot_ext slot slot_p); set_original slot False; set_cap NullCap slot; case free_irq of Some irq ⇒ deleted_irq_handler irq | None ⇒ return ()\\nod od\" Delete a capability with the assumption that the fast finalisation process will be sufficient.  \\ndefinition cap_delete_one :: \"cslot_ptr ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"cap_delete_one slot ≡ do cap ← get_cap slot; unless (cap = NullCap) $ do final ← is_final_cap cap; fast_finalise cap final; empty_slot slot None od od\" Cancel the message receive operation of a thread waiting for a Reply capability it has issued to be invoked.  \\ndefinition reply_ipc_cancel :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"reply_ipc_cancel tptr ≡ do thread_set (λtcb. tcb (| tcb_fault := None |)) tptr; cap ← get_cap (tptr, tcb_cnode_index 2);\\ndescs ← gets (descendants_of (tptr, tcb_cnode_index 2) o cdt);\\nwhen (descs 6= {}) $ do assert (∃ cslot_ptr. descs = {cslot_ptr}); cslot_ptr ← select descs; cap_delete_one cslot_ptr od od\" Cancel the message receive operation of a thread queued in an asynchronous endpoint.  \\ndefinition async_ipc_cancel :: \"obj_ref ⇒ obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"async_ipc_cancel threadptr aepptr ≡ do aep ← get_async_ep aepptr; queue ← (case aep of WaitingAEP queue ⇒ return queue | _ ⇒ fail);\\nqueue\\' ← return $ remove1 threadptr queue; set_async_ep aepptr (case queue\\' of [] ⇒ IdleAEP\\n| _ ⇒ WaitingAEP queue\\');\\nset_thread_state threadptr Inactive od\" Cancel any message operations a given thread is waiting on.  \\ndefinition ipc_cancel :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"ipc_cancel tptr ≡ do state ← get_thread_state tptr; case state of BlockedOnSend x y ⇒ blocked_ipc_cancel state tptr | BlockedOnReceive x d ⇒ blocked_ipc_cancel state tptr | BlockedOnAsyncEvent event ⇒ async_ipc_cancel tptr event | BlockedOnReply ⇒ reply_ipc_cancel tptr | _ ⇒ return ()\\nod\" Suspend a thread, cancelling any pending operations and preventing it from further execution by setting it to the Inactive state.  \\ndefinition suspend :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"suspend thread ≡ do ipc_cancel thread; set_thread_state thread Inactive; do_extended_op (tcb_sched_action (tcb_sched_dequeue) thread)\\nod\" end', metadata={'Paragraph': '28 Ipc Cancelling'}),\n",
       " Document(page_content='theory Prefix_Order imports Sublist begin instantiation list :: (type) order begin definition \"(xs::\\'a list) ≤ ys ≡ prefixeq xs ys\" definition \"(xs::\\'a list) < ys ≡ xs ≤ ys ∧ ¬ (ys ≤ xs)\"\\ninstance end lemmas prefixI [intro?] = prefixeqI [folded less_eq_list_def] lemmas prefixE [elim?] = prefixeqE [folded less_eq_list_def]\\nlemmas strict_prefixI\\' [intro?] = prefixI\\' [folded less_list_def] lemmas strict_prefixE\\' [elim?] = prefixE\\' [folded less_list_def]\\nlemmas strict_prefixI [intro?] = prefixI [folded less_list_def] lemmas strict_prefixE [elim?] = prefixE [folded less_list_def]\\ntheorems Nil_prefix [iff] = Nil_prefixeq [folded less_eq_list_def] theorems prefix_Nil [simp] = prefixeq_Nil [folded less_eq_list_def] lemmas prefix_snoc [simp] = prefixeq_snoc [folded less_eq_list_def]\\nlemmas Cons_prefix_Cons [simp] = Cons_prefixeq_Cons [folded less_eq_list_def] lemmas same_prefix_prefix [simp] = same_prefixeq_prefixeq [folded less_eq_list_def] lemmas same_prefix_nil [iff] = same_prefixeq_nil [folded less_eq_list_def] lemmas prefix_prefix [simp] = prefixeq_prefixeq [folded less_eq_list_def] theorems prefix_Cons = prefixeq_Cons [folded less_eq_list_def]\\ntheorems prefix_length_le = prefixeq_length_le [folded less_eq_list_def] lemmas strict_prefix_simps [simp, code] = prefix_simps [folded less_list_def]\\nlemmas not_prefix_induct [consumes 1, case_names Nil Neq Eq] =\\nnot_prefixeq_induct [folded less_eq_list_def]\\nend', metadata={'Paragraph': '29 Prefix Order On Lists As Order Class Instance'}),\n",
       " Document(page_content='theory CSpace_A\\nimports ArchVSpace_A IpcCancel_A \"../../lib/wp/NonDetMonadLemmas\" \"~~/src/HOL/Library/Prefix_Order\" begin This theory develops an abstract model of *capability spaces*, or CSpace, in seL4. The CSpace of a thread can be thought of as the set of all capabilities it has access to. More precisely, it is a directed graph of CNodes starting in the CSpace slot of a TCB. Capabilities are accessed from the user side by specifying a path in this graph. The kernel internally uses references to CNodes with an index into the CNode to identify capabilities.  \\nThe following sections show basic manipulation of capabilities, resolving user-specified, path-based capability references into internal kernel references, transfer, revokation, deletion, and finally toplevel capability invocations.', metadata={'Paragraph': '30 Cspace'}),\n",
       " Document(page_content='Interpret a set of rights from a user data word.  \\ndefinition data_to_rights :: \"data ⇒ cap_rights\" where \"data_to_rights data ≡ let w = data_to_16 data in {x. case x of AllowWrite ⇒ w !! 0 | AllowRead ⇒ w !! 1 | AllowGrant ⇒ w !! 2}\"\\nCheck that a capability stored in a slot is not a parent of any other capability.  \\ndefinition ensure_no_children :: \"cslot_ptr ⇒ (unit,\\'z::state_ext) se_monad\" where \"ensure_no_children cslot_ptr ≡ doE\\ncdt ← liftE $ gets cdt; whenE (∃ c. cdt c = Some cslot_ptr) (throwError RevokeFirst)\\nodE\"\\ndefinition max_free_index :: \"nat ⇒ nat\" where \"max_free_index magnitude_bits ≡ 2 ^ magnitude_bits\" definition free_index_update :: \"(nat ⇒ nat) ⇒ cap ⇒ cap\" where\\n\"free_index_update g cap ≡\\ncase cap of UntypedCap ref sz f ⇒ UntypedCap ref sz (g f) | _ ⇒ cap\" primrec untyped_sz_bits :: \"cap ⇒ nat\" where\\n\"untyped_sz_bits (UntypedCap ref sz f) = sz\" abbreviation max_free_index_update :: \"cap ⇒ cap\" where\\n\"max_free_index_update cap ≡ cap (| free_index:= max_free_index (untyped_sz_bits cap) |)\"\\ndefinition set_untyped_cap_as_full :: \"cap ⇒ cap ⇒ word32 × bool list⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_untyped_cap_as_full src_cap new_cap src_slot ≡\\nif (is_untyped_cap src_cap ∧ is_untyped_cap new_cap\\n∧ obj_ref_of src_cap = obj_ref_of new_cap ∧ cap_bits_untyped src_cap = cap_bits_untyped new_cap)\\nthen set_cap (max_free_index_update src_cap) src_slot else return ()\"\\nDerive a cap into a form in which it can be copied. For internal reasons not all capability types can be copied at all times and not all capability types can be copied unchanged.  \\ndefinition derive_cap :: \"cslot_ptr ⇒ cap ⇒ (cap,\\'z::state_ext) se_monad\" where \"derive_cap slot cap ≡\\ncase cap of ArchObjectCap c ⇒ liftME ArchObjectCap $ arch_derive_cap c | UntypedCap ptr sz f ⇒ doE ensure_no_children slot; returnOk cap odE | Zombie ptr n sz ⇒ returnOk NullCap | ReplyCap ptr m ⇒ returnOk NullCap | IRQControlCap ⇒ returnOk NullCap | _ ⇒ returnOk cap\" Transform a capability on request from a user thread. The user-supplied argument word is interpreted differently for different cap types. If the preserve flag is set this transformation is being done in-place which means some changes are disallowed because they would invalidate existing CDT relationships.  \\ndefinition update_cap_data :: \"bool ⇒ data ⇒ cap ⇒ cap\" where\\n\"update_cap_data preserve w cap ≡\\nif is_ep_cap cap then if cap_ep_badge cap = 0 ∧ ¬ preserve then badge_update w cap else NullCap else if is_aep_cap cap then if cap_ep_badge cap = 0 ∧ ¬ preserve then badge_update w cap else NullCap else if is_cnode_cap cap then let\\n(oref, bits, guard) = the_cnode_cap cap; rights_bits = 3; guard_bits = 18; guard_size_bits = 5; guard_size\\' = unat ((w >> rights_bits) && mask guard_size_bits);\\nguard\\'\\' = (w >> (rights_bits + guard_size_bits)) && mask guard_bits; guard\\' = drop (size guard\\'\\' - guard_size\\') (to_bl guard\\'\\')\\nin if guard_size\\' + bits > word_bits then NullCap else CNodeCap oref bits guard\\' else if is_arch_cap cap then ArchObjectCap $ arch_update_cap_data w (the_arch_cap cap)\\nelse cap\"', metadata={'Paragraph': '30 Cspace', 'Section': '30.1 Basic Capability Manipulation'}),\n",
       " Document(page_content='Recursively looks up a capability address to a CNode slot by walking over multiple CNodes until all the bits in the address are used or there are no further CNodes.  \\nfunction resolve_address_bits\\' :: \"\\'z itself ⇒ cap × cap_ref ⇒ (cslot_ptr × cap_ref,\\'z::state_ext)\\nlf_monad\" where\\n\"resolve_address_bits\\' z (cap, cref) =\\n(case cap of CNodeCap oref radix_bits guard ⇒\\nif radix_bits + size guard = 0 then fail (* nothing is translated: table broken *)\\nelse doE\\nwhenE (¬ guard ≤ cref)\\n(* guard does not match *) (throwError $ GuardMismatch (size cref) guard);\\nwhenE (size cref < radix_bits + size guard)\\n(* not enough bits to resolve: table malformed *)\\n(throwError $ DepthMismatch (size cref) (radix_bits+size guard));\\noffset ← returnOk $ take radix_bits (drop (size guard) cref); rest ← returnOk $ drop (radix_bits + size guard) cref; if rest = [] then returnOk ((oref,offset), [])\\nelse doE\\nnext_cap ← liftE $ get_cap (oref, offset);\\nif is_cnode_cap next_cap then resolve_address_bits\\' z (next_cap, rest)\\nelse returnOk ((oref,offset), rest)\\nodE\\nodE\\n| _ ⇒ throwError InvalidRoot)\"\\nlemma rab_termination:\\n\"∀ cref guard radix_bits.  \\n¬ length cref ≤ radix_bits + length guard ∧ (0 < radix_bits ∨ guard 6= []) −→\\nlength cref - (radix_bits + length guard) < length cref\" termination definition resolve_address_bits where\\n\"resolve_address_bits ≡ resolve_address_bits\\' TYPE(\\'z::state_ext)\"\\nSpecialisations of the capability lookup process to various standard cases.  \\ndefinition lookup_slot_for_thread :: \"obj_ref ⇒ cap_ref ⇒ (cslot_ptr × cap_ref,\\'z::state_ext) lf_monad\" where\\n\"lookup_slot_for_thread thread cref ≡ doE\\ntcb ← liftE $ gets_the $ get_tcb thread; resolve_address_bits (tcb_ctable tcb, cref)\\nodE\"  \\nlookup_cap_and_slot :: \"obj_ref ⇒ cap_ref ⇒ (cap × cslot_ptr,\\'z::state_ext) lf_monad\" where \"lookup_cap_and_slot thread cptr ≡ doE\\n(slot, cr) ← lookup_slot_for_thread thread cptr; cap ← liftE $ get_cap slot; returnOk (cap, slot)\\nodE\"  \\nlookup_cap :: \"obj_ref ⇒ cap_ref ⇒ (cap,\\'z::state_ext) lf_monad\" where\\n\"lookup_cap thread ref ≡ doE\\n(ref\\', _) ← lookup_slot_for_thread thread ref; liftE $ get_cap ref\\' odE\"\\ndefinition lookup_slot_for_cnode_op ::\\n\"bool ⇒ cap ⇒ cap_ref ⇒ nat ⇒ (cslot_ptr,\\'z::state_ext) se_monad\" where\\n\"lookup_slot_for_cnode_op is_source root ptr depth ≡\\nif is_cnode_cap root then doE\\nwhenE (depth < 1 ∨ depth > word_bits)\\n$ throwError (RangeError 1 (of_nat word_bits));\\nlookup_error_on_failure is_source $ doE\\nptrbits_for_depth ← returnOk $ drop (length ptr - depth) ptr;\\n(slot, rem) ← resolve_address_bits (root, ptrbits_for_depth);\\ncase rem of\\n[] ⇒ returnOk slot | _ ⇒ throwError $ DepthMismatch (length rem) 0 odE\\nodE else throwError (FailedLookup is_source InvalidRoot)\"  \\nlookup_source_slot :: \"cap ⇒ cap_ref ⇒ nat ⇒ (cslot_ptr,\\'z::state_ext) se_monad\" where\\n\"lookup_source_slot ≡ lookup_slot_for_cnode_op True\" definition lookup_target_slot :: \"cap ⇒ cap_ref ⇒ nat ⇒ (cslot_ptr,\\'z::state_ext) se_monad\" where\\n\"lookup_target_slot ≡ lookup_slot_for_cnode_op False\" definition lookup_pivot_slot :: \"cap ⇒ cap_ref ⇒ nat ⇒ (cslot_ptr,\\'z::state_ext) se_monad\" where\\n\"lookup_pivot_slot ≡ lookup_slot_for_cnode_op True\" 156', metadata={'Paragraph': '30 Cspace', 'Section': '30.2 Resolving Capability References'}),\n",
       " Document(page_content='These functions are used in interpreting from user arguments the manner in which a capability transfer should take place.  \\nrecord captransfer =\\nct_receive_root :: cap_ref ct_receive_index :: cap_ref ct_receive_depth :: data definition captransfer_size :: \"nat\" - in words where\\n\"captransfer_size ≡ 3\" definition captransfer_from_words :: \"word32 ⇒ (captransfer,\\'z::state_ext) s_monad\" where\\n\"captransfer_from_words ptr ≡ do w0 ← do_machine_op $ loadWord ptr; w1 ← do_machine_op $ loadWord (ptr + word_size); w2 ← do_machine_op $ loadWord (ptr + 2 * word_size); return (| ct_receive_root = data_to_cptr w0, ct_receive_index = data_to_cptr w1, ct_receive_depth = w2 |)\\nod\" definition load_cap_transfer :: \"obj_ref ⇒ (captransfer,\\'z::state_ext) s_monad\" where\\n\"load_cap_transfer buffer ≡ do offset ← return $ msg_max_length + msg_max_extra_caps + 2; captransfer_from_words (buffer + of_nat offset * word_size)\\nod\" fun get_receive_slots :: \"obj_ref ⇒ obj_ref option ⇒\\n(cslot_ptr list,\\'z::state_ext) s_monad\" where\\n\"get_receive_slots thread (Some buffer) = do ct ← load_cap_transfer buffer; empty_on_failure $ doE\\ncnode ← unify_failure $\\nlookup_cap thread (ct_receive_root ct);\\nslot ← unify_failure $ lookup_target_slot cnode\\n(ct_receive_index ct) (unat (ct_receive_depth ct));\\ncap ← liftE $ get_cap slot; whenE (cap 6= NullCap) (throwError ());\\nreturnOk [slot]\\nodE\\nod\" | \"get_receive_slots x None = return []\"', metadata={'Paragraph': '30.3 Transferring Capabilities'}),\n",
       " Document(page_content='Deletion of the final capability to any object is a long running operation if the capability is of these types.  \\ndefinition long_running_delete :: \"cap ⇒ bool\" where\\n\"long_running_delete cap ≡ case cap of CNodeCap ptr bits gd ⇒ True | Zombie ptr bits n ⇒ True | ThreadCap ptr ⇒ True | _ ⇒ False\" definition slot_cap_long_running_delete :: \"cslot_ptr ⇒ (bool,\\'z::state_ext) s_monad\" where\\n\"slot_cap_long_running_delete slot ≡ do cap ← get_cap slot; case cap of NullCap ⇒ return False | _ ⇒ do final ← is_final_cap cap; return (final ∧ long_running_delete cap)\\nod od\" Swap the contents of two capability slots. The capability parameters are the new states of the capabilities, as the user may request that the capabilities are transformed as they are swapped.  \\ndefinition cap_swap :: \"cap ⇒ cslot_ptr ⇒ cap ⇒ cslot_ptr ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"cap_swap cap1 slot1 cap2 slot2 ≡\\ndo set_cap cap2 slot1; set_cap cap1 slot2; slot1_p ← gets (λs. cdt s slot1); slot2_p ← gets (λs. cdt s slot2); cdt ← gets cdt;\\n(* update children: *)\\ncdt\\' ← return (λn. if cdt n = Some slot1 then Some slot2 else if cdt n = Some slot2 then Some slot1 else cdt n);\\n(* update parents: *) set_cdt (cdt\\' (slot1 := cdt\\' slot2, slot2 := cdt\\' slot1)); do_extended_op (cap_swap_ext slot1 slot2 slot1_p slot2_p);\\nis_original ← gets is_original_cap; set_original slot1 (is_original slot2);\\nset_original slot2 (is_original slot1)\\nod\" Move a capability from one slot to another. Once again the new capability is a parameter as it may be transformed while it is moved.  \\ndefinition cap_move :: \"cap ⇒ cslot_ptr ⇒ cslot_ptr ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"cap_move new_cap src_slot dest_slot ≡ do set_cap new_cap dest_slot; set_cap NullCap src_slot; src_p ← gets (λs. cdt s src_slot);\\ndest_p ← gets (λs. cdt s dest_slot);\\ncdt ← gets cdt; parent ← return $ cdt src_slot; cdt\\' ← return $ cdt(dest_slot := parent, src_slot := None);\\nset_cdt (λr. if cdt\\' r = Some src_slot then Some dest_slot else cdt\\' r);\\ndo_extended_op (cap_move_ext src_slot dest_slot src_p dest_p);\\nis_original ← gets is_original_cap; set_original dest_slot (is_original src_slot);\\nset_original src_slot False od\" This version of capability swap does not change the capabilities that are swapped, passing the existing capabilities to the more general function.  \\ndefinition cap_swap_for_delete :: \"cslot_ptr ⇒ cslot_ptr ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"cap_swap_for_delete slot1 slot2 ≡ when (slot1 6= slot2) $ do cap1 ← get_cap slot1; cap2 ← get_cap slot2; cap_swap cap1 slot1 cap2 slot2 od\" The type of possible recursive deletes.  \\ndatatype rec_del_call\\n= CTEDeleteCall cslot_ptr bool | FinaliseSlotCall cslot_ptr bool | ReduceZombieCall cap cslot_ptr bool Locate the nth capability beyond some base capability slot.  \\ndefinition locate_slot :: \"cslot_ptr ⇒ nat ⇒ cslot_ptr\" where\\n\"locate_slot ≡ λ(a, b) n. (a, drop (32 - length b)\\n(to_bl (of_bl b + of_nat n :: word32)))\"\\nActions to be taken after deleting an IRQ Handler capability.  \\ndefinition deleting_irq_handler :: \"irq ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"deleting_irq_handler irq ≡ do slot ← get_irq_slot irq; cap_delete_one slot od\" Actions that must be taken when a capability is deleted. Returns a Zombie capability if deletion requires a long-running operation and also a possible IRQ to be cleared.  \\nfun finalise_cap :: \"cap ⇒ bool ⇒ (cap × irq option,\\'z::state_ext) s_monad\" where\\n\"finalise_cap NullCap final = return (NullCap, None)\"\\n| \"finalise_cap (UntypedCap r bits f) final = return (NullCap, None)\"\\n| \"finalise_cap (ReplyCap r m) final = return (NullCap, None)\" | \"finalise_cap (EndpointCap r b R) final =\\n(liftM (K (NullCap, None)) $ when final $ ep_cancel_all r)\"\\n| \"finalise_cap (AsyncEndpointCap r b R) final =\\n(liftM (K (NullCap, None)) $ when final $ aep_cancel_all r)\"\\n| \"finalise_cap (CNodeCap r bits g) final =\\nreturn (if final then Zombie r (Some bits) (2 ^ bits) else NullCap, None)\"\\n| \"finalise_cap (ThreadCap r) final =\\ndo when final $ suspend r; return (if final then (Zombie r None 5) else NullCap, None)\\nod\" | \"finalise_cap DomainCap final = return (NullCap, None)\" | \"finalise_cap (Zombie r b n) final =\\ndo assert final; return (Zombie r b n, None) od\" | \"finalise_cap IRQControlCap final = return (NullCap, None)\"\\n| \"finalise_cap (IRQHandlerCap irq) final = (\\nif final then do deleting_irq_handler irq; return (NullCap, Some irq)\\nod else return (NullCap, None))\"\\n| \"finalise_cap (ArchObjectCap a) final =\\n(liftM (λx. (x, None)) $ arch_finalise_cap a final)\"\\ndefinition can_fast_finalise :: \"cap ⇒ bool\" where\\n\"can_fast_finalise cap ≡ case cap of ReplyCap r m ⇒ True | EndpointCap r b R ⇒ True | AsyncEndpointCap r b R ⇒ True | NullCap ⇒ True | _ ⇒ False\" This operation is used to delete a capability when it is known that a long-running operation is impossible. It is equivalent to calling the regular finalisation operation. It cannot be defined in that way as doing so would create a circular definition.  \\nlemma fast_finalise_def2:\\n\"fast_finalise cap final = do assert (can_fast_finalise cap);\\nresult ← finalise_cap cap final; assert (result = (NullCap, None))\\nod\" The finalisation process on a Zombie or Null capability is finished for all Null capabilities and for Zombies that cover no slots or only the slot they are currently stored in.  \\nfun cap_removeable :: \"cap ⇒ cslot_ptr ⇒ bool\" where\\n\"cap_removeable NullCap slot = True\" | \"cap_removeable (Zombie slot\\' bits n) slot =\\n((n = 0) ∨ (n = 1 ∧ (slot\\', replicate (zombie_cte_bits bits) False) = slot))\"\\nChecks for Zombie capabilities that refer to the CNode or TCB they are stored in.  \\ndefinition cap_cyclic_zombie :: \"cap ⇒ cslot_ptr ⇒ bool\" where\\n\"cap_cyclic_zombie cap slot ≡ case cap of Zombie slot\\' bits n ⇒ (slot\\', replicate (zombie_cte_bits bits) False) = slot | _ ⇒ False\" The complete recursive delete operation.  \\nfunction (sequential)\\nrec_del :: \"rec_del_call ⇒ (bool * irq option,\\'z::state_ext) p_monad\" where\\n\"rec_del (CTEDeleteCall slot exposed) s =\\n(doE\\n(success, irq_freed) ← rec_del (FinaliseSlotCall slot exposed);\\nwithout_preemption $ when (exposed ∨ success) $ empty_slot slot irq_freed; returnOk undefined odE) s\" |\\n\"rec_del (FinaliseSlotCall slot exposed) s =\\n(doE\\ncap ← without_preemption $ get_cap slot; if (cap = NullCap)\\nthen returnOk (True, None)\\nelse (doE\\nis_final ← without_preemption $ is_final_cap cap; (remainder, irqopt) ← without_preemption $ finalise_cap cap is_final; if (cap_removeable remainder slot)\\nthen returnOk (True, irqopt)\\nelse if (cap_cyclic_zombie remainder slot ∧ ¬ exposed)\\nthen doE\\nwithout_preemption $ set_cap remainder slot; returnOk (False, None)\\nodE\\nelse doE\\nwithout_preemption $ set_cap remainder slot; rec_del (ReduceZombieCall remainder slot exposed); preemption_point; rec_del (FinaliseSlotCall slot exposed)\\nodE\\nodE)\\nodE) s\" | \"rec_del (ReduceZombieCall (Zombie ptr bits (Suc n)) slot False) s =\\n(doE\\ncn ← returnOk $ first_cslot_of (Zombie ptr bits (Suc n)); assertE (cn 6= slot);\\nwithout_preemption $ cap_swap_for_delete cn slot; returnOk undefined odE) s\" |\\n\"rec_del (ReduceZombieCall (Zombie ptr bits (Suc n)) slot True) s =\\n(doE\\nend_slot ← returnOk (ptr, nat_to_cref (zombie_cte_bits bits) n);\\nrec_del (CTEDeleteCall end_slot False);\\nnew_cap ← without_preemption $ get_cap slot; if (new_cap = Zombie ptr bits (Suc n))\\nthen without_preemption $ set_cap (Zombie ptr bits n) slot else assertE (new_cap = NullCap ∨\\nis_zombie new_cap ∧ first_cslot_of new_cap = slot\\n∧ first_cslot_of (Zombie ptr bits (Suc n)) 6= slot);\\nreturnOk undefined 30 CSpace odE) s\" |\\n\"rec_del (ReduceZombieCall cap slot exposed) s =\\nfail s\" Delete a capability by calling the recursive delete operation.  \\ndefinition cap_delete :: \"cslot_ptr ⇒ (unit,\\'z::state_ext) p_monad\" where\\n\"cap_delete slot ≡ doE rec_del (CTEDeleteCall slot True); returnOk () odE\"\\nPrepare the capability in a slot for deletion but do not delete it.  \\ndefinition finalise_slot :: \"cslot_ptr ⇒ bool ⇒ (bool * irq option,\\'z::state_ext) p_monad\" where\\n\"finalise_slot p e ≡ rec_del (FinaliseSlotCall p e)\"\\nHelper functions for the type of recursive delete calls.  \\nprimrec exposed_rdcall :: \"rec_del_call ⇒ bool\" where\\n\"exposed_rdcall (CTEDeleteCall slot exposed) = exposed\" | \"exposed_rdcall (FinaliseSlotCall slot exposed) = exposed\" | \"exposed_rdcall (ReduceZombieCall cap slot exposed) = exposed\" primrec isCTEDeleteCall :: \"rec_del_call ⇒ bool\" where\\n\"isCTEDeleteCall (CTEDeleteCall slot exposed) = True\" | \"isCTEDeleteCall (FinaliseSlotCall slot exposed) = False\" | \"isCTEDeleteCall (ReduceZombieCall cap slot exposed) = False\" primrec slot_rdcall :: \"rec_del_call ⇒ cslot_ptr\" where\\n\"slot_rdcall (CTEDeleteCall slot exposed) = slot\" | \"slot_rdcall (FinaliseSlotCall slot exposed) = slot\" | \"slot_rdcall (ReduceZombieCall cap slot exposed) = slot\" Revoke the derived capabilities of a given capability, deleting them all.  \\nfunction cap_revoke :: \"cslot_ptr ⇒ (unit,\\'z::state_ext) p_monad\" where \"cap_revoke slot s = (doE\\ncap ← without_preemption $ get_cap slot; cdt ← without_preemption $ gets cdt; descendants ← returnOk $ descendants_of slot cdt; whenE (cap 6= NullCap ∧ descendants 6= {}) (doE\\nchild ← without_preemption $ select_ext (next_revoke_cap slot) descendants; cap ← without_preemption $ get_cap child; assertE (cap 6= NullCap);\\ncap_delete child; preemption_point; cap_revoke slot odE)\\nodE) s\"', metadata={'Paragraph': '30.4 Revoking And Deleting Capabilities'}),\n",
       " Document(page_content='definition get_badge :: \"cap ⇒ badge option\" where\\n\"get_badge cap ≡ case cap of AsyncEndpointCap oref badge cr ⇒ Some badge | EndpointCap oref badge cr ⇒ Some badge | _ ⇒ None\" For some purposes capabilities to physical objects are treated differently to others.  \\ndefinition arch_is_physical :: \"arch_cap ⇒ bool\" where \"arch_is_physical cap ≡ case cap of ASIDControlCap ⇒ False | _ ⇒ True\" definition is_physical :: \"cap ⇒ bool\" where\\n\"is_physical cap ≡ case cap of NullCap ⇒ False | DomainCap ⇒ False | IRQControlCap ⇒ False | IRQHandlerCap _ ⇒ False | ReplyCap _ _ ⇒ False | ArchObjectCap c ⇒ arch_is_physical c | _ ⇒ True\" Check whether the second capability is to the same object or an object contained in the region of the first one.  \\nfun arch_same_region_as :: \"arch_cap ⇒ arch_cap ⇒ bool\" where\\n\"arch_same_region_as (PageCap r R s x) (PageCap r\\' R\\' s\\' x\\') =\\n(let topA = r + (1 << pageBitsForSize s) - 1; topB = r\\' + (1 << pageBitsForSize s\\') - 1 in r ≤ r\\' ∧ topA ≥ topB ∧ r\\' ≤ topB)\"\\n| \"arch_same_region_as (PageTableCap r x) (PageTableCap r\\' x\\') = (r\\' = r)\"\\n| \"arch_same_region_as (PageDirectoryCap r x) (PageDirectoryCap r\\' x\\') = (r\\' = r)\"\\n| \"arch_same_region_as ASIDControlCap ASIDControlCap = True\" | \"arch_same_region_as (ASIDPoolCap r a) (ASIDPoolCap r\\' a\\') = (r\\' = r)\" | \"arch_same_region_as _ _ = False\" fun same_region_as :: \"cap ⇒ cap ⇒ bool\" where\\n\"same_region_as NullCap c\\' = False\" | \"same_region_as (UntypedCap r bits free) c\\' =\\n(is_physical c\\' ∧\\nr ≤ obj_ref_of c\\' ∧\\nobj_ref_of c\\' ≤ obj_ref_of c\\' + obj_size c\\' - 1 ∧\\nobj_ref_of c\\' + obj_size c\\' - 1 ≤ r + (1 << bits) - 1)\"\\n| \"same_region_as (EndpointCap r b R) c\\' =\\n(is_ep_cap c\\' ∧ obj_ref_of c\\' = r)\"\\n| \"same_region_as (AsyncEndpointCap r b R) c\\' =\\n(is_aep_cap c\\' ∧ obj_ref_of c\\' = r)\"\\n| \"same_region_as (CNodeCap r bits g) c\\' =\\n(is_cnode_cap c\\' ∧ obj_ref_of c\\' = r ∧ bits_of c\\' = bits)\"\\n| \"same_region_as (ReplyCap n m) c\\' = (∃ m\\'. c\\' = ReplyCap n m\\')\"  \\n| \"same_region_as (ThreadCap r) c\\' =\\n(is_thread_cap c\\' ∧ obj_ref_of c\\' = r)\"\\n| \"same_region_as (Zombie r b n) c\\' = False\" | \"same_region_as (IRQControlCap) c\\' =\\n(c\\' = IRQControlCap ∨ (∃ n. c\\' = IRQHandlerCap n))\"\\n| \"same_region_as DomainCap c\\' = (c\\' = DomainCap)\"\\n| \"same_region_as (IRQHandlerCap n) c\\' =\\n(c\\' = IRQHandlerCap n)\"\\n| \"same_region_as (ArchObjectCap a) c\\' =\\n(case c\\' of ArchObjectCap a\\' ⇒ arch_same_region_as a a\\' | _ ⇒ False)\"\\nCheck whether two capabilities are to the same object.  \\ndefinition same_object_as :: \"cap ⇒ cap ⇒ bool\" where\\n\"same_object_as cp cp\\' ≡\\n(case (cp, cp\\') of\\n(UntypedCap r bits free, _) ⇒ False | (IRQControlCap, IRQHandlerCap n) ⇒ False | (ArchObjectCap (PageCap ref _ pgsz _),\\nArchObjectCap (PageCap ref\\' _ pgsz\\' _))\\n⇒ (ref, pgsz) = (ref\\', pgsz\\')\\n∧ ref ≤ ref + 2 ^ pageBitsForSize pgsz - 1 | _ ⇒ same_region_as cp cp\\')\"\\nThe function should_be_parent_of checks whether an existing capability should be a parent of another to-be-inserted capability. The test is the following: For capability c to be a parent of capability c\\',\\nc needs to be the original capability to the object and needs to cover the same memory region as c\\'\\n(i.e. cover the same object). In the case of endpoint capabilities, if c is a badged endpoint cap (badge 6= 0), then it should be a parent of c\\' if c\\' has the same badge and is itself not an original badged endpoint cap. Figure 30.1 shows an example capability derivation tree that illustrates a standard scenario: the top level is a large untyped capability, the second level splits this capability into two regions covered by their own untyped caps, both are children of the first level. The third level on the left is a copy of the level 2 untyped capability. Untyped capabilities when copied always create children, never siblings. In this scenario, the untyped capability was typed into two separate objects, creating two capabilities on level 4, both are the original capability to the respective object, both are children of the untyped capability they were created from.  \\nOrdinary original capabilities can have one level of derived capabilities (created, for instance, by the copy or mint operations). Further copies of these derived capabilities will create sibling, in this case remaining on level 5. There is an exception to this scheme for endpoint capabilities - they support an additional layer of depth with the concept of badged and unbadged endpoints. The original endpoint capability will be unbadged. Using the mint operation, a copy of the capability with a specific badge can be created. This new, badged capability to the same object is treated as an original capability (the \"original badged endpoint capability\") and supports one level of derived children like other capabilities.  \\ndefinition should_be_parent_of :: \"cap ⇒ bool ⇒ cap ⇒ bool ⇒ bool\" where \"should_be_parent_of c original c\\' original\\' ≡\\noriginal ∧\\nsame_region_as c c\\' ∧\\n(case c of EndpointCap ref badge R ⇒ badge 6= 0 −→ cap_ep_badge c\\' = badge ∧ ¬original\\' | AsyncEndpointCap ref badge R ⇒ badge 6= 0 −→ cap_ep_badge c\\' = badge ∧ ¬original\\' | _ ⇒ True)\"\\nInsert a new capability as either a sibling or child of an existing capability. The function should_be_parent_of determines which it will be.  \\nThe term for dest_original determines if the new capability should be counted as the original capability to the object. This test is usually false, apart from the exceptions listed (newly badged endpoint capabilities, irq handlers, and untyped caps).  \\ndefinition cap_insert :: \"cap ⇒ cslot_ptr ⇒ cslot_ptr ⇒ (unit,\\'z::state_ext) s_monad\" where \"cap_insert new_cap src_slot dest_slot ≡ do src_cap ← get_cap src_slot; dest_original ← return (if is_ep_cap new_cap then cap_ep_badge new_cap 6= cap_ep_badge src_cap else if is_aep_cap new_cap then cap_ep_badge new_cap 6= cap_ep_badge src_cap else if ∃ irq. new_cap = IRQHandlerCap irq then src_cap = IRQControlCap else is_untyped_cap new_cap);\\nold_cap ← get_cap dest_slot; assert (old_cap = NullCap); set_untyped_cap_as_full src_cap new_cap src_slot; set_cap new_cap dest_slot; is_original ← gets is_original_cap; src_parent ← return $\\nshould_be_parent_of src_cap (is_original src_slot) new_cap dest_original; src_p ← gets (λs. cdt s src_slot); dest_p ← gets (λs. cdt s dest_slot);\\nupdate_cdt (λcdt. cdt (dest_slot := if src_parent then Some src_slot else cdt src_slot));\\ndo_extended_op (cap_insert_ext src_parent src_slot dest_slot src_p dest_p); set_original dest_slot dest_original od\"', metadata={'Paragraph': '30.5 Inserting And Moving Capabilities'}),\n",
       " Document(page_content='Overwrite the capabilities stored in a TCB while preserving the register set and other fields.  \\ndefinition tcb_registers_caps_merge :: \"tcb ⇒ tcb ⇒ tcb\" where\\n\"tcb_registers_caps_merge regtcb captcb ≡\\nregtcb (| tcb_ctable := tcb_ctable captcb, tcb_vtable := tcb_vtable captcb, tcb_reply := tcb_reply captcb, tcb_caller := tcb_caller captcb, tcb_ipcframe := tcb_ipcframe captcb |)\"\\nRestore a finalised capability to its original form and also restore some aspects of the associated object to their original state.  \\ndefinition recycle_cap :: \"bool ⇒ cap ⇒ (cap,\\'z::state_ext) s_monad\" where \"recycle_cap is_final cap ≡\\ncase cap of NullCap ⇒ fail | DomainCap ⇒ return cap | Zombie ptr tp n ⇒\\n(case tp of None ⇒ do st ← get_thread_state ptr; assert (st = Inactive);\\nthread_set (tcb_registers_caps_merge default_tcb) ptr; do_extended_op (recycle_cap_ext ptr);\\nreturn $ ThreadCap ptr od | Some sz ⇒ return $ CNodeCap ptr sz [])\\n| EndpointCap ep b _ ⇒\\ndo when (b 6= 0) $ ep_cancel_badged_sends ep b; return cap od | ArchObjectCap c ⇒ liftM ArchObjectCap $ arch_recycle_cap is_final c | _ ⇒ return cap\" Recycle the capability stored in a slot, including finalising it as though it were to be deleted and then restoring it to its original state.  \\ndefinition cap_recycle :: \"cslot_ptr ⇒ (unit,\\'z::state_ext) p_monad\" where\\n\"cap_recycle slot ≡ doE\\ncap_revoke slot; finalise_slot slot True; without_preemption $ do cap ← get_cap slot; unless (cap = NullCap) $ do is_final\\' ← is_final_cap cap; cap\\' ← recycle_cap is_final\\' cap; set_cap cap\\' slot od od odE\"\\nOnly caps with sufficient rights can be recycled.  \\ndefinition has_recycle_rights :: \"cap ⇒ bool\" where\\n\"has_recycle_rights cap ≡ case cap of NullCap ⇒ False | DomainCap ⇒ False | EndpointCap _ _ R ⇒ R = all_rights | AsyncEndpointCap _ _ R ⇒ {AllowRead,AllowWrite} ⊆ R | ArchObjectCap (PageCap _ R _ _) ⇒ {AllowRead,AllowWrite} ⊆ R | _ ⇒ True\"', metadata={'Paragraph': '30.5 Inserting And Moving Capabilities', 'Section': '30.6 Recycling Capabilities'}),\n",
       " Document(page_content='The CNode capability confers authority to various methods which act on CNodes and the capabilities within them. Copies of capabilities may be inserted in empty CNode slots by Insert. Capabilities may be moved to empty slots with Move or swapped with others in a three way rotate by Rotate. A Reply capability stored in a thread\\'s last-caller slot may be saved into a regular CNode slot with Save. The Revoke, Delete and Recycle methods may also be invoked on the capabilities stored in the CNode.  \\ndefinition invoke_cnode :: \"cnode_invocation ⇒ (unit,\\'z::state_ext) p_monad\" where\\n\"invoke_cnode i ≡ case i of RevokeCall dest_slot ⇒ cap_revoke dest_slot | DeleteCall dest_slot ⇒ cap_delete dest_slot | InsertCall cap src_slot dest_slot ⇒\\nwithout_preemption $ cap_insert cap src_slot dest_slot | MoveCall cap src_slot dest_slot ⇒\\nwithout_preemption $ cap_move cap src_slot dest_slot | RotateCall cap1 cap2 slot1 slot2 slot3 ⇒\\nwithout_preemption $\\nif slot1 = slot3 then cap_swap cap1 slot1 cap2 slot2 else do cap_move cap2 slot2 slot3; cap_move cap1 slot1 slot2 od | SaveCall slot ⇒ without_preemption $ do thread ← gets cur_thread; src_slot ← return (thread, tcb_cnode_index 3); cap ← get_cap src_slot;\\n(case cap of NullCap ⇒ return ()\\n| ReplyCap _ False ⇒ cap_move cap src_slot slot | _ ⇒ fail) od | RecycleCall slot ⇒ cap_recycle slot\" end', metadata={'Paragraph': '30.5 Inserting And Moving Capabilities', 'Section': '30.7 Invoking Cnode Capabilities'}),\n",
       " Document(page_content='theory Arch_A imports CSpace_A\\nbegin definition \"page_bits ≡ pageBits\" The ARM architecture does not provide any additional operations on its interrupt controller.  \\ndefinition arch_invoke_irq_control :: \"arch_interrupt_control ⇒ (unit,\\'z::state_ext) p_monad\" where \"arch_invoke_irq_control aic ≡ fail\" Switch to a thread\\'s virtual address space context and write its IPC buffer pointer into the globals frame. Clear the load-exclusive monitor.  \\ndefinition arch_switch_to_thread :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"arch_switch_to_thread t ≡ do set_vm_root t; globals ← gets (arm_globals_frame ◦ arch_state); buffer_ptr ← thread_get tcb_ipc_buffer t; do_machine_op $ storeWord globals buffer_ptr; do_machine_op $ clearExMonitor od\" The idle thread does not need to be handled specially on ARM.  \\ndefinition arch_switch_to_idle_thread :: \"(unit,\\'z::state_ext) s_monad\" where\\n\"arch_switch_to_idle_thread ≡ do globals ← gets (arm_globals_frame ◦ arch_state);\\ndo_machine_op $ storeWord globals 0 od\"  \\narch_activate_idle_thread :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where \"arch_activate_idle_thread t ≡ return ()\"\\nThe ASIDControl capability confers the authority to create a new ASID pool object. This operation creates the new ASID pool, provides a capability to it and connects it to the global virtual ASID\\ntable.  \\ndefinition perform_asid_control_invocation :: \"asid_control_invocation ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"perform_asid_control_invocation iv ≡ case iv of MakePool frame slot parent base ⇒ do delete_objects frame page_bits; pcap ← get_cap parent; set_cap (max_free_index_update pcap) parent; retype_region frame 1 0 (ArchObject ASIDPoolObj);\\ncap_insert (ArchObjectCap $ ASIDPoolCap frame base) parent slot; assert (base && mask asid_low_bits = 0);\\nasid_table ← gets (arm_asid_table ◦ arch_state);\\n31 Toplevel ARM Definitions asid_table\\' ← return (asid_table (asid_high_bits_of base 7→ frame));\\nmodify (λs. s (|arch_state := (arch_state s) (|arm_asid_table := asid_table\\'|)|))\\nod\" The ASIDPool capability confers the authority to assign a virtual ASID to a page directory.  \\ndefinition perform_asid_pool_invocation :: \"asid_pool_invocation ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"perform_asid_pool_invocation iv ≡ case iv of Assign asid pool_ptr ct_slot ⇒\\ndo pd_cap ← get_cap ct_slot; case pd_cap of ArchObjectCap (PageDirectoryCap pd_base _) ⇒ do pool ← get_asid_pool pool_ptr; pool\\' ← return (pool (ucast asid 7→ pd_base));\\nset_cap (ArchObjectCap $ PageDirectoryCap pd_base (Some asid)) ct_slot; set_asid_pool pool_ptr pool\\' od | _ ⇒ fail od\" The PageDirectory capability confers the authority to flush cache entries associated with that PD\\ndefinition perform_page_directory_invocation :: \"page_directory_invocation ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"perform_page_directory_invocation iv ≡ case iv of PageDirectoryFlush typ start end pstart pd asid ⇒\\nwhen (start < end) $ do root_switched ← set_vm_root_for_flush pd asid; do_machine_op $ do_flush typ start end pstart; when root_switched $ do tcb ← gets cur_thread; set_vm_root tcb od od | PageDirectoryNothing ⇒ return ()\"\\ndefinition pte_check_if_mapped :: \"32 word ⇒ (bool, \\'z::state_ext) s_monad\" where\\n\"pte_check_if_mapped slot ≡ do pt ← get_master_pte slot; return (pt 6= InvalidPTE)\\nod\" definition pde_check_if_mapped :: \"32 word ⇒ (bool, \\'z::state_ext) s_monad\" where\\n\"pde_check_if_mapped slot ≡ do pd ← get_master_pde slot; return (pd 6= InvalidPDE)\\nod\" A pointer is inside a user frame if its top bits point to a DataPage.  \\ndefinition in_user_frame :: \"word32 ⇒ \\'z::state_ext state ⇒ bool\" where \"in_user_frame p s ≡\\n∃ sz. kheap s (p && ~~ mask (pageBitsForSize sz)) =\\nSome (ArchObj (DataPage sz))\"\\nStore or load a word at an offset from an IPC buffer.  \\ndefinition store_word_offs :: \"obj_ref ⇒ nat ⇒ machine_word ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"store_word_offs ptr offs v ≡\\ndo s ← get; assert (in_user_frame (ptr + of_nat (offs * word_size)) s); do_machine_op $ storeWord (ptr + of_nat (offs * word_size)) v od\" Set the message registers of a thread.  \\ndefinition set_mrs :: \"obj_ref ⇒ obj_ref option ⇒ message list ⇒ (length_type,\\'z::state_ext) s_monad\" where\\n\"set_mrs thread buf msgs ≡\\ndo tcb ← gets_the $ get_tcb thread; context ← return (tcb_context tcb); new_regs ← return (λreg. if reg ∈ set (take (length msgs) msg_registers)\\nthen msgs ! (the_index msg_registers reg)\\nelse context reg);\\nset_object thread (TCB (tcb (| tcb_context := new_regs |))); remaining_msgs ← return (drop (length msg_registers) msgs);\\ncase buf of None ⇒ return $ nat_to_len (min (length msg_registers) (length msgs))\\n| Some pptr ⇒ do zipWithM_x (λx. store_word_offs pptr x)\\n[length msg_registers + 1 ..< Suc msg_max_length] remaining_msgs; return $ nat_to_len $ min (length msgs) msg_max_length od od\" definition set_message_info :: \"obj_ref ⇒ message_info ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_message_info thread info ≡\\nas_user thread $ set_register msg_info_register $\\nmessage_info_to_data info\" The Page capability confers the authority to map, unmap and flush the memory page. The remap system call is a convenience operation that ensures the page is mapped in the same location as this cap was previously used to map it in.  \\ndefinition perform_page_invocation :: \"page_invocation ⇒ (unit,\\'z::state_ext) s_monad\" where \"perform_page_invocation iv ≡ case iv of PageMap asid cap ct_slot entries ⇒ do set_cap cap ct_slot; case entries of Inl (pte, slots) ⇒ do flush ← pte_check_if_mapped (hd slots);\\nstore_pte (hd slots) pte; mapM (swp store_pte InvalidPTE) (tl slots);\\ndo_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pte (last slots))\\n(addrFromPPtr (hd slots));\\nif flush then (invalidate_tlb_by_asid asid) else return ()\\nod | Inr (pde, slots) ⇒ do flush ← pde_check_if_mapped (hd slots);\\nstore_pde (hd slots) pde; mapM (swp store_pde InvalidPDE) (tl slots);\\ndo_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pde (last slots))\\n(addrFromPPtr (hd slots));\\nif flush then (invalidate_tlb_by_asid asid) else return ()\\nod od | PageRemap asid (Inl (pte, slots)) ⇒ do flush ← pte_check_if_mapped (hd slots);\\nstore_pte (hd slots) pte; mapM_x (swp store_pte InvalidPTE) (tl slots);\\ndo_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pte (last slots))\\n(addrFromPPtr (hd slots));\\nif flush then (invalidate_tlb_by_asid asid) else return ()\\nod | PageRemap asid (Inr (pde, slots)) ⇒ do flush ← pde_check_if_mapped (hd slots);\\nstore_pde (hd slots) pde; mapM_x (swp store_pde InvalidPDE) (tl slots);\\ndo_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pde (last slots))\\n(addrFromPPtr (hd slots));\\nif flush then (invalidate_tlb_by_asid asid) else return ()\\nod | PageUnmap cap ct_slot ⇒\\ncase cap of PageCap p R vp_size vp_mapped_addr ⇒ do case vp_mapped_addr of Some (asid, vaddr) ⇒ unmap_page vp_size asid vaddr p | None ⇒ return ();\\ncap ← liftM the_arch_cap $ get_cap ct_slot; set_cap (ArchObjectCap $ update_map_data cap None) ct_slot od | _ ⇒ fail | PageFlush typ start end pstart pd asid ⇒\\nwhen (start < end) $ do root_switched ← set_vm_root_for_flush pd asid; do_machine_op $ do_flush typ start end pstart; when root_switched $ do tcb ← gets cur_thread; set_vm_root tcb od od | PageGetAddr ptr ⇒ do ct ← gets cur_thread; n_msg ← set_mrs ct None [addrFromPPtr ptr];\\nset_message_info ct $ MI n_msg 0 0 0 od\" PageTable capabilities confer the authority to map and unmap page tables.  \\ndefinition perform_page_table_invocation :: \"page_table_invocation ⇒ (unit,\\'z::state_ext) s_monad\" where \"perform_page_table_invocation iv ≡ case iv of PageTableMap cap ct_slot pde pd_slot ⇒ do set_cap cap ct_slot; store_pde pd_slot pde; do_machine_op $ cleanByVA_PoU pd_slot (addrFromPPtr pd_slot)\\nod | PageTableUnmap (ArchObjectCap (PageTableCap p mapped_address)) ct_slot ⇒ do case mapped_address of Some (asid, vaddr) ⇒ do unmap_page_table asid vaddr p; pte_bits ← return 2; slots ← return [p, p + (1 << pte_bits) .e. p + (1 << pt_bits) - 1];\\nmapM_x (swp store_pte InvalidPTE) slots; do_machine_op $ cleanCacheRange_PoU p (p + (1 << pt_bits) - 1)\\n(addrFromPPtr p)\\nod | None ⇒ return (); cap ← liftM the_arch_cap $ get_cap ct_slot; set_cap (ArchObjectCap $ update_map_data cap None) ct_slot od | _ ⇒ fail\" Top level system call despatcher for all ARM-specific system calls.  \\ndefinition arch_perform_invocation :: \"arch_invocation ⇒ (data list,\\'z::state_ext) p_monad\" where \"arch_perform_invocation i ≡ liftE $ do case i of InvokePageTable oper ⇒ perform_page_table_invocation oper | InvokePageDirectory oper ⇒ perform_page_directory_invocation oper | InvokePage oper ⇒ perform_page_invocation oper | InvokeASIDControl oper ⇒ perform_asid_control_invocation oper | InvokeASIDPool oper ⇒ perform_asid_pool_invocation oper; return $ []\\nod\" end', metadata={'Paragraph': '31 Toplevel Arm Definitions'}),\n",
       " Document(page_content='theory Schedule_A imports Arch_A\\nbegin abbreviation\\n\"idle st ≡ st = Structures_A.IdleThreadState\" Gets the TCB at an address if the thread can be scheduled.  \\ndefinition getActiveTCB :: \"obj_ref ⇒ \\'z::state_ext state ⇒ tcb option\" where\\n\"getActiveTCB tcb_ref state ≡\\ncase (get_tcb tcb_ref state)\\nof None ⇒ None | Some tcb ⇒ if (runnable $ tcb_state tcb)\\nthen Some tcb else None\" Gets all schedulable threads in the system.  \\ndefinition allActiveTCBs :: \"(obj_ref set,\\'z::state_ext) s_monad\" where\\n\"allActiveTCBs ≡ do state ← get; return {x. getActiveTCB x state 6= None}\\nod\" Switches the current thread to the specified one.  \\ndefinition switch_to_thread :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where \"switch_to_thread t ≡ do state ← get; assert (get_tcb t state 6= None);\\narch_switch_to_thread t; do_extended_op (tcb_sched_action (tcb_sched_dequeue) t);\\nmodify (λs. s (| cur_thread := t |))\\nod\" Asserts that a thread is runnable before switching to it.  \\ndefinition guarded_switch_to :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where \"guarded_switch_to thread ≡ do ts ← get_thread_state thread; assert (runnable ts);\\nswitch_to_thread thread od\" Switches to the idle thread.  \\ndefinition switch_to_idle_thread :: \"(unit,\\'z::state_ext) s_monad\" where\\n\"switch_to_idle_thread ≡ do thread ← gets idle_thread; arch_switch_to_idle_thread; modify (λs. s (| cur_thread := thread |))\\nod\" class state_ext_sched = state_ext +\\nfixes schedule :: \"(unit,\\'a) s_monad\" definition choose_thread :: \"det_ext state ⇒ (unit × det_ext state) set × bool\" where \"choose_thread ≡\\ndo d ← gets cur_domain; queues ← gets (λs. ready_queues s d); if (∀ prio. queues prio = []) then (switch_to_idle_thread)\\nelse (guarded_switch_to (hd (max_non_empty_queue queues)))\\nod\" instantiation det_ext_ext :: (type) state_ext_sched begin definition \"schedule_det_ext_ext ≡ do cur ← gets cur_thread; cur_ts ← get_thread_state cur; action ← gets scheduler_action;\\n(case action of resume_cur_thread ⇒ do id ← gets idle_thread; assert (runnable cur_ts ∨ cur = id);\\nreturn ()\\nod | choose_new_thread ⇒ do when (runnable cur_ts) ((tcb_sched_action tcb_sched_enqueue cur));\\ndom_time ← gets domain_time; when (dom_time = 0) next_domain; choose_thread;\\n(set_scheduler_action resume_cur_thread) od | switch_thread t ⇒ do when (runnable cur_ts) ((tcb_sched_action tcb_sched_enqueue cur)); guarded_switch_to t;\\n(set_scheduler_action resume_cur_thread) od)\\nod\" instance end instantiation unit :: state_ext_sched begin The scheduler is heavily underspecified. It is allowed to pick any active thread or the idle thread. If the thread the scheduler picked is the current thread, it may omit the call to switch_to_thread.  \\ndefinition schedule_unit :: \"(unit,unit) s_monad\" where\\n\"schedule_unit ≡ do cur ← gets cur_thread; threads ← allActiveTCBs; thread ← select threads; if thread = cur then return () OR switch_to_thread thread else switch_to_thread thread od OR switch_to_idle_thread\" instance end lemmas schedule_def = schedule_det_ext_ext_def schedule_unit_def end', metadata={'Paragraph': '32 Scheduler'}),\n",
       " Document(page_content='theory Tcb_A\\nimports Schedule_A\\nbegin', metadata={'Paragraph': '33 Threads And Tcbs'}),\n",
       " Document(page_content='Threads that are active always have a master Reply capability to themselves stored in their reply slot.  \\nThis is so that a derived Reply capability can be generated immediately if they wish to issue one.  \\nThis function sets up a new master Reply capability if one does not exist.  \\ndefinition\\n\"setup_reply_master thread ≡ do old_cap <- get_cap (thread, tcb_cnode_index 2);\\nwhen (old_cap = NullCap) $ do set_original (thread, tcb_cnode_index 2) True; set_cap (ReplyCap thread True) (thread, tcb_cnode_index 2)\\nod od\" Reactivate a thread if it is not already running.  \\ndefinition restart :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"restart thread ≡ do state ← get_thread_state thread; when (¬ runnable state ∧ ¬ idle state) $ do ipc_cancel thread; setup_reply_master thread; set_thread_state thread Restart; do_extended_op (tcb_sched_action (tcb_sched_enqueue) thread);\\ndo_extended_op (switch_if_required_to thread)\\nod od\" This action is performed at the end of a system call immediately before control is restored to a used thread. If it needs to be restarted then its program counter is set to the operation it was performing rather than the next operation. The idle thread is handled specially.  \\ndefinition activate_thread :: \"(unit,\\'z::state_ext) s_monad\" where\\n\"activate_thread ≡ do thread ← gets cur_thread; state ← get_thread_state thread;\\n(case state of Running ⇒ return ()\\n| Restart ⇒ (do pc ← as_user thread getRestartPC;\\nas_user thread $ setNextPC pc; set_thread_state thread Running od)\\n| IdleThreadState ⇒ arch_activate_idle_thread thread | _ ⇒ fail)\\nod\"', metadata={'Paragraph': '33 Threads And Tcbs', 'Section': '33.1 Activating Threads'}),\n",
       " Document(page_content='The number of message registers in a maximum length message.  \\ndefinition number_of_mrs :: nat where\\n\"number_of_mrs ≡ 32\" The size of a user IPC buffer.  \\ndefinition ipc_buffer_size :: vspace_ref where\\n\"ipc_buffer_size ≡ of_nat ((number_of_mrs + captransfer_size) * word_size)\"\\ndefinition load_word_offs :: \"obj_ref ⇒ nat ⇒ (machine_word,\\'z::state_ext) s_monad\" where\\n\"load_word_offs ptr offs ≡\\ndo_machine_op $ loadWord (ptr + of_nat (offs * word_size))\"\\ndefinition load_word_offs_word :: \"obj_ref ⇒ data ⇒ (machine_word,\\'z::state_ext) s_monad\" where\\n\"load_word_offs_word ptr offs ≡\\ndo_machine_op $ loadWord (ptr + (offs * word_size))\"\\nGet all of the message registers, both from the sending thread\\'s current register file and its IPC buffer.  \\ndefinition get_mrs :: \"obj_ref ⇒ obj_ref option ⇒ message_info ⇒\\n(message list,\\'z::state_ext) s_monad\" where\\n\"get_mrs thread buf info ≡ do context ← thread_get tcb_context thread; cpu_mrs ← return (map context msg_registers); buf_mrs ← case buf of None ⇒ return []\\n| Some pptr ⇒ mapM (λx. load_word_offs pptr x)\\n[length msg_registers + 1 ..< Suc msg_max_length];\\nreturn (take (unat (mi_length info)) $ cpu_mrs @ buf_mrs)\\nod\" Copy message registers from one thread to another.  \\ndefinition copy_mrs :: \"obj_ref ⇒ obj_ref option ⇒ obj_ref ⇒\\nobj_ref option ⇒ length_type ⇒ (length_type,\\'z::state_ext) s_monad\" where\\n\"copy_mrs sender sbuf receiver rbuf n ≡\\ndo hardware_mrs ← return $ take (unat n) msg_registers; mapM (λr. do v ← as_user sender $ get_register r; as_user receiver $ set_register r v od) hardware_mrs; buf_mrs ← case (sbuf, rbuf) of\\n(Some sb_ptr, Some rb_ptr) ⇒ mapM (λx. do v ← load_word_offs sb_ptr x; store_word_offs rb_ptr x v od)\\n[length msg_registers + 1 ..< Suc (unat n)]\\n| _ ⇒ return [];\\nreturn $ min n $ nat_to_len $ length hardware_mrs + length buf_mrs od\" The ctable and vtable slots of the TCB.  \\ndefinition get_tcb_ctable_ptr :: \"obj_ref ⇒ cslot_ptr\" where \"get_tcb_ctable_ptr tcb_ref ≡ (tcb_ref, tcb_cnode_index 0)\"\\ndefinition get_tcb_vtable_ptr :: \"obj_ref ⇒ cslot_ptr\" where \"get_tcb_vtable_ptr tcb_ref ≡ (tcb_ref, tcb_cnode_index 1)\"\\nCopy a set of registers from a thread to memory and vice versa.  \\ndefinition copyRegsToArea :: \"register list ⇒ obj_ref ⇒ obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"copyRegsToArea regs thread ptr ≡ do context ← thread_get tcb_context thread; zipWithM_x (store_word_offs ptr)\\n[0 ..< length regs] (map context regs)\\nod\" definition copyAreaToRegs :: \"register list ⇒ obj_ref ⇒ obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where \"copyAreaToRegs regs ptr thread ≡ do old_regs ← thread_get tcb_context thread; vals ← mapM (load_word_offs ptr) [0 ..< length regs]; vals2 ← return $ zip vals regs; vals3 ← return $ map (λ(v, r). (sanitiseRegister r v, r)) vals2; new_regs ← return $ foldl (λrs (v, r). rs ( r := v )) old_regs vals3; thread_set (λtcb. tcb (| tcb_context := new_regs |)) thread od\" Optionally update the tcb at an address.  \\ndefinition option_update_thread :: \"obj_ref ⇒ (\\'a ⇒ tcb ⇒ tcb) ⇒ \\'a option ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"option_update_thread thread fn ≡ option_case (return ()) (λv. thread_set (fn v) thread)\"\\nCheck that a related capability is at an address. This is done before calling cap_insert to avoid a corner case where the would-be parent of the cap to be inserted has been moved or deleted.  \\ndefinition check_cap_at :: \"cap ⇒ cslot_ptr ⇒ (unit,\\'z::state_ext) s_monad ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"check_cap_at cap slot m ≡ do cap\\' ← get_cap slot; when (same_object_as cap cap\\') m od\" TCB capabilities confer authority to perform seven actions. A thread can request to yield its timeslice to another, to suspend or resume another, to reconfigure another thread, or to copy register sets into, out of or between other threads.  \\nfun invoke_tcb :: \"tcb_invocation ⇒ (data list,\\'z::state_ext) p_monad\" where\\n\"invoke_tcb (Suspend thread) = liftE (do suspend thread; return [] od)\"\\n33 Threads and TCBs | \"invoke_tcb (Resume thread) = liftE (do restart thread; return [] od)\" | \"invoke_tcb (ThreadControl target slot faultep priority croot vroot buffer)\\n= doE\\nliftE $ option_update_thread target (tcb_fault_handler_update o K) faultep; liftE $ case priority of None ⇒ return()\\n| Some prio ⇒ do_extended_op (set_priority target prio);\\n(case croot of None ⇒ returnOk ()\\n| Some (new_cap, src_slot) ⇒ doE\\ncap_delete (target, tcb_cnode_index 0);\\nliftE $ check_cap_at new_cap src_slot\\n$ check_cap_at (ThreadCap target) slot\\n$ cap_insert new_cap src_slot (target, tcb_cnode_index 0)\\nodE);\\n(case vroot of None ⇒ returnOk ()\\n| Some (new_cap, src_slot) ⇒ doE\\ncap_delete (target, tcb_cnode_index 1);\\nliftE $ check_cap_at new_cap src_slot\\n$ check_cap_at (ThreadCap target) slot $ cap_insert new_cap src_slot (target, tcb_cnode_index 1)\\nodE);\\n(case buffer of None ⇒ returnOk ()\\n| Some (ptr, frame) ⇒ doE\\ncap_delete (target, tcb_cnode_index 4);\\nliftE $ thread_set (λt. t (| tcb_ipc_buffer := ptr |)) target; liftE $ case frame of None ⇒ return ()\\n| Some (new_cap, src_slot) ⇒\\ncheck_cap_at new_cap src_slot\\n$ check_cap_at (ThreadCap target) slot\\n$ cap_insert new_cap src_slot (target, tcb_cnode_index 4)\\nodE);\\nreturnOk []\\nodE\"\\n| \"invoke_tcb (CopyRegisters dest src suspend_source resume_target transfer_frame transfer_integer transfer_arch) =\\n(liftE $ do when suspend_source $ suspend src; when resume_target $ restart dest; when transfer_frame $ do mapM_x (λr. do v ← as_user src $ getRegister r; as_user dest $ setRegister r v od) frame_registers; pc ← as_user dest getRestartPC;\\nas_user dest $ setNextPC pc od; when transfer_integer $\\nmapM_x (λr. do v ← as_user src $ getRegister r; as_user dest $ setRegister r v od) gpRegisters; return []\\nod)\"\\n| \"invoke_tcb (ReadRegisters src suspend_source n arch) =\\n(liftE $ do when suspend_source $ suspend src; self ← gets cur_thread; regs ← return (take (unat n) $ frame_registers @ gp_registers);\\nas_user src $ mapM getRegister regs od)\"\\n| \"invoke_tcb (WriteRegisters dest resume_target values arch) =\\n(liftE $ do self ← gets cur_thread; as_user dest $ do zipWithM (λr v. setRegister r (sanitiseRegister r v))\\n(frameRegisters @ gpRegisters) values; pc ← getRestartPC;\\nsetNextPC pc od; when resume_target $ restart dest; return []\\nod)\"  \\nset_domain :: \"obj_ref ⇒ domain ⇒ unit det_ext_monad\" where \"set_domain tptr new_dom ≡ do cur ← gets cur_thread; tcb_sched_action tcb_sched_dequeue tptr; thread_set_domain tptr new_dom; ts ← get_thread_state tptr; when (runnable ts) (tcb_sched_action tcb_sched_enqueue tptr);\\nwhen (tptr = cur) reschedule_required od\" definition invoke_domain:: \"obj_ref ⇒ domain ⇒ (data list,\\'z::state_ext) p_monad\" where\\n\"invoke_domain thread domain ≡\\nliftE (do do_extended_op (set_domain thread domain); return [] od)\"\\nend', metadata={'Paragraph': '33 Threads And Tcbs', 'Section': '33.2 Thread Message Formats'}),\n",
       " Document(page_content='theory Ipc_A\\nimports Tcb_A\\nbegin', metadata={'Paragraph': '34 Ipc'}),\n",
       " Document(page_content='definition get_message_info :: \"obj_ref ⇒ (message_info,\\'z::state_ext) s_monad\" where\\n\"get_message_info thread ≡ do x ← as_user thread $ get_register msg_info_register; return $ data_to_message_info x od\"', metadata={'Paragraph': '34 Ipc', 'Section': '34.1 Getting And Setting The Message Info Register.'}),\n",
       " Document(page_content='definition remove_rights :: \"cap_rights ⇒ cap ⇒ cap\" where\\n\"remove_rights rights cap ≡ cap_rights_update (cap_rights cap - rights) cap\" In addition to the data payload a message may also contain capabilities. When a thread requests additional capabilities be transferred the identities of those capabilities are retreived from the thread\\'s IPC buffer.  \\ndefinition buffer_cptr_index :: nat where\\n\"buffer_cptr_index ≡ (msg_max_length + 2)\"\\nprimrec get_extra_cptrs :: \"obj_ref option ⇒ message_info ⇒ (cap_ref list,\\'z::state_ext) s_monad\" where\\n\"get_extra_cptrs (Some buf) mi =\\n(liftM (map data_to_cptr) $ mapM (load_word_offs buf)\\n[buffer_cptr_index ..< buffer_cptr_index + (unat (mi_extra_caps mi))])\"\\n| \"get_extra_cptrs None mi = return []\" definition get_extra_cptr :: \"word32 ⇒ nat ⇒ (cap_ref,\\'z::state_ext) s_monad\" where\\n\"get_extra_cptr buffer n ≡ liftM data_to_cptr\\n(load_word_offs buffer (n + buffer_cptr_index))\"\\nThis function both looks up the addresses of the additional capabilities and retreives them from the sender\\'s CSpace.  \\ndefinition lookup_extra_caps :: \"obj_ref ⇒ data option ⇒ message_info ⇒ ((cap × cslot_ptr) list,\\'z::state_ext)\\nf_monad\" where\\n\"lookup_extra_caps thread buffer mi ≡ doE\\ncptrs ← liftE $ get_extra_cptrs buffer mi; mapME (λcptr. cap_fault_on_failure (of_bl cptr) False $ lookup_cap_and_slot thread cptr)\\ncptrs odE\"\\nCapability transfers. Capabilities passed along with a message are split into two groups. Capabilities to the same endpoint as the message is passed through are not copied. Their badges are unwrapped and stored in the receiver\\'s message buffer instead. Other capabilities are copied into the given slots. Capability unwrapping allows a client to efficiently demonstrate to a server that it possesses authority to two or more services that server provides.  \\ndefinition set_extra_badge :: \"word32 ⇒ word32 ⇒ nat ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"set_extra_badge buffer badge n ≡\\nstore_word_offs buffer (buffer_cptr_index + n) badge\" type synonym transfer_caps_data = \"(cap × cslot_ptr) list × cslot_ptr list\" fun transfer_caps_loop :: \"obj_ref option ⇒ bool ⇒ obj_ref ⇒ nat\\n⇒ (cap × cslot_ptr) list ⇒ cslot_ptr list ⇒ message_info ⇒ (message_info,\\'z::state_ext) s_monad\" where\\n\"transfer_caps_loop ep diminish rcv_buffer n [] slots mi = return (MI (mi_length mi) (of_nat n) (mi_caps_unwrapped mi)\\n(mi_label mi))\"\\n| \"transfer_caps_loop ep diminish rcv_buffer n ((cap, slot) \\\\# morecaps)\\nslots mi =\\nconst_on_failure (MI (mi_length mi) (of_nat n) (mi_caps_unwrapped mi)\\n(mi_label mi)) (doE\\ntransfer_rest ← returnOk $ transfer_caps_loop ep diminish rcv_buffer (n + 1) morecaps; if (is_ep_cap cap ∧ ep = Some (obj_ref_of cap))\\nthen doE\\nliftE $ set_extra_badge rcv_buffer (cap_ep_badge cap) n; liftE $ transfer_rest slots (MI (mi_length mi) (mi_extra_caps mi)\\n(mi_caps_unwrapped mi || (1 << n)) (mi_label mi))\\nodE\\nelse if slots 6= []\\nthen doE\\ncap\\' ← derive_cap slot (if diminish then remove_rights {AllowWrite} cap else cap);\\nwhenE (cap\\' = NullCap) $ throwError undefined; liftE $ cap_insert cap\\' slot (hd slots); liftE $ transfer_rest (tl slots) mi odE\\nelse returnOk (MI (mi_length mi) (of_nat n) (mi_caps_unwrapped mi)\\n(mi_label mi))\\nodE)\"\\ndefinition transfer_caps :: \"message_info ⇒ (cap × cslot_ptr) list ⇒\\nobj_ref option ⇒ obj_ref ⇒ obj_ref option ⇒ bool ⇒\\n(message_info,\\'z::state_ext) s_monad\" where\\n\"transfer_caps info caps endpoint receiver recv_buffer diminish ≡ do dest_slots ← get_receive_slots receiver recv_buffer; mi\\' ← return $ MI (mi_length info) 0 0 (mi_label info);\\ncase recv_buffer of None ⇒ return mi\\' | Some receive_buffer ⇒\\ntransfer_caps_loop endpoint diminish receive_buffer 0 caps dest_slots mi\\' od\"', metadata={'Paragraph': '34 Ipc', 'Section': '34.2 Ipc Capability Transfers'}),\n",
       " Document(page_content='Threads fault when they attempt to access services that are not backed by any resources. Such a thread is then blocked and a fault messages is sent to its supervisor. When a reply to that message is sent the thread is reactivated. Format a message for a given fault type.  \\nfun make_fault_msg :: \"fault ⇒ obj_ref ⇒ (data × data list,\\'z::state_ext) s_monad\" where\\n\"make_fault_msg (CapFault cptr rp lf) thread = (do pc ← as_user thread getRestartPC;\\nreturn (1, pc \\\\# cptr \\\\# (if rp then 1 else 0) \\\\# msg_from_lookup_failure lf)\\nod)\"\\n| \"make_fault_msg (VMFault vptr arch) thread = (do pc ← as_user thread getRestartPC;\\nreturn (2, pc \\\\# vptr \\\\# arch)\\nod)\"\\n| \"make_fault_msg (UnknownSyscallException n) thread = (do msg ← as_user thread $ mapM getRegister syscallMessage; return (3, msg @ [n])\\nod)\"\\n| \"make_fault_msg (UserException exception code) thread = (do msg ← as_user thread $ mapM getRegister exceptionMessage; return (4, msg @ [exception, code])\\nod)\"\\nReact to a fault reply. The reply message is interpreted in a manner that depends on the type of the original fault. For some fault types a thread reconfiguration is performed. This is done entirely to save the fault message recipient an additional system call. This function returns a boolean indicating whether the thread should now be restarted.  \\nfun handle_fault_reply :: \"fault ⇒ obj_ref ⇒\\ndata ⇒ data list ⇒ (bool,\\'z::state_ext) s_monad\" where\\n\"handle_fault_reply (CapFault cptr rp lf) thread x y = return True\" | \"handle_fault_reply (VMFault vptr arch) thread x y = return True\" | \"handle_fault_reply (UnknownSyscallException n) thread label msg = do as_user thread $ zipWithM_x\\n(λr v. set_register r $ sanitiseRegister r v)\\nsyscallMessage msg; return (label = 0)\\nod\" | \"handle_fault_reply (UserException exception code) thread label msg = do as_user thread $ zipWithM_x\\n(λr v. set_register r $ sanitiseRegister r v)\\nexceptionMessage msg; return (label = 0)\\nod\" Transfer a fault message from a faulting thread to its supervisor.  \\ndefinition do_fault_transfer :: \"data ⇒ obj_ref ⇒ obj_ref\\n⇒ obj_ref option ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"do_fault_transfer badge sender receiver buf ≡ do fault ← thread_get tcb_fault sender; f ← (case fault of Some f ⇒ return f | None ⇒ fail);\\n(label, msg) ← make_fault_msg f sender; sent ← set_mrs receiver buf msg; set_message_info receiver $ MI sent 0 0 label; as_user receiver $ set_register badge_register badge od\"', metadata={'Paragraph': '34 Ipc', 'Section': '34.3 Fault Handling'}),\n",
       " Document(page_content='Transfer a non-fault message.  \\ndefinition do_normal_transfer :: \"obj_ref ⇒ obj_ref option ⇒ obj_ref option\\n⇒ data ⇒ bool ⇒ obj_ref ⇒ obj_ref option ⇒ bool ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"do_normal_transfer sender sbuf endpoint badge grant receiver rbuf diminish ≡\\ndo mi ← get_message_info sender; caps ← if grant then lookup_extra_caps sender sbuf mi <catch> K (return [])\\nelse return [];\\nmrs_transferred ← copy_mrs sender sbuf receiver rbuf (mi_length mi); mi\\' ← transfer_caps mi caps endpoint receiver rbuf diminish; set_message_info receiver $ MI mrs_transferred (mi_extra_caps mi\\')\\n(mi_caps_unwrapped mi\\') (mi_label mi);\\nas_user receiver $ set_register badge_register badge od\" Transfer a message either involving a fault or not.  \\ndefinition do_ipc_transfer :: \"obj_ref ⇒ obj_ref option ⇒\\nbadge ⇒ bool ⇒ obj_ref ⇒ bool ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"do_ipc_transfer sender ep badge grant receiver diminish ≡ do recv_buffer ← lookup_ipc_buffer True receiver; fault ← thread_get tcb_fault sender; case fault of None ⇒ do send_buffer ← lookup_ipc_buffer False sender; do_normal_transfer sender send_buffer ep badge grant receiver recv_buffer diminish od | Some f ⇒ do_fault_transfer badge sender receiver recv_buffer od\" Transfer a reply message and delete the one-use Reply capability.  \\ndefinition do_reply_transfer :: \"obj_ref ⇒ obj_ref ⇒ cslot_ptr ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"do_reply_transfer sender receiver slot ≡ do state ← get_thread_state receiver; assert (state = BlockedOnReply);\\nfault ← thread_get tcb_fault receiver; case fault of None ⇒ do do_ipc_transfer sender None 0 True receiver False; cap_delete_one slot; set_thread_state receiver Running; do_extended_op (attempt_switch_to receiver)\\nod | Some f ⇒ do cap_delete_one slot; mi ← get_message_info sender; buf ← lookup_ipc_buffer False sender; mrs ← get_mrs sender buf mi; restart ← handle_fault_reply f receiver (mi_label mi) mrs; thread_set (λtcb. tcb (| tcb_fault := None |)) receiver; set_thread_state receiver (if restart then Restart else Inactive);\\nwhen restart $ do_extended_op (attempt_switch_to receiver)\\nod od\" This function transfers a reply message to a thread when that message is generated by a kernel service.  \\ndefinition reply_from_kernel :: \"obj_ref ⇒ (data × data list) ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"reply_from_kernel thread x ≡ do\\n(label, msg) ← return x; buf ← lookup_ipc_buffer True thread; as_user thread $ set_register badge_register 0; len ← set_mrs thread buf msg; set_message_info thread $ MI len 0 0 label od\" Install a one-use Reply capability.  \\ndefinition setup_caller_cap :: \"obj_ref ⇒ obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"setup_caller_cap sender receiver ≡ do set_thread_state sender BlockedOnReply; cap_insert (ReplyCap sender False) (sender, tcb_cnode_index 2)\\n(receiver, tcb_cnode_index 3)\\nod\" Handle a message send operation performed on an endpoint by a thread. If a receiver is waiting then transfer the message. If no receiver is available and the thread is willing to block waiting to send then put it in the endpoint sending queue.  \\ndefinition send_ipc :: \"bool ⇒ bool ⇒ badge ⇒ bool\\n⇒ obj_ref ⇒ obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"send_ipc block call badge can_grant thread epptr ≡ do ep ← get_endpoint epptr; case (ep, block) of\\n(IdleEP, True) ⇒ do set_thread_state thread (BlockedOnSend epptr\\n(| sender_badge = badge, sender_can_grant = can_grant, sender_is_call = call |));\\nset_endpoint epptr $ SendEP [thread]\\nod | (SendEP queue, True) ⇒ do set_thread_state thread (BlockedOnSend epptr\\n(| sender_badge = badge, sender_can_grant = can_grant, sender_is_call = call|));\\nset_endpoint epptr $ SendEP (queue @ [thread])\\nod | (IdleEP, False) ⇒ return ()\\n| (SendEP queue, False) ⇒ return ()\\n| (RecvEP (dest \\\\# queue), _) ⇒ do set_endpoint epptr $ (case queue of [] ⇒ IdleEP\\n| _ ⇒ RecvEP queue);\\nrecv_state ← get_thread_state dest; diminish ← (case recv_state of BlockedOnReceive x d ⇒ return d | _ ⇒ fail);\\ndo_ipc_transfer thread (Some epptr) badge can_grant dest diminish; set_thread_state dest Running; do_extended_op (attempt_switch_to dest);\\nfault ← thread_get tcb_fault thread; when (call ∨ fault 6= None) $\\nif can_grant ∧ ¬ diminish then setup_caller_cap thread dest else set_thread_state thread Inactive od | (RecvEP [], _) ⇒ fail od\" Handle a message receive operation performed on an endpoint by a thread. If a sender is waiting then transfer the message, otherwise put the thread in the endpoint receiving queue.  \\ndefinition receive_ipc :: \"obj_ref ⇒ cap ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"receive_ipc thread cap ≡ do\\n(epptr,rights) ← (case cap of EndpointCap ref badge rights ⇒ return (ref,rights)\\n| _ ⇒ fail);\\ndiminish ← return (AllowSend ∈/ rights);\\nep ← get_endpoint epptr; case ep of IdleEP ⇒ do set_thread_state thread (BlockedOnReceive epptr diminish);\\nset_endpoint epptr (RecvEP [thread])\\nod | RecvEP queue ⇒ do set_thread_state thread (BlockedOnReceive epptr diminish);\\nset_endpoint epptr (RecvEP (queue @ [thread]))\\nod | SendEP q ⇒ do assert (q 6= []); queue ← return $ tl q; sender ← return $ hd q; set_endpoint epptr $\\n(case queue of [] ⇒ IdleEP | _ ⇒ SendEP queue);\\nsender_state ← get_thread_state sender; data ← (case sender_state of BlockedOnSend ref data ⇒ return data | _ ⇒ fail);\\ndo_ipc_transfer sender (Some epptr)\\n(sender_badge data) (sender_can_grant data) thread diminish; fault ← thread_get tcb_fault sender; if ((sender_is_call data) ∨ (fault 6= None))\\nthen if sender_can_grant data ∧ ¬ diminish then setup_caller_cap sender thread else set_thread_state sender Inactive else do set_thread_state sender Running; do_extended_op (switch_if_required_to sender)\\nod od od\"', metadata={'Paragraph': '34 Ipc', 'Section': '34.4 Synchronous Message Transfers'}),\n",
       " Document(page_content='Transfer an asynchronous message to a thread.  \\ndefinition do_async_transfer :: \"badge ⇒ message ⇒ obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"do_async_transfer badge msg_word thread ≡ do receive_buffer ← lookup_ipc_buffer True thread; msg_transferred ← set_mrs thread receive_buffer [msg_word];\\nas_user thread $ set_register badge_register badge; set_message_info thread $ MI msg_transferred 0 0 0 od\" Helper function to handle an asynchronous send operation in the case where a receiver is waiting.  \\ndefinition update_waiting_aep :: \"obj_ref ⇒ obj_ref list ⇒ badge ⇒ message ⇒\\n(unit,\\'z::state_ext) s_monad\" where\\n\"update_waiting_aep aepptr queue badge val ≡ do assert (queue 6= []);\\n(dest,rest) ← return $ (hd queue, tl queue);\\nset_async_ep aepptr $\\n(case rest of [] ⇒ IdleAEP | _ ⇒ WaitingAEP rest);\\nset_thread_state dest Running; do_async_transfer badge val dest; do_extended_op (switch_if_required_to dest)\\nod\" Handle a message send operation performed on an asynchronous endpoint. If a receiver is waiting then transfer the message, otherwise combine the new message with whatever message is currently waiting.  \\ndefinition send_async_ipc :: \"obj_ref ⇒ badge ⇒ message ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"send_async_ipc aepptr badge val ≡ do aep ← get_async_ep aepptr; case aep of IdleAEP ⇒ set_async_ep aepptr $ ActiveAEP badge val | WaitingAEP queue ⇒ update_waiting_aep aepptr queue badge val | ActiveAEP badge\\' val\\' ⇒\\nset_async_ep aepptr $\\nActiveAEP (combine_aep_badges badge badge\\')\\n(combine_aep_msgs val val\\')\\nod\" Handle a receive operation performed on an asynchronous endpoint by a thread. If a message is waiting then perform the transfer, otherwise put the thread in the endpoint\\'s receiving queue.  \\ndefinition receive_async_ipc :: \"obj_ref ⇒ cap ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"receive_async_ipc thread cap ≡ do aepptr ←\\ncase cap of AsyncEndpointCap aepptr badge rights ⇒ return aepptr | _ ⇒ fail; aep ← get_async_ep aepptr; case aep of IdleAEP ⇒ do set_thread_state thread (BlockedOnAsyncEvent aepptr);\\nset_async_ep aepptr $ WaitingAEP [thread]\\nod | WaitingAEP queue ⇒ do set_thread_state thread (BlockedOnAsyncEvent aepptr);\\nset_async_ep aepptr $ WaitingAEP (queue @ [thread])\\nod | ActiveAEP badge current_val ⇒ do do_async_transfer badge current_val thread; set_async_ep aepptr $ IdleAEP\\nod od\"', metadata={'Paragraph': '34 Ipc', 'Section': '34.5 Asynchronous Message Transfers'}),\n",
       " Document(page_content='When a thread encounters a fault, retreive its fault handler capability and send a fault message.  \\ndefinition send_fault_ipc :: \"obj_ref ⇒ fault ⇒ (unit,\\'z::state_ext) f_monad\" where\\n\"send_fault_ipc tptr fault ≡ doE\\nhandler_cptr ← liftE $ thread_get tcb_fault_handler tptr; handler_cap ← cap_fault_on_failure (of_bl handler_cptr) False $\\nlookup_cap tptr handler_cptr; let f = CapFault (of_bl handler_cptr) False (MissingCapability 0)\\nin (case handler_cap of EndpointCap ref badge rights ⇒\\nif AllowSend ∈ rights ∧ AllowGrant ∈ rights then liftE $ (do thread_set (λtcb. tcb (| tcb_fault := Some fault |)) tptr; send_ipc True False (cap_ep_badge handler_cap)\\nTrue tptr (cap_ep_ptr handler_cap)\\nod)\\nelse throwError f | _ ⇒ throwError f)\\nodE\"\\nIf a fault message cannot be sent then leave the thread inactive.  \\ndefinition handle_double_fault :: \"obj_ref ⇒ fault ⇒ fault ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"handle_double_fault tptr ex1 ex2 ≡ set_thread_state tptr Inactive\" Handle a thread fault by sending a fault message if possible.  \\ndefinition handle_fault :: \"obj_ref ⇒ fault ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"handle_fault thread ex ≡ do\\n_ ← gets_the $ get_tcb thread; send_fault_ipc thread ex\\n<catch> handle_double_fault thread ex; return ()\\nod\" end', metadata={'Paragraph': '34 Ipc', 'Section': '34.6 Sending Fault Messages'}),\n",
       " Document(page_content='theory Interrupt_A\\nimports Ipc_A\\nbegin Tests whether an IRQ identifier is in use.  \\ndefinition is_irq_active :: \"irq ⇒ (bool,\\'z::state_ext) s_monad\" where\\n\"is_irq_active irq ≡ liftM (λst. st 6= IRQInactive) $ get_irq_state irq\" The IRQControl capability can be used to create a new IRQHandler capability as well as to perform whatever architecture specific interrupt actions are available.  \\nfun invoke_irq_control :: \"irq_control_invocation ⇒ (unit,\\'z::state_ext) p_monad\" where\\n\"invoke_irq_control (IRQControl irq handler_slot control_slot) = liftE (do set_irq_state IRQNotifyAEP irq; cap_insert (IRQHandlerCap irq) control_slot handler_slot od)\"\\n| \"invoke_irq_control (InterruptControl invok) =\\narch_invoke_irq_control invok\" The IRQHandler capability may be used to configure how interrupts on an IRQ are delivered and to acknowledge a delivered interrupt. Interrupts are delivered when AsyncEndpoint capabilities are installed in the relevant per-IRQ slot. The IRQHandler operations load or clear those capabilities.  \\nfun invoke_irq_handler :: \"irq_handler_invocation ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"invoke_irq_handler (ACKIrq irq) = (do_machine_op $ maskInterrupt False irq)\"\\n| \"invoke_irq_handler (SetIRQHandler irq cap slot) = (do irq_slot ← get_irq_slot irq; cap_delete_one irq_slot; cap_insert cap slot irq_slot od)\"\\n| \"invoke_irq_handler (ClearIRQHandler irq) = (do irq_slot ← get_irq_slot irq; cap_delete_one irq_slot od)\"\\nHandle an interrupt occurence. Timing and scheduling details are not included in this model, so no scheduling action needs to be taken on timer ticks. If the IRQ has a valid AsyncEndpoint cap loaded a message is delivered.  \\ndefinition timer_tick :: \"unit det_ext_monad\" where\\n\"timer_tick ≡ do cur ← gets cur_thread; state ← get_thread_state cur; case state of Running ⇒ do ts ← ethread_get tcb_time_slice cur; let ts\\' = ts - 1 in if (ts\\' > 0) then thread_set_time_slice cur ts\\' else do thread_set_time_slice cur time_slice; tcb_sched_action tcb_sched_append cur; reschedule_required od od | _ ⇒ return ();\\nwhen (num_domains > 1) (do dec_domain_time; dom_time ← gets domain_time; when (dom_time = 0) reschedule_required od)\\nod\"  \\nhandle_interrupt :: \"irq ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"handle_interrupt irq ≡ do st ← get_irq_state irq; case st of IRQNotifyAEP ⇒ do slot ← get_irq_slot irq; cap ← get_cap slot; when (is_aep_cap cap ∧ AllowSend ∈ cap_rights cap)\\n$ send_async_ipc (obj_ref_of cap) (cap_ep_badge cap) (1 << ((unat irq) mod word_bits));\\ndo_machine_op $ maskInterrupt True irq od | IRQTimer ⇒ do do_extended_op timer_tick; do_machine_op resetTimer od | IRQInactive ⇒ fail (* not meant to be able to get IRQs from inactive lines *);\\ndo_machine_op $ ackInterrupt irq od\" end', metadata={'Paragraph': '35 Interrupts'}),\n",
       " Document(page_content='theory InvocationLabels_H imports \"../../lib/Enumeration\" begin An enumeration of all system call labels.  \\ndatatype invocation_label =\\nInvalidInvocation | UntypedRetype | TCBReadRegisters | TCBWriteRegisters | TCBCopyRegisters | TCBConfigure | TCBSetPriority | TCBSetIPCBuffer | TCBSetSpace | TCBSuspend | TCBResume | CNodeRevoke | CNodeDelete | CNodeRecycle | CNodeCopy | CNodeMint | CNodeMove | CNodeMutate | CNodeRotate | CNodeSaveCaller | IRQIssueIRQHandler | IRQInterruptControl | IRQAckIRQ\\n| IRQSetIRQHandler | IRQClearIRQHandler | DomainSetSet | ARMPDClean_Data | ARMPDInvalidate_Data | ARMPDCleanInvalidate_Data | ARMPDUnify_Instruction | ARMPageTableMap | ARMPageTableUnmap | ARMPageMap | ARMPageRemap | ARMPageUnmap | ARMPageClean_Data | ARMPageInvalidate_Data | ARMPageCleanInvalidate_Data | ARMPageUnify_Instruction | ARMPageGetAddress | ARMASIDControlMakePool | ARMASIDPoolAssign definition isPDFlush :: \"invocation_label ⇒ bool\" 36 Kernel Invocation Labels where\\n\"isPDFlush x≡ (case x of ARMPDClean_Data ⇒ True | ARMPDInvalidate_Data ⇒ True | ARMPDCleanInvalidate_Data ⇒ True | ARMPDUnify_Instruction ⇒ True | _ ⇒ False\\n)\"\\ndefinition isPageFlush :: \"invocation_label ⇒ bool\" where\\n\"isPageFlush x≡ (case x of ARMPageClean_Data ⇒ True | ARMPageInvalidate_Data ⇒ True | ARMPageCleanInvalidate_Data ⇒ True | ARMPageUnify_Instruction ⇒ True | _ ⇒ False\\n)\"\\nend', metadata={'Paragraph': '36 Kernel Invocation Labels'}),\n",
       " Document(page_content='theory Decode_A\\nimports Interrupt_A\\n\"../../lib/WordLib\" \"../design/InvocationLabels_H\"\\nbegin This theory includes definitions describing how user arguments are decoded into invocation structures; these structures are then used to perform the actual system call (see perform_invocation). In addition, these definitions check the validity of these arguments, throwing an error if given an invalid request. As such, this theory describes the binary interface between the user and the kernel, along with the preconditions on each argument.', metadata={'Paragraph': '37 Decoding System Calls'}),\n",
       " Document(page_content='This definition ensures that the given pointer is aligned to the given page size.  \\ndefinition check_vp_alignment :: \"vmpage_size ⇒ word32 ⇒ (unit,\\'z::state_ext) se_monad\" where \"check_vp_alignment sz vptr ≡\\nunlessE (is_aligned vptr (pageBitsForSize sz)) $\\nthrowError AlignmentError\" This definition converts a user-supplied argument into an invocation label, used to determine the method to invoke.  \\ndefinition invocation_type :: \"data ⇒ invocation_label\" where\\n\"invocation_type x ≡ if ∃ (v :: invocation_label). fromEnum v = data_to_nat x then toEnum (data_to_nat x) else InvalidInvocation\" definition label_to_flush_type :: \"invocation_label ⇒ flush_type\" where\\n\"label_to_flush_type label ≡ case label of ARMPDClean_Data ⇒ Clean | ARMPageClean_Data ⇒ Clean | ARMPDInvalidate_Data ⇒ Invalidate | ARMPageInvalidate_Data ⇒ Invalidate | ARMPDCleanInvalidate_Data ⇒ CleanInvalidate | ARMPageCleanInvalidate_Data ⇒ CleanInvalidate | ARMPDUnify_Instruction ⇒ Unify | ARMPageUnify_Instruction ⇒ Unify\"', metadata={'Paragraph': '37 Decoding System Calls', 'Section': '37.1 Helper Definitions'}),\n",
       " Document(page_content='This definition decodes architecture-specific invocations.  \\ndefinition 37 Decoding System Calls page_base :: \"vspace_ref ⇒ vmpage_size ⇒ vspace_ref\" where\\n\"page_base vaddr vmsize ≡ vaddr && ~~ mask (pageBitsForSize vmsize)\"\\ndefinition arch_decode_invocation ::\\n\"data ⇒ data list ⇒ cap_ref ⇒ cslot_ptr ⇒ arch_cap ⇒ (cap × cslot_ptr) list ⇒\\n(arch_invocation,\\'z::state_ext) se_monad\" where\\n\"arch_decode_invocation label args x_slot cte cap extra_caps ≡ case cap of PageDirectoryCap _ _ ⇒\\nif isPDFlush (invocation_type label) then if length args > 1 then let start = args ! 0; end = args ! 1 in doE\\nwhenE (end ≤ start) $ throwError $ InvalidArgument 1; whenE (start ≥ kernel_base ∨ end > kernel_base) $ throwError IllegalOperation;\\n(pd,asid) ← (case cap of PageDirectoryCap pd (Some asid) ⇒ returnOk (pd,asid)\\n| _ ⇒ throwError $ InvalidCapability 0);\\npd\\' ← lookup_error_on_failure False $ find_pd_for_asid asid; whenE (pd\\' 6= pd) $ throwError $ InvalidCapability 0; frame_info ← liftE $ resolve_vaddr pd start; case frame_info of None ⇒ returnOk $ InvokePageDirectory PageDirectoryNothing | Some (frame_size, frame_base) ⇒\\nlet base_start = page_base start frame_size; base_end = page_base (end - 1) frame_size; offset = start && mask (pageBitsForSize frame_size);\\npstart = frame_base + offset in doE\\nwhenE (base_start 6= base_end) $ throwError $\\nRangeError start (base_start + mask (pageBitsForSize frame_size));\\nreturnOk $ InvokePageDirectory $\\nPageDirectoryFlush (label_to_flush_type (invocation_type label)) start (end - 1) pstart pd asid odE\\nodE\\nelse throwError TruncatedMessage else throwError IllegalOperation | PageTableCap p mapped_address ⇒\\nif invocation_type label = ARMPageTableMap then if length args > 1 ∧ length extra_caps > 0 then let vaddr = args ! 0; attr = args ! 1; pd_cap = fst (extra_caps ! 0)\\nin doE\\nwhenE (mapped_address 6= None) $ throwError $ InvalidCapability 0; (pd,asid) ← (case pd_cap of ArchObjectCap (PageDirectoryCap pd (Some asid)) ⇒\\nreturnOk (pd,asid)\\n| _ ⇒ throwError $ InvalidCapability 1);\\nwhenE (vaddr ≥ kernel_base) $ throwError $ InvalidArgument 0; pd\\' ← lookup_error_on_failure False $ find_pd_for_asid asid; whenE (pd\\' 6= pd) $ throwError $ InvalidCapability 1; pd_index ← returnOk (shiftr vaddr 20);\\nvaddr\\' ← returnOk (vaddr && ~~ mask 20);\\npd_slot ← returnOk (pd + (pd_index << 2)); oldpde ← liftE $ get_master_pde pd_slot; unlessE (oldpde = InvalidPDE) $ throwError DeleteFirst; pde ← returnOk (PageTablePDE (addrFromPPtr p)\\n(attribs_from_word attr ∩ {ParityEnabled}) 0);\\nreturnOk $ InvokePageTable $\\nPageTableMap\\n(ArchObjectCap $ PageTableCap p (Some (asid, vaddr\\')))\\ncte pde pd_slot odE\\nelse throwError TruncatedMessage else if invocation_type label = ARMPageTableUnmap then doE\\nfinal ← liftE $ is_final_cap (ArchObjectCap cap);\\nunlessE final $ throwError RevokeFirst; returnOk $ InvokePageTable $ PageTableUnmap (ArchObjectCap cap) cte odE else throwError IllegalOperation | PageCap p R pgsz mapped_address ⇒\\nif invocation_type label = ARMPageMap then if length args > 2 ∧ length extra_caps > 0 then let vaddr = args ! 0; rights_mask = args ! 1; attr = args ! 2; pd_cap = fst (extra_caps ! 0)\\nin doE\\nwhenE (mapped_address 6= None) $ throwError $ InvalidCapability 0;\\n(pd,asid) ← (case pd_cap of ArchObjectCap (PageDirectoryCap pd (Some asid)) ⇒\\nreturnOk (pd,asid)\\n| _ ⇒ throwError $ InvalidCapability 1);\\npd\\' ← lookup_error_on_failure False $ find_pd_for_asid asid; whenE (pd\\' 6= pd) $ throwError $ InvalidCapability 1; vtop ← returnOk (vaddr + (1 << (pageBitsForSize pgsz)) - 1); whenE (vtop ≥ kernel_base) $ throwError $ InvalidArgument 0; vm_rights ← returnOk (mask_vm_rights R (data_to_rights rights_mask));\\ncheck_vp_alignment pgsz vaddr; entries ← create_mapping_entries (addrFromPPtr p)\\nvaddr pgsz vm_rights (attribs_from_word attr) pd; ensure_safe_mapping entries; returnOk $ InvokePage $ PageMap asid\\n(ArchObjectCap $ PageCap p R pgsz (Some (asid, vaddr)))\\ncte entries odE\\nelse throwError TruncatedMessage else if invocation_type label = ARMPageRemap then if length args > 1 ∧ length extra_caps > 0 then let rights_mask = args ! 0; attr = args ! 1; pd_cap = fst (extra_caps ! 0)\\nin doE\\n(pd,asid) ← (case pd_cap of ArchObjectCap (PageDirectoryCap pd (Some asid)) ⇒\\nreturnOk (pd,asid)\\n| _ ⇒ throwError $ InvalidCapability 1);\\n(asid\\', vaddr) ← (case mapped_address of Some a ⇒ returnOk a | _ ⇒ throwError $ InvalidCapability 0);\\npd\\' ← lookup_error_on_failure False $ find_pd_for_asid asid\\';\\nwhenE (pd\\' 6= pd ∨ asid\\' 6= asid) $ throwError $ InvalidCapability 1; vm_rights ← returnOk (mask_vm_rights R $ data_to_rights rights_mask);\\ncheck_vp_alignment pgsz vaddr; entries ← create_mapping_entries (addrFromPPtr p)\\nvaddr pgsz vm_rights\\n(attribs_from_word attr) pd; ensure_safe_mapping entries; returnOk $ InvokePage $ PageRemap asid\\' entries odE\\nelse throwError TruncatedMessage else if invocation_type label = ARMPageUnmap then returnOk $ InvokePage $ PageUnmap cap cte else if isPageFlush (invocation_type label) then if length args > 1 then let start = args ! 0; end = args ! 1 in doE\\n(asid, vaddr) ← (case mapped_address of Some a ⇒ returnOk a | _ ⇒ throwError IllegalOperation);\\npd ← lookup_error_on_failure False $ find_pd_for_asid asid; whenE (end ≤ start) $ throwError $ InvalidArgument 1; page_size ← returnOk $ 1 << pageBitsForSize pgsz; whenE (start ≥ page_size ∨ end > page_size) $ throwError $ InvalidArgument 0; returnOk $ InvokePage $ PageFlush\\n(label_to_flush_type (invocation_type label)) (start + vaddr)\\n(end + vaddr - 1) (addrFromPPtr p + start) pd asid odE\\nelse throwError TruncatedMessage else if invocation_type label = ARMPageGetAddress then returnOk $ InvokePage $ PageGetAddr p else throwError IllegalOperation | ASIDControlCap ⇒\\nif invocation_type label = ARMASIDControlMakePool then if length args > 1 ∧ length extra_caps > 1 then let index = args ! 0; depth = args ! 1;\\n(untyped, parent_slot) = extra_caps ! 0; root = fst (extra_caps ! 1)\\nin doE\\nasid_table ← liftE $ gets (arm_asid_table ◦ arch_state);\\nfree_set ← returnOk (- dom asid_table ∩ {x. x ≤ 2 ^ asid_high_bits - 1});\\nwhenE (free_set = {}) $ throwError DeleteFirst; free ← liftE $ select_ext (λ_. free_asid_select asid_table) free_set; base ← returnOk (ucast free << asid_low_bits); (p,n) ← (case untyped of UntypedCap p n f ⇒ returnOk (p,n)\\n| _ ⇒ throwError $ InvalidCapability 1);\\nframe ← (if n = pageBits then doE\\nensure_no_children parent_slot; returnOk p odE\\nelse throwError $ InvalidCapability 1);\\ndest_slot ← lookup_target_slot root (to_bl index) (unat depth);\\nensure_empty dest_slot; returnOk $ InvokeASIDControl $ MakePool frame dest_slot parent_slot base odE\\nelse throwError TruncatedMessage else throwError IllegalOperation | ASIDPoolCap p base ⇒\\nif invocation_type label = ARMASIDPoolAssign then if length extra_caps > 0 then let (pd_cap, pd_cap_slot) = extra_caps ! 0 in case pd_cap of ArchObjectCap (PageDirectoryCap _ None) ⇒ doE\\nasid_table ← liftE $ gets (arm_asid_table ◦ arch_state); pool_ptr ← returnOk (asid_table (asid_high_bits_of base));\\nwhenE (pool_ptr = None) $ throwError $ FailedLookup False InvalidRoot; whenE (p 6= the pool_ptr) $ throwError $ InvalidCapability 0; pool ← liftE $ get_asid_pool p; free_set ← returnOk\\n(- dom pool ∩ {x. x ≤ 2 ^ asid_low_bits - 1 ∧ ucast x + base 6= 0});\\nwhenE (free_set = {}) $ throwError DeleteFirst; offset ← liftE $ select_ext (λ_. free_asid_pool_select pool base) free_set; returnOk $ InvokeASIDPool $ Assign (ucast offset + base) p pd_cap_slot odE\\n| _ ⇒ throwError $ InvalidCapability 1 else throwError TruncatedMessage else throwError IllegalOperation\" ARM does not support additional interrupt control operations definition arch_decode_interrupt_control ::\\n\"data list ⇒ cap list ⇒ (arch_interrupt_control,\\'z::state_ext) se_monad\" where \"arch_decode_interrupt_control d cs ≡ throwError IllegalOperation\"', metadata={'Paragraph': '37 Decoding System Calls', 'Section': '37.2 Architecture Calls'}),\n",
       " Document(page_content='This definition decodes CNode invocations.  \\ndecode_cnode_invocation ::\\n\"data ⇒ data list ⇒ cap ⇒ cap list ⇒ (cnode_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_cnode_invocation label args cap excaps ≡ doE\\nunlessE (invocation_type label ∈ set [CNodeRevoke .e. CNodeSaveCaller]) $\\nthrowError IllegalOperation; whenE (length args < 2) (throwError TruncatedMessage);\\nindex ← returnOk $ data_to_cptr $ args ! 0; bits ← returnOk $ data_to_nat $ args ! 1; args ← returnOk $ drop 2 args; dest_slot ← lookup_target_slot cap index bits; if length args ≥ 2 ∧ length excaps > 0\\n∧ invocation_type label ∈ set [CNodeCopy .e. CNodeMutate] then doE\\nsrc_index ← returnOk $ data_to_cptr $ args ! 0; src_depth ← returnOk $ data_to_nat $ args ! 1; args ← returnOk $ drop 2 args; src_root_cap ← returnOk $ excaps ! 0; ensure_empty dest_slot; src_slot ←\\nlookup_source_slot src_root_cap src_index src_depth; src_cap ← liftE $ get_cap src_slot; whenE (src_cap = NullCap) $\\nthrowError $ FailedLookup True $ MissingCapability src_depth;\\n(rights, cap_data, is_move) ← case (invocation_type label, args) of\\n(CNodeCopy, rightsWord \\\\# _) ⇒ doE\\nrights ← returnOk $ data_to_rights $ rightsWord; returnOk $ (rights, None, False)\\nodE\\n| (CNodeMint, rightsWord \\\\# capData \\\\# _) ⇒ doE\\nrights ← returnOk $ data_to_rights $ rightsWord; returnOk $ (rights, Some capData, False)\\nodE\\n| (CNodeMove, _) ⇒ returnOk (all_rights, None, True)\\n| (CNodeMutate, capData \\\\# _) ⇒ returnOk (all_rights, Some capData, True)\\n| _ ⇒ throwError TruncatedMessage; src_cap ← returnOk $ mask_cap rights src_cap; new_cap ← (if is_move then returnOk else derive_cap src_slot) (case cap_data of Some w ⇒ update_cap_data is_move w src_cap | None ⇒ src_cap);\\nwhenE (new_cap = NullCap) $ throwError IllegalOperation; returnOk $ (if is_move then MoveCall else InsertCall) new_cap src_slot dest_slot odE\\nelse if invocation_type label = CNodeRevoke then returnOk $ RevokeCall dest_slot else if invocation_type label = CNodeDelete then returnOk $ DeleteCall dest_slot else if invocation_type label = CNodeSaveCaller then doE\\nensure_empty dest_slot; returnOk $ SaveCall dest_slot odE\\nelse if invocation_type label = CNodeRecycle then doE\\ncap ← liftE $ get_cap dest_slot; unlessE (has_recycle_rights cap) $ throwError IllegalOperation; returnOk $ RecycleCall dest_slot odE\\nelse if invocation_type label = CNodeRotate ∧ length args > 5\\n∧ length excaps > 1 then doE\\npivot_new_data ← returnOk $ args ! 0; pivot_index ← returnOk $ data_to_cptr $ args ! 1; pivot_depth ← returnOk $ data_to_nat $ args ! 2; src_new_data ← returnOk $ args ! 3; src_index ← returnOk $ data_to_cptr $ args ! 4; src_depth ← returnOk $ data_to_nat $ args ! 5; pivot_root_cap <- returnOk $ excaps ! 0; src_root_cap <- returnOk $ excaps ! 1; src_slot <- lookup_source_slot src_root_cap src_index src_depth; pivot_slot <- lookup_pivot_slot pivot_root_cap pivot_index pivot_depth; whenE (pivot_slot = src_slot ∨ pivot_slot = dest_slot) $\\nthrowError IllegalOperation; unlessE (src_slot = dest_slot) $ ensure_empty dest_slot; src_cap <- liftE $ get_cap src_slot; whenE (src_cap = NullCap) $\\nthrowError $ FailedLookup True $ MissingCapability src_depth; pivot_cap <- liftE $ get_cap pivot_slot; whenE (pivot_cap = NullCap) $\\nthrowError $ FailedLookup False $ MissingCapability pivot_depth; new_src_cap ← returnOk $ update_cap_data True src_new_data src_cap; new_pivot_cap ← returnOk $ update_cap_data True pivot_new_data pivot_cap; whenE (new_src_cap = NullCap) $ throwError IllegalOperation; whenE (new_pivot_cap = NullCap) $ throwError IllegalOperation; returnOk $ RotateCall new_src_cap new_pivot_cap src_slot pivot_slot dest_slot odE\\nelse throwError TruncatedMessage odE\"', metadata={'Paragraph': '37 Decoding System Calls', 'Section': '37.3 Cnode'}),\n",
       " Document(page_content='The definitions in this section decode invocations on TCBs. This definition checks whether the first argument is between the second and third.  \\ndefinition range_check :: \"word32 ⇒ word32 ⇒ word32 ⇒ (unit,\\'z::state_ext) se_monad\" where\\n\"range_check v min_v max_v ≡\\nunlessE (v ≥ min_v ∧ v ≤ max_v) $\\nthrowError $ RangeError min_v max_v\" definition decode_read_registers :: \"data list ⇒ cap ⇒ (tcb_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_read_registers data cap ≡ case data of flags\\\\#n\\\\#_ ⇒ doE\\nrange_check n 1 $ of_nat (length frameRegisters + length gpRegisters);\\np ← case cap of ThreadCap p ⇒ returnOk p; self ← liftE $ gets cur_thread; whenE (p = self) $ throwError IllegalOperation; returnOk $ ReadRegisters p (flags !! 0) n ARMNoExtraRegisters odE\\n| _ ⇒ throwError TruncatedMessage\" definition decode_copy_registers :: \"data list ⇒ cap ⇒ cap list ⇒ (tcb_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_copy_registers data cap extra_caps ≡ case data of flags\\\\#_ ⇒ doE\\nsuspend_source ← returnOk (flags !! 0); resume_target ← returnOk (flags !! 1); transfer_frame ← returnOk (flags !! 2); transfer_integer ← returnOk (flags !! 3);\\nwhenE (extra_caps = []) $ throwError TruncatedMessage; src_tcb ← (case extra_caps of ThreadCap p \\\\# _ ⇒ returnOk p 37 Decoding System Calls | _ ⇒ throwError $ InvalidCapability 1);\\np ← case cap of ThreadCap p ⇒ returnOk p; returnOk $ CopyRegisters p src_tcb suspend_source resume_target transfer_frame transfer_integer ARMNoExtraRegisters odE\\n| _ ⇒ throwError TruncatedMessage\" definition decode_write_registers :: \"data list ⇒ cap ⇒ (tcb_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_write_registers data cap ≡ case data of flags\\\\#n\\\\#values ⇒ doE\\nwhenE (length values < unat n) $ throwError TruncatedMessage; p ← case cap of ThreadCap p ⇒ returnOk p; self ← liftE $ gets cur_thread; whenE (p = self) $ throwError IllegalOperation; returnOk $ WriteRegisters p (flags !! 0)\\n(take (unat n) values) ARMNoExtraRegisters odE\\n| _ ⇒ throwError TruncatedMessage\" primrec tc_new_fault_ep :: \"tcb_invocation ⇒ cap_ref option\" where\\n\"tc_new_fault_ep (ThreadControl target slot faultep prio croot vroot buffer) = faultep\" primrec tc_new_priority :: \"tcb_invocation ⇒ word8 option\" where\\n\"tc_new_priority (ThreadControl target slot faultep prio croot vroot buffer) = prio\" primrec tc_new_croot :: \"tcb_invocation ⇒ (cap × cslot_ptr) option\" where\\n\"tc_new_croot (ThreadControl target slot faultep prio croot vroot buffer) = croot\" primrec tc_new_vroot :: \"tcb_invocation ⇒ (cap × cslot_ptr) option\" where\\n\"tc_new_vroot (ThreadControl target slot faultep prio croot vroot buffer) = vroot\" primrec tc_new_buffer :: \"tcb_invocation ⇒ (vspace_ref × (cap × cslot_ptr) option) option\" where\\n\"tc_new_buffer (ThreadControl target slot faultep prio croot vroot buffer) = buffer\" definition decode_set_priority :: \"data list ⇒ cap ⇒ cslot_ptr ⇒ (tcb_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_set_priority args cap slot ≡\\nif length args = 0 then throwError TruncatedMessage else doE\\ncur ← liftE $ gets cur_thread; OR_choice (decode_set_priority_error_choice (ucast $ args ! 0) cur)\\n(throwError IllegalOperation) (returnOk (ThreadControl (obj_ref_of cap) slot None\\n(Some (ucast $ args ! 0)) None None None))\\nodE\"\\ndefinition decode_set_ipc_buffer ::\\n\"data list ⇒ cap ⇒ cslot_ptr ⇒ (cap × cslot_ptr) list ⇒ (tcb_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_set_ipc_buffer args cap slot excs ≡ doE\\nwhenE (length args = 0) $ throwError TruncatedMessage; whenE (length excs = 0) $ throwError TruncatedMessage; buffer ← returnOk $ data_to_vref $ args ! 0;\\n(bcap, bslot) ← returnOk $ excs ! 0; newbuf ← if buffer = 0 then returnOk None else doE\\nbuffer_cap ← derive_cap bslot bcap; check_valid_ipc_buffer buffer buffer_cap; returnOk $ Some (buffer_cap, bslot)\\nodE;\\nreturnOk $\\nThreadControl (obj_ref_of cap) slot None None None None (Some (buffer, newbuf))\\nodE\"\\ndefinition decode_set_space\\n:: \"data list ⇒ cap ⇒ cslot_ptr ⇒ (cap × cslot_ptr) list ⇒ (tcb_invocation,\\'z::state_ext)\\nse_monad\" where\\n\"decode_set_space args cap slot excaps ≡ doE\\nwhenE (length args < 3 ∨ length excaps < 2) $ throwError TruncatedMessage; fault_ep ← returnOk $ args ! 0; croot_data ← returnOk $ args ! 1; vroot_data ← returnOk $ args ! 2; croot_arg ← returnOk $ excaps ! 0; vroot_arg ← returnOk $ excaps ! 1; can_chg_cr ← liftE $ liftM Not $ slot_cap_long_running_delete\\n$ get_tcb_ctable_ptr $ obj_ref_of cap; can_chg_vr ← liftE $ liftM Not $ slot_cap_long_running_delete\\n$ get_tcb_vtable_ptr $ obj_ref_of cap; unlessE (can_chg_cr ∧ can_chg_vr) $ throwError IllegalOperation; croot_cap ← returnOk $ fst croot_arg; croot_slot ← returnOk $ snd croot_arg; croot_cap\\' ← derive_cap croot_slot $\\n(if croot_data = 0 then id else update_cap_data False croot_data)\\ncroot_cap; unlessE (is_cnode_cap croot_cap\\') $ throwError IllegalOperation; croot ← returnOk (croot_cap\\', croot_slot);\\nvroot_cap ← returnOk $ fst vroot_arg; vroot_slot ← returnOk $ snd vroot_arg; vroot_cap\\' ← derive_cap vroot_slot $\\n(if vroot_data = 0 then id else update_cap_data False vroot_data)\\nvroot_cap; unlessE (is_valid_vtable_root vroot_cap\\') $ throwError IllegalOperation; 37 Decoding System Calls vroot ← returnOk (vroot_cap\\', vroot_slot);\\nreturnOk $ ThreadControl (obj_ref_of cap) slot (Some (to_bl fault_ep)) None\\n(Some croot) (Some vroot) None odE\"\\ndefinition decode_tcb_configure ::\\n\"data list ⇒ cap ⇒ cslot_ptr ⇒ (cap × cslot_ptr) list ⇒ (tcb_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_tcb_configure args cap slot extra_caps ≡ doE\\nwhenE (length args < 5) $ throwError TruncatedMessage; whenE (length extra_caps < 3) $ throwError TruncatedMessage; fault_ep ← returnOk $ args ! 0; prio ← returnOk $ args ! 1; croot_data ← returnOk $ args ! 2; vroot_data ← returnOk $ args ! 3; crootvroot ← returnOk $ take 2 extra_caps; buffer_cap ← returnOk $ extra_caps ! 2; buffer ← returnOk $ args ! 4; set_prio ← decode_set_priority [prio] cap slot; set_params ← decode_set_ipc_buffer [buffer] cap slot [buffer_cap]; set_space ← decode_set_space [fault_ep, croot_data, vroot_data] cap slot crootvroot; returnOk $ ThreadControl (obj_ref_of cap) slot (tc_new_fault_ep set_space)\\n(tc_new_priority set_prio)\\n(tc_new_croot set_space) (tc_new_vroot set_space)\\n(tc_new_buffer set_params)\\nodE\"\\ndefinition decode_tcb_invocation ::\\n\"data ⇒ data list ⇒ cap ⇒ cslot_ptr ⇒ (cap × cslot_ptr) list ⇒\\n(tcb_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_tcb_invocation label args cap slot excs ≡\\ncase invocation_type label of TCBReadRegisters ⇒ decode_read_registers args cap | TCBWriteRegisters ⇒ decode_write_registers args cap | TCBCopyRegisters ⇒ decode_copy_registers args cap $ map fst excs | TCBSuspend ⇒ returnOk $ Suspend $ obj_ref_of cap | TCBResume ⇒ returnOk $ Resume $ obj_ref_of cap | TCBConfigure ⇒ decode_tcb_configure args cap slot excs | TCBSetPriority ⇒ decode_set_priority args cap slot | TCBSetIPCBuffer ⇒ decode_set_ipc_buffer args cap slot excs | TCBSetSpace ⇒ decode_set_space args cap slot excs | _ ⇒ throwError IllegalOperation\"  \\ndecode_domain_invocation ::\\n\"data ⇒ data list ⇒ (cap × cslot_ptr) list ⇒\\n((obj_ref × domain), \\'z::state_ext) se_monad\" where\\n\"decode_domain_invocation label args excs ≡ doE\\nwhenE (invocation_type label 6= DomainSetSet) $ throwError IllegalOperation; domain ← (case args of x \\\\# xs ⇒ doE\\nwhenE (unat x ≥ num_domains) $ throwError $ InvalidArgument 0; returnOk (ucast x)\\nodE\\n| _ ⇒ throwError TruncatedMessage);\\nwhenE (length excs = 0) $ throwError TruncatedMessage; case (fst (hd excs)) of ThreadCap ptr ⇒ returnOk $ (ptr, domain)\\n| _ ⇒ throwError $ InvalidArgument 1 odE\"', metadata={'Paragraph': '37 Decoding System Calls', 'Section': '37.4 Threads'}),\n",
       " Document(page_content='The following two definitions decode system calls for the interrupt controller and interrupt handlers definition decode_irq_control_invocation :: \"data ⇒ data list ⇒ cslot_ptr ⇒ cap list\\n⇒ (irq_control_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_irq_control_invocation label args src_slot cps ≡\\n(if invocation_type label = IRQIssueIRQHandler then if length args ≥ 3 ∧ length cps ≥ 1 then let x = args ! 0; index = args ! 1; depth = args ! 2; cnode = cps ! 0; irqv = ucast x in doE\\nwhenE (x > ucast maxIRQ) $\\nthrowError (RangeError 0 (ucast maxIRQ));\\nirq_active ← liftE $ is_irq_active irqv; whenE irq_active $ throwError RevokeFirst; dest_slot ← lookup_target_slot cnode (data_to_cptr index) (unat depth);\\nensure_empty dest_slot; returnOk $ IRQControl irqv dest_slot src_slot odE\\nelse throwError TruncatedMessage else if invocation_type label = IRQInterruptControl then liftME InterruptControl\\n$ arch_decode_interrupt_control args cps else throwError IllegalOperation)\"\\ndefinition decode_irq_handler_invocation :: \"data ⇒ irq ⇒ (cap × cslot_ptr) list\\n⇒ (irq_handler_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_irq_handler_invocation label irq cps ≡\\nif invocation_type label = IRQAckIRQ\\nthen returnOk $ ACKIrq irq else if invocation_type label = IRQSetIRQHandler then if cps 6= []\\nthen let (cap, slot) = hd cps in if is_aep_cap cap ∧ AllowSend ∈ cap_rights cap then returnOk $ SetIRQHandler irq cap slot else throwError $ InvalidCapability 0 else throwError TruncatedMessage else if invocation_type label = IRQClearIRQHandler then returnOk $ ClearIRQHandler irq else throwError IllegalOperation\"', metadata={'Paragraph': '37 Decoding System Calls', 'Section': '37.5 Irq'}),\n",
       " Document(page_content='The definitions in this section deal with decoding invocations of untyped memory capabilities.  \\ndefinition arch_data_to_obj_type :: \"nat ⇒ aobject_type option\" where\\n\"arch_data_to_obj_type n ≡\\nif n = 0 then Some SmallPageObj else if n = 1 then Some LargePageObj else if n = 2 then Some SectionObj else if n = 3 then Some SuperSectionObj else if n = 4 then Some PageTableObj else if n = 5 then Some PageDirectoryObj else None\" definition data_to_obj_type :: \"data ⇒ (apiobject_type,\\'z::state_ext) se_monad\" where \"data_to_obj_type type ≡ doE\\nn ← returnOk $ data_to_nat type; if n = 0 then returnOk $ Untyped else if n = 1 then returnOk $ TCBObject else if n = 2 then returnOk $ EndpointObject else if n = 3 then returnOk $ AsyncEndpointObject else if n = 4 then returnOk $ CapTableObject else (case arch_data_to_obj_type (n - 5)\\nof Some tp ⇒ returnOk (ArchObject tp)\\n| None ⇒ throwError (InvalidArgument 0))\\nodE\"\\ndefinition get_free_ref :: \"obj_ref ⇒ nat ⇒ obj_ref\" where \"get_free_ref base free_index ≡ base + (of_nat free_index)\"\\ndefinition get_free_index :: \"obj_ref ⇒ obj_ref ⇒ nat\" where \"get_free_index base free ≡ unat $ (free - base)\"\\ndefinition decode_untyped_invocation ::\\n\"data ⇒ data list ⇒ cslot_ptr ⇒ cap ⇒ cap list ⇒ (untyped_invocation,\\'z::state_ext) se_monad\" where\\n\"decode_untyped_invocation label args slot cap excaps ≡ doE\\nunlessE (invocation_type label = UntypedRetype) $ throwError IllegalOperation; whenE (length args < 6) $ throwError TruncatedMessage; whenE (length excaps = 0) $ throwError TruncatedMessage; root_cap ← returnOk $ excaps ! 0; new_type ← data_to_obj_type (args!0); user_obj_size ← returnOk $ data_to_nat (args!1);\\nunlessE (user_obj_size < word_bits - 1)\\n$ throwError (RangeError 0 (of_nat word_bits - 2));\\nwhenE (new_type = CapTableObject ∧ user_obj_size = 0)\\n$ throwError (InvalidArgument 1);\\nwhenE (new_type = Untyped ∧ user_obj_size < 4)\\n$ throwError (InvalidArgument 1);\\nnode_index ← returnOk $ data_to_cptr (args!2); node_depth ← returnOk $ data_to_nat (args!3); node_cap ← if node_depth = 0 then returnOk root_cap else doE\\nnode_slot ← lookup_target_slot root_cap node_index node_depth; liftE $ get_cap node_slot odE;\\nif is_cnode_cap node_cap then returnOk ()\\nelse throwError $ FailedLookup False $ MissingCapability node_depth; node_offset ← returnOk $ data_to_nat (args ! 4);\\nnode_window ← returnOk $ data_to_nat (args ! 5);\\nradix_bits ← returnOk $ bits_of node_cap; node_size ← returnOk (2 ^ radix_bits); whenE (node_offset < 0 ∨ node_offset > node_size - 1) $\\nthrowError $ RangeError 0 (of_nat (node_size - 1));\\nwhenE (node_window < 1 ∨ node_window > 256) $ throwError $ RangeError 1 256; whenE (node_window < 1 ∨ node_window > node_size - node_offset) $\\nthrowError $ RangeError 1 (of_nat (node_size - node_offset));\\noref ← returnOk $ obj_ref_of node_cap; offsets ← returnOk $ map (nat_to_cref radix_bits)\\n[node_offset ..< node_offset + node_window];\\nslots ← returnOk $ map (λcref. (oref, cref)) offsets; mapME_x ensure_empty slots; free_index ← liftE $ const_on_failure (free_index_of cap) $ (doE\\nensure_no_children slot; returnOk 0 odE);\\nfree_ref ← returnOk ( get_free_ref (obj_ref_of cap) free_index); object_size ← returnOk ( obj_bits_api new_type user_obj_size); aligned_free_ref ← returnOk ( alignUp free_ref object_size); untyped_free_bytes ← returnOk (obj_size cap - of_nat (free_index));\\nmax_count ← returnOk ( untyped_free_bytes >> object_size);\\nwhenE (unat max_count < node_window) $\\nthrowError $ NotEnoughMemory $ untyped_free_bytes;\\n(ptr, block_size) ← case cap of UntypedCap p n f ⇒ returnOk (p,n)\\n| _ ⇒ fail; returnOk $ Retype slot ptr aligned_free_ref new_type user_obj_size slots odE\"', metadata={'Paragraph': '37 Decoding System Calls', 'Section': '37.6 Untyped'}),\n",
       " Document(page_content='This definition is the toplevel decoding definition; it dispatches to the above definitions, after checking, in some cases, whether the invocation is allowed.  \\ndefinition decode_invocation ::\\n\"data ⇒ data list ⇒ cap_ref ⇒ cslot_ptr ⇒ cap ⇒ (cap × cslot_ptr) list ⇒ (invocation,\\'z::state_ext)\\nse_monad\" where\\n\"decode_invocation label args cap_index slot cap excaps ≡\\ncase cap of EndpointCap ptr badge rights ⇒\\nif AllowSend ∈ rights then returnOk $ InvokeEndpoint ptr badge (AllowGrant ∈ rights)\\nelse throwError $ InvalidCapability 0 | AsyncEndpointCap ptr badge rights ⇒\\nif AllowSend ∈ rights then returnOk $ InvokeAsyncEndpoint ptr badge (if args = [] then 0 else hd args)\\nelse throwError $ InvalidCapability 0 | ReplyCap thread False ⇒\\nreturnOk $ InvokeReply thread slot | IRQControlCap ⇒\\nliftME InvokeIRQControl\\n$ decode_irq_control_invocation label args slot (map fst excaps)\\n| IRQHandlerCap irq ⇒\\nliftME InvokeIRQHandler\\n$ decode_irq_handler_invocation label irq excaps | ThreadCap ptr ⇒\\nliftME InvokeTCB $ decode_tcb_invocation label args cap slot excaps | DomainCap ⇒\\nliftME (split InvokeDomain) $ decode_domain_invocation label args excaps | CNodeCap ptr bits _ ⇒\\nliftME InvokeCNode $ decode_cnode_invocation label args cap (map fst excaps)\\n| UntypedCap ptr sz fi ⇒\\nliftME InvokeUntyped $ decode_untyped_invocation label args slot cap (map fst excaps)\\n| ArchObjectCap arch_cap ⇒\\nliftME InvokeArchObject $\\narch_decode_invocation label args cap_index slot arch_cap excaps | _ ⇒\\nthrowError $ InvalidCapability 0\" end', metadata={'Paragraph': '37 Decoding System Calls', 'Section': '37.7 Toplevel Invocation Decode.'}),\n",
       " Document(page_content='theory Init_A\\nimports Retype_A\\nbegin This is not a specification of true kernel initialisation. This theory describes a dummy initial state only, to show that the invariants and refinement relation are consistent.  \\ndefinition init_tcb_ptr :: word32 where\\n\"init_tcb_ptr = kernel_base + 0x2000\"  \\ninit_irq_node_ptr :: word32 where\\n\"init_irq_node_ptr = kernel_base + 0x3000\" definition init_globals_frame :: word32 where\\n\"init_globals_frame = kernel_base + 0x5000\" definition init_global_pd :: word32 where\\n\"init_global_pd = kernel_base + 0x60000\" definition\\n\"init_arch_state ≡ (| arm_globals_frame = init_globals_frame, arm_asid_table = empty, arm_hwasid_table = empty, arm_next_asid = 0, arm_asid_map = empty, arm_global_pd = init_global_pd, arm_global_pts = [],\\narm_kernel_vspace = λref.  \\nif ref ∈ {kernel_base .. kernel_base + mask 20}\\nthen ArmVSpaceKernelWindow else ArmVSpaceInvalidRegion |)\"  \\nempty_context :: user_context where\\n\"empty_context ≡ λ_. 0\" definition\\n[simp]:\\n\"global_pd ≡ (λ_. InvalidPDE)( ucast (kernel_base >> 20) := SectionPDE (addrFromPPtr kernel_base)\\n{} 0 {})\"  \\n\"init_kheap ≡ (λx. if ∃ irq :: irq. init_irq_node_ptr + (ucast irq << cte_level_bits) = x then Some (CNode 0 (empty_cnode 0)) else None)\\n(idle_thread_ptr 7→ TCB (| 38 An Initial Kernel State tcb_ctable = NullCap, tcb_vtable = NullCap, tcb_reply = NullCap, tcb_caller = NullCap, tcb_ipcframe = NullCap, tcb_state = IdleThreadState, tcb_fault_handler = replicate word_bits False, tcb_ipc_buffer = 0, tcb_context = empty_context, tcb_fault = None |), init_globals_frame 7→ ArchObj (DataPage ARMSmallPage), init_global_pd 7→ ArchObj (PageDirectory global_pd)\\n)\"\\ndefinition\\n\"init_cdt ≡ empty\" definition\\n\"init_ioc ≡\\nλ(a,b). (∃ obj. init_kheap a = Some obj ∧\\n(∃ cap. cap_of obj b = Some cap ∧ cap 6= cap.NullCap))\"\\ndefinition\\n\"init_A_st ≡ (| kheap = init_kheap, cdt = init_cdt, is_original_cap = init_ioc, cur_thread = idle_thread_ptr, idle_thread = idle_thread_ptr, machine_state = init_machine_state, interrupt_irq_node = λirq. init_irq_node_ptr + (ucast irq << cte_level_bits), interrupt_states = λ_. Structures_A.IRQInactive, arch_state = init_arch_state, exst = ext_init |)\"\\nend', metadata={'Paragraph': '38 An Initial Kernel State'}),\n",
       " Document(page_content='theory Syscall_A\\nimports\\n\"../design/Event_H\" Decode_A\\nInit_A\\nbegin This theory defines the entry point to the kernel, call_kernel, which is called by the assembly stubs after switching into kernel mode and saving registers. There are five kinds of events that end up in a switch to kernel mode. These events are described by the enumerated type event, defined in chapter 9.  \\nOne of the five events is an actual system call by the user, the other four are related to faults and interrupts. There are seven different kinds of user system calls, described by the enumerated type syscall, also defined in chapter 9. The call_kernel function delegates the event-specific behaviour to handle_event which in turn further dispatches to system-call specific handler functions.  \\nIn particular, two of the system calls, namely SysSend and SysCall, correspond to a method invocation on capabilities. They are handled in the handle_invocation operation, which is made up of three phases: first checking if the caller has the capabilities to perform the operation, then decoding the arguments received from the user (using the decode_invocation operation), and finally actually performing the invocation (using the perform_invocation). These three phases are wrapped into a more generic syscall framework function described below.', metadata={'Paragraph': '39 System Calls'}),\n",
       " Document(page_content='The syscall operation generically describes the usual execution of system calls in three phases, where the first phase may result in a fault, the second phase may result in an error and the third phase may be interrupted. The first two phases are used for argument decoding and checking. The last phase commits and executes the system call.  \\nThe syscall operation has five arguments:\\n- the first operation m_fault to execute, that may result in a fault; - the fault handler h_fault to execute if the first operation resulted in a fault; - the second operation m_error to execute (if no fault occured in the first operation); this second operation may result in an error;\\n- the error handler h_error to execute if the second operation resulted in an error;\\n- the third and last operation h_error to execute (if no error occured in the second operation);\\nthis operation may be interrupted.  \\ndefinition syscall :: \"(\\'a,\\'z::state_ext) f_monad\\n⇒ (fault ⇒ (\\'c,\\'z::state_ext) s_monad) ⇒ (\\'a ⇒ (\\'b,\\'z::state_ext) se_monad) ⇒ (syscall_error ⇒ (\\'c,\\'z::state_ext) s_monad)\\n⇒ (\\'b ⇒ (\\'c,\\'z::state_ext) p_monad) ⇒ (\\'c,\\'z::state_ext) p_monad\" where\\n\"syscall m_fault h_fault m_error h_error m_finalise ≡ doE\\nr_fault ← without_preemption $ m_fault; case r_fault of Inl f ⇒ without_preemption $ h_fault f | Inr a ⇒ doE\\nr_error ← without_preemption $ m_error a; case r_error of Inl e ⇒ without_preemption $ h_error e | Inr b ⇒ m_finalise b odE\\nodE\"', metadata={'Paragraph': '39 System Calls', 'Section': '39.1 Generic System Call Structure'}),\n",
       " Document(page_content='The kernel user can perform seven kinds of system calls, described by the enumerated type syscall, defined in section 39.1. These seven system calls can be categorised into two broad families: sending messages and receiving messages, the two main services provided by the kernel.  \\nThe usual case for sending messages (Send event) consists of the user sending a message to an object, without expecting any answer. The sender is blocked until the receiver is waiting to receive. In case the receiver is not trusted, an explicit non-blocking send operation can be used (NBSend event). If a reply is requested from the receiver, the Call operation can be used (Call event). The Call operation will automatically provide a Reply capability to the receiver. All three sending operations are handled by the handle_invocation operation, which takes two boolean arguments, one to indicate if a reply is requested and the other to indicate if the send is blocking or not.  \\nThe other direction is the reception of messages. This is done by performing a Wait operation on an endpoint kernel object. The receiver is then blocked until a sender performs a Send operation on the endpoint object, resulting in a message transfer between the sender and the receiver. The receiver may also perform a Reply operation (Reply event) in response to a Call, which is always non-blocking.  \\nWhen the receiver is a user-level server, it generally runs a loop waiting for messages. On handling a received message, the server will send a reply and then return to waiting. To avoid excessive switching between user and kernel mode, the kernel provides a ReplyWait operation, which is simply a Reply followed by Wait.  \\nFinally, the last event, Yield, enables the user to donate its remaining timeslice.  \\nThe invocation is made up of three phases. The first phase corresponds to a lookup of capabilities to check that the invocation is valid. This phase can result in a fault if a given CSpace address is invalid (see the function resolve_address_bits). The second phase is the decoding of the arguments given by the user. This is handled by the decode_invocation operation. This operation can result in an error if, for example, the number of arguments is less than required by the operation, or if some argument capability has the wrong type. Finally, the actual invocation is performed, using the perform_invocation function. Note that this last phase is preemptable.  \\nfun perform_invocation :: \"bool ⇒ bool ⇒ invocation ⇒ (data list,\\'z::state_ext) p_monad\" where\\n\"perform_invocation block call (InvokeUntyped i) =\\ndoE\\nwithout_preemption $ invoke_untyped i; returnOk []\\nodE\"\\n| \"perform_invocation block call (InvokeEndpoint ep badge canGrant) =\\n(without_preemption $ do thread ← gets cur_thread; send_ipc block call badge canGrant thread ep; return []\\n| \"perform_invocation block call (InvokeAsyncEndpoint ep badge message) =\\ndoE\\nwithout_preemption $ send_async_ipc ep badge message; returnOk []\\nodE\"\\n| \"perform_invocation block call (InvokeTCB i) = invoke_tcb i\" | \"perform_invocation block call (InvokeDomain tptr d) = invoke_domain tptr d\" | \"perform_invocation block call (InvokeReply thread slot) =\\nliftE (do sender ← gets cur_thread; do_reply_transfer sender thread slot; return []\\nod)\"\\n| \"perform_invocation block call (InvokeCNode i) =\\ndoE\\ninvoke_cnode i; returnOk []\\nodE\"\\n| \"perform_invocation block call (InvokeIRQControl i) =\\ndoE\\ninvoke_irq_control i; returnOk []\\nodE\"\\n| \"perform_invocation block call (InvokeIRQHandler i) =\\ndoE\\nliftE $ invoke_irq_handler i; returnOk []\\nodE\"\\n| \"perform_invocation block call (InvokeArchObject i) =\\narch_perform_invocation i\" definition handle_invocation :: \"bool ⇒ bool ⇒ (unit,\\'z::state_ext) p_monad\" where\\n\"handle_invocation calling blocking ≡ doE\\nthread ← liftE $ gets cur_thread; info ← without_preemption $ get_message_info thread; ptr ← without_preemption $ liftM data_to_cptr $\\nas_user thread $ get_register cap_register; syscall\\n(doE\\n(cap, slot) ← cap_fault_on_failure (of_bl ptr) False $\\nlookup_cap_and_slot thread ptr; buffer ← liftE $ lookup_ipc_buffer False thread; extracaps ← lookup_extra_caps thread buffer info; returnOk (slot, cap, extracaps, buffer)\\nodE)\\n(λfault. when blocking $ handle_fault thread fault)\\n(λ(slot,cap,extracaps,buffer). doE\\nargs ← liftE $ get_mrs thread buffer info; decode_invocation (mi_label info) args ptr slot cap extracaps odE)\\n(λerr. when calling $\\nreply_from_kernel thread $ msg_from_syscall_error err)\\n(λoper. doE\\nwithout_preemption $ set_thread_state thread Restart; reply ← perform_invocation blocking calling oper; without_preemption $ do state ← get_thread_state thread; case state of Restart ⇒ do when calling $\\nreply_from_kernel thread (0, reply);\\nset_thread_state thread Running od | _ ⇒ return ()\\nod odE)\\nodE\"\\ndefinition handle_yield :: \"(unit,\\'z::state_ext) s_monad\" where\\n\"handle_yield ≡ do thread ← gets cur_thread; do_extended_op (tcb_sched_action (tcb_sched_dequeue) thread);\\ndo_extended_op (tcb_sched_action (tcb_sched_append) thread);\\ndo_extended_op (reschedule_required)\\nod\" definition handle_send :: \"bool ⇒ (unit,\\'z::state_ext) p_monad\" where \"handle_send bl ≡ handle_invocation False bl\" definition handle_call :: \"(unit,\\'z::state_ext) p_monad\" where\\n\"handle_call ≡ handle_invocation True True\" definition delete_caller_cap :: \"obj_ref ⇒ (unit,\\'z::state_ext) s_monad\" where\\n\"delete_caller_cap t ≡ cap_delete_one (t, tcb_cnode_index 3)\"\\ndefinition handle_wait :: \"(unit,\\'z::state_ext) s_monad\" where\\n\"handle_wait ≡ do thread ← gets cur_thread; delete_caller_cap thread; ep_cptr ← liftM data_to_cptr $ as_user thread $\\nget_register cap_register;\\n(cap_fault_on_failure (of_bl ep_cptr) True $ doE\\nep_cap ← lookup_cap thread ep_cptr; let flt = (throwError $ MissingCapability 0) in case ep_cap of EndpointCap ref badge rights ⇒\\n(if AllowRecv ∈ rights then liftE $ receive_ipc thread ep_cap else flt)\\n| AsyncEndpointCap ref badge rights ⇒\\n(if AllowRecv ∈ rights then liftE $ receive_async_ipc thread ep_cap else flt)\\n| _ ⇒ flt odE)\\n<catch> handle_fault thread od\" definition handle_reply :: \"(unit,\\'z::state_ext) s_monad\" where\\n\"handle_reply ≡ do thread ← gets cur_thread; caller_cap ← get_cap (thread, tcb_cnode_index 3);\\ncase caller_cap of ReplyCap caller False ⇒ do_reply_transfer thread caller (thread, tcb_cnode_index 3)\\n| NullCap ⇒ return () | _ ⇒ fail od\"', metadata={'Paragraph': '39 System Calls', 'Section': '39.2 System Call Entry Point'}),\n",
       " Document(page_content='fun handle_event :: \"event ⇒ (unit,\\'z::state_ext) p_monad\" where\\n\"handle_event (SyscallEvent call) =\\n(case call of SysSend ⇒ handle_send True | SysNBSend ⇒ handle_send False | SysCall ⇒ handle_call | SysWait ⇒ without_preemption handle_wait | SysYield ⇒ without_preemption handle_yield | SysReply ⇒ without_preemption handle_reply | SysReplyWait ⇒ without_preemption $ do handle_reply; handle_wait od)\"\\n| \"handle_event (UnknownSyscall n) = (without_preemption $ do thread ← gets cur_thread; handle_fault thread $ UnknownSyscallException $ of_nat n; return ()\\nod)\"\\n| \"handle_event (UserLevelFault w1 w2) = (without_preemption $ do thread ← gets cur_thread; handle_fault thread $ UserException w1 (w2 && mask 29);\\nreturn ()\\nod)\"\\n| \"handle_event Interrupt = (without_preemption $ do 39 System Calls active ← do_machine_op getActiveIRQ;\\ncase active of Some irq ⇒ handle_interrupt irq | None ⇒ return ()\\nod)\"\\n| \"handle_event (VMFaultEvent fault_type) = (without_preemption $ do thread ← gets cur_thread; handle_vm_fault thread fault_type <catch> handle_fault thread; return ()\\nod)\"', metadata={'Paragraph': '39 System Calls', 'Section': '39.3 Top-Level Event Handling'}),\n",
       " Document(page_content='This function is the main kernel entry point. The main event loop of the kernel handles events, handles a potential preemption interrupt, schedules and switches back to the active thread.  \\ndefinition call_kernel :: \"event ⇒ (unit,\\'z::state_ext_sched) s_monad\" where\\n\"call_kernel ev ≡ do handle_event ev <handle>\\n(λ_. without_preemption $ do irq ← do_machine_op getActiveIRQ;\\nwhen (irq 6= None) $ handle_interrupt (the irq)\\nod);\\nschedule; activate_thread od\" end', metadata={'Paragraph': '39 System Calls', 'Section': '39.4 Kernel Entry Point'}),\n",
       " Document(page_content=\"| aep, async ep,   | Asynchronous Communication Endpoint. A kernel object in seL4 for                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |\\n|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| AsyncEndpoint    | asynchronous message passing.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |\\n| asid, asid pool  | Address Space Identifier. ASIDs are associated with page directories (PDs) and define the virtual address space of a thread. Multiple threads may be in the same address space. Since ARM hardware supports only 255 different ASIDs, seL4 on ARM supports the concept of virtual ASIDs that are mapped to hardware ASIDS managed in a two-level structure. The user manages only the second level of this structure: the asid pool. An asid pool can be seen as a set of virtual ASIDs that can be connected to and disconnected from page directories. |\\n| badge            | A badge is a piece of extra information stored in an endpoint capability. It can be used by applications to identify caps previously handed out to clients.                                                                                                                                                                                                                                                                                                                                                                                              |\\n| cap, capability  | The main access control concept in seL4. A capability conceptually is a reference to a kernel object together with a set of access rights. Most seL4 capabilities store additional bits of information. Some of this additional information may be exposed to the user, but the bulk of it is kernel-internal book-keeping information. Capabilities are stored in CNodes and TCBs.                                                                                                                                                                      |\\n| cdt              | Capability Derivation Tree. A kernel-internal data structure that tracks the child/parent relationship between capabilities. Capabilities to new objects are children of the Untyped capability the object was created from. Capabilities can also be copied; in this case the user may specify if the operation should produce children or siblings of the source capability. The revoke operation will delete all children of the invoked capability.                                                                                                  |\\n| cnode            | Capability Node. Kernel-controlled storage that holds capabilities. Capability nodes can be created in different sizes and be shared between CSpaces. CNodes can be pointed to by capabilities themselves.                                                                                                                                                                                                                                                                                                                                               |\\n| cspace           | A directed graph of CNodes. The CSpace of a thread defines the set of capabilities it has access to. The root of the graph is the CNode capability in the CSpace slot of the thread. The edges of the graph are the CNode capabilities residing in the CNodes spanned by this root.                                                                                                                                                                                                                                                                      |\\n| cptr             | Capability Pointer. A user-level reference to a capability, relative to a specified root CNode or the thread's CSpace root. In this specification, a user-level capability pointer is a sequence of bits that define a path in the CSpace graph that should end in a capability slot. The kernel resolves user-level capability pointers into capability slot pointers (cslot ptr).                                                                                                                                                                      |\\n| cslot ptr        | Capability Slot Pointer. A kernel-internal reference to a capability. It identifies the kernel object the capability resides in as well as the location (slot) of the capability inside this object.                                                                                                                                                                                                                                                                                                                                                     |  \\n| 40 Glossary ep   | Endpoint. Without further qualifier refers to a synchronous communications (IPC) endpoint in seL4.                                                                                                                                                                                                                                                                                                                                                                        |\\n|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| guard            | Guard of a CNode capability. From the user's perspetive the CSpace of a thread is organised as a guardedage table. The kernel will resolve user capability pointers into internal capability slot pointers. The guard of one link/edge in the CSpace graph defines a sequence of bits that will be stripped from the user-level capability pointer before resolving resumes at the next CNode.                                                                            |\\n| ipc              | Inter Process Communication. In seL4: sending short messages between threads. The kernel supports both synchronous and asynchronous message passing. To communicate via IPC in seL4, the receiver listens at an endpoint object and the sender sends to the same endpoint object.                                                                                                                                                                                         |\\n| kheap            | Kernel Heap. This is not an actual C heap in the sense that it supports malloc and free. Rather, it is the kernel virtual memory view of physical memory in the machine.                                                                                                                                                                                                                                                                                                  |\\n| pd               | Page Directory. The first level of an ARM virtual memory page table. A page directory can be seen as an array of page directory entries (PDEs).                                                                                                                                                                                                                                                                                                                           |\\n| pde              | Page Directory Entry. One entry in the page directory. It either is invalid, contains a translation to a frame, or a translation to a second level page table.                                                                                                                                                                                                                                                                                                            |\\n| pt               | Page Table. The second level of an ARM virtual memory page table. It can be seen as an array of page table entries.                                                                                                                                                                                                                                                                                                                                                       |\\n| pte              | Page Table Entry. One entry of a second level ARM page table. It is either invalid or contains a translation to a frame.                                                                                                                                                                                                                                                                                                                                                  |\\n| replycap         | Reply Capability. Reply capabilities are created automatically in the receiver of a Call IPC. The reply capability points back to the sender of the call and can be used to send a reply efficiently without having to explicitly set up a return channel. Reply capabilities can be invoked only once. Internally, reply capabilities are created as copies of so-called Master Reply Capabilities that are always present in the master reply slot of the sender's TCB. |\\n| tcb              | Thread Control Block. The kernel object that stores management data for threads, such as the thread's CSpace, VSpace, thread state, or user registers.                                                                                                                                                                                                                                                                                                                    |\\n| thread           | The CPU execution abstraction of seL4.                                                                                                                                                                                                                                                                                                                                                                                                                                    |\\n| vm               | Virtual Memory. The concept of translating virutal memory addresses to physical frames. SeL4 uses the MMU (Memory Management Unit) to provide controlled virtual memory mechanisms to the user, to protect kernel data and code from users, and to enforce separation between users (if set up correctly).                                                                                                                                                                |\\n| vspace           | In analogy to CSpace, the virtual memory space of a thread. In the ARM case, the VSpace of a thread is defined by its top-level page directory and that page directory's ASID.                                                                                                                                                                                                                                                                                            |  \\n222 zombie Zombie Capability. This capability is not accessible to the user. It stores continuation information for the preemtable capability delete operation.\", metadata={'Paragraph': '40 Glossary'})]"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "sections"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_1581351/3456571189.py:26: DeprecationWarning: write_transaction has been renamed to execute_write\n",
      "  session.write_transaction(add_query_and_rel, query, sub_query)\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "from neo4j import GraphDatabase\n",
    "import PyPDF2\n",
    "\n",
    "# 从环境变量加载Neo4j连接信息\n",
    "NEO4J_URI = os.getenv(\"NEO4J_URI\", \"bolt://localhost:7687\")\n",
    "NEO4J_USERNAME = os.getenv(\"NEO4J_USERNAME\", \"neo4j\")\n",
    "NEO4J_PASSWORD = os.getenv(\"NEO4J_PASSWORD\", \"neo4jneo4j\")\n",
    "\n",
    "# 创建Neo4j驱动\n",
    "driver = GraphDatabase.driver(NEO4J_URI, auth=(NEO4J_USERNAME, NEO4J_PASSWORD))\n",
    "\n",
    "def write_queries_to_neo4j(query, valid_queries):\n",
    "    def add_query_and_rel(tx, query, sub_query):\n",
    "        tx.run(\"\"\"\n",
    "            MERGE (q:Query {name: $query})\n",
    "            MERGE (sq:Query {name: $sub_query})\n",
    "            MERGE (q)-[:SPECIFY]->(sq)\n",
    "            \"\"\", parameters={\"query\": query, \"sub_query\": sub_query})\n",
    "    \n",
    "    with driver.session() as session:\n",
    "        for sub_query in valid_queries:\n",
    "            # 跳过自己指向自己\n",
    "            if query == sub_query:\n",
    "                continue\n",
    "            session.write_transaction(add_query_and_rel, query, sub_query)\n",
    "\n",
    "def extract_pdf_toc_and_insert_to_neo4j(pdf_path, max_level=3):\n",
    "    with open(pdf_path, 'rb') as file:\n",
    "        reader = PyPDF2.PdfReader(file)\n",
    "        toc = reader.outline\n",
    "        \n",
    "        def parse_and_insert(toc, parent=\"seL4\", level=0):\n",
    "            if level >= max_level:\n",
    "                return\n",
    "            \n",
    "            current_level_titles = []\n",
    "            excluded_titles = [\"Introduction\", \"Glossary\",\"The seL4 Microkernel\",\"Kernel Services\",\"Capability-based Access Control\",\"Kernel Objects\",\"Kernel Memory Allocation\",\"Summary\",\"Theory Dependencies\"]\n",
    "            \n",
    "            for item in toc:\n",
    "                if isinstance(item, list):\n",
    "                    # 递归处理子目录，前提是当前层级还没达到最大层级\n",
    "                    parse_and_insert(item, current_level_titles[-1] if current_level_titles else parent, level + 1)\n",
    "                else:\n",
    "                    title = item.title\n",
    "                    # 跳过排除的标题及其子标题\n",
    "                    if any(excluded in title for excluded in excluded_titles):\n",
    "                        continue\n",
    "                    current_level_titles.append(title)\n",
    "                    # 将当前标题与父级标题插入Neo4j\n",
    "                    write_queries_to_neo4j(parent, [title])\n",
    "            \n",
    "        parse_and_insert(toc)\n",
    "\n",
    "\n",
    "pdf_path = '/home/zhuxy/OSAutoFormalizer/KGConstruct/db/Abstract Formal Specification of the seL4ARMv6 API.pdf'\n",
    "extract_pdf_toc_and_insert_to_neo4j(pdf_path, max_level=5)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "from neo4j import GraphDatabase\n",
    "\n",
    "# 从环境变量加载Neo4j连接信息\n",
    "NEO4J_URI = os.getenv(\"NEO4J_URI\", \"bolt://localhost:7687\")\n",
    "NEO4J_USERNAME = os.getenv(\"NEO4J_USERNAME\", \"neo4j\")\n",
    "NEO4J_PASSWORD = os.getenv(\"NEO4J_PASSWORD\", \"neo4jneo4j\")\n",
    "NEO4J_DATABASE = os.getenv(\"NEO4J_DATABASE\", \"seL4\")\n",
    "\n",
    "# 创建Neo4j驱动\n",
    "driver = GraphDatabase.driver(NEO4J_URI, auth=(NEO4J_USERNAME, NEO4J_PASSWORD))\n",
    "\n",
    "def write_queries_to_neo4j(query, valid_queries):\n",
    "    def add_query_and_rel(tx, query, sub_query):\n",
    "        tx.run(\"\"\"\n",
    "            MERGE (q:Query {name: $query})\n",
    "            MERGE (sq:Query {name: $sub_query})\n",
    "            MERGE (q)-[:SPECIFY]->(sq)\n",
    "            \"\"\", parameters={\"query\": query, \"sub_query\": sub_query})\n",
    "    \n",
    "    with driver.session() as session:\n",
    "        for sub_query in valid_queries:\n",
    "            # 跳过自己指向自己\n",
    "            if query == sub_query:\n",
    "                continue\n",
    "            session.write_transaction(add_query_and_rel, query, sub_query)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "capDL =  [\n",
    "    'Asid_D',\n",
    "    'CNode_D',\n",
    "    'CSpace_D',\n",
    "    'Decode_D',\n",
    "    'Endpoint_D',\n",
    "    'Intents_D',\n",
    "    'Interrupt_D',\n",
    "    'Invocations_D',\n",
    "    'KHeap_D',\n",
    "    'Monads_D',\n",
    "    'PageTable_D',\n",
    "    'PageTableUnmap_D',\n",
    "    'Schedule_D',\n",
    "    'Syscall_D',\n",
    "    'Tcb_D',\n",
    "    'Types_D',\n",
    "    'Untyped_D'\n",
    "]\n",
    "with open('./cleaned_output3_unique.jsonl','r') as f:\n",
    "    lines = f.readlines()\n",
    "    for line in lines:\n",
    "        data = json.loads(line)\n",
    "        if data['title'] in capDL:\n",
    "            with open('test.jsonl', 'a') as f:\n",
    "                f.write(line)\n",
    "        else:\n",
    "            with open('train.jsonl', 'a') as f:\n",
    "                f.write(line)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from langchain.text_splitter import MarkdownHeaderTextSplitter, CharacterTextSplitter\n",
    "from langchain.memory import ConversationBufferMemory\n",
    "from langchain.chains import ConversationChain\n",
    "from langchain.prompts import PromptTemplate\n",
    "from langchain_community.chat_models import ChatOllama\n",
    "from langchain.schema import Document\n",
    "import glob\n",
    "\n",
    "local_llm = \"llama3.1:70b\"\n",
    "\n",
    "# LLM\n",
    "llm = ChatOllama(model=local_llm, temperature=0.8, num_ctx=12288)\n",
    "\n",
    "# 用于存储所有的 content\n",
    "all_contents = []\n",
    "\n",
    "file_paths = glob.glob(\"./md2/*.md\")\n",
    "\n",
    "for file_path in file_paths:\n",
    "    # 读取Markdown文件内容\n",
    "    with open(file_path, 'r', encoding='utf-8') as file:\n",
    "        markdown_text = file.read()\n",
    "\n",
    "    # 创建MarkdownHeaderTextSplitter实例，并指定分割级别\n",
    "    splitter = MarkdownHeaderTextSplitter(headers_to_split_on=[\n",
    "        (\"#\", \"Paragraph\"),\n",
    "        (\"##\", \"Section\")\n",
    "    ])\n",
    "\n",
    "    # 使用split_text方法对Markdown内容进行分割\n",
    "    sections = splitter.split_text(markdown_text)\n",
    "\n",
    "    for section in sections:\n",
    "        section_title = section.metadata.get(\"Section\", \"\")\n",
    "        paragraph_title = section.metadata.get(\"Paragraph\", \"\")\n",
    "\n",
    "        # 为每个section创建新的ConversationBufferMemory\n",
    "        memory = ConversationBufferMemory()\n",
    "        conversation = ConversationChain(\n",
    "            llm=llm,\n",
    "            memory=memory\n",
    "        )\n",
    "\n",
    "        # 使用 CharacterTextSplitter 对 section 进一步分割\n",
    "        char_splitter = CharacterTextSplitter(chunk_size=1200)\n",
    "        contents = char_splitter.split_text(section.page_content)\n",
    "\n",
    "        for idx, content in enumerate(contents):\n",
    "            # 第一轮对话，包含系统提示信息和段落/章节信息\n",
    "            if idx == 0:\n",
    "                summary_prompt = f\"You are a helpful assistant in summarizing Operating System documentation. \" \\\n",
    "                                 f\"Please summarize the following context in concise language with up to 10 sentences. Please answer with the summary only, no introductory or concluding statements.\" \\\n",
    "                                 f\"Context: {paragraph_title} {section_title}\\n{content}\"\n",
    "            else:\n",
    "                summary_prompt = f\"Context: {content}\"\n",
    "\n",
    "            # 使用 ConversationChain 生成摘要\n",
    "            summary = conversation.run(summary_prompt)\n",
    "\n",
    "            # 创建 Document 对象，包含摘要和原始内容\n",
    "            document = Document(\n",
    "                page_content=summary,\n",
    "                metadata={\"content\":content ,\"section\":section_title,\"paragraph\":paragraph_title}\n",
    "            )\n",
    "\n",
    "            # 将 Document 添加到 all_contents 列表中\n",
    "            all_contents.append(document)\n",
    "\n",
    "            print(f\"Summary: {summary}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "\n",
    "# 将 all_contents 转换为 JSONL 格式并写入到文件\n",
    "with open('./documents.jsonl', 'a', encoding='utf-8') as f:\n",
    "    for doc in all_contents:\n",
    "        # 将 Document 对象转换为字典\n",
    "        doc_dict = {\n",
    "            \"summary\": doc.page_content,\n",
    "            \"metadata\": doc.metadata\n",
    "        }\n",
    "        # 将字典转换为 JSON 字符串，并写入到文件，每个对象占一行\n",
    "        f.write(json.dumps(doc_dict) + '\\n')\n",
    "\n",
    "print(\"JSONL 文件已生成。\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import glob\n",
    "from langchain_community.document_loaders import PDFMinerLoader\n",
    "from langchain.text_splitter import CharacterTextSplitter\n",
    "from langchain_community.vectorstores import Chroma\n",
    "\n",
    "file_paths = glob.glob(\"./information-security/*.pdf\")\n",
    "\n",
    "\n",
    "# 初始化一个列表来存储所有文件的分块内容\n",
    "all_chunks = []\n",
    "\n",
    "# 遍历每个PDF文件路径\n",
    "for file_path in file_paths:\n",
    "    print(file_path)\n",
    "    # 创建PDFMinerLoader对象\n",
    "    loader = PDFMinerLoader(file_path, concatenate_pages=True)\n",
    "    \n",
    "    # 加载PDF文件内容\n",
    "    data = loader.load()\n",
    "    \n",
    "    # 创建CharacterTextSplitter对象\n",
    "    text_splitter = CharacterTextSplitter(chunk_size=800)\n",
    "    \n",
    "    # 分割加载的文档内容\n",
    "    chunks = text_splitter.split_documents(data)\n",
    "    \n",
    "    # 将分割的内容添加到总列表中\n",
    "    all_chunks.extend(chunks)\n",
    "\n",
    "vectordb = Chroma.from_documents(\n",
    "    documents=all_chunks,\n",
    "    collection_name='seL4_4',\n",
    "    embedding=hf,\n",
    "    persist_directory=\"../vectordb\"\n",
    ")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "OSAF",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
