V1 7
FL f:/pt8611/xilinx/fpga_version/v5_debug/period_dual_count_synthesis/dual_count_toplevel.vhd 2005/07/19.12:51:43
EN work/DUAL_COUNT_TOPLEVEL \
      FL f:/pt8611/xilinx/fpga_version/v5_debug/period_dual_count_synthesis/dual_count_toplevel.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED \
      PH unisim/VCOMPONENTS
AR work/DUAL_COUNT_TOPLEVEL/BEHAVIORAL \
      FL f:/pt8611/xilinx/fpga_version/v5_debug/period_dual_count_synthesis/dual_count_toplevel.vhd \
      EN work/DUAL_COUNT_TOPLEVEL CP PERIOD_DUAL_COUNT
FL f:/pt8611/xilinx/fpga_version/v5_debug/period_dual_count_synthesis/period_dual_count.vhd 2005/07/19.12:42:15
EN work/PERIOD_DUAL_COUNT \
      FL f:/pt8611/xilinx/fpga_version/v5_debug/period_dual_count_synthesis/period_dual_count.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED \
      PH unisim/VCOMPONENTS
AR work/PERIOD_DUAL_COUNT/BEHAVIORAL \
      FL f:/pt8611/xilinx/fpga_version/v5_debug/period_dual_count_synthesis/period_dual_count.vhd \
      EN work/PERIOD_DUAL_COUNT
