# do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/ignacio/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/ignacio/Projects/gitProjects/famaf/arqComputador/practico1 {/home/ignacio/Projects/gitProjects/famaf/arqComputador/practico1/signext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:44 on Aug 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ignacio/Projects/gitProjects/famaf/arqComputador/practico1" /home/ignacio/Projects/gitProjects/famaf/arqComputador/practico1/signext.sv 
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# End time: 16:52:44 on Aug 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/ignacio/Projects/gitProjects/famaf/arqComputador/practico1 {/home/ignacio/Projects/gitProjects/famaf/arqComputador/practico1/signext_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:44 on Aug 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ignacio/Projects/gitProjects/famaf/arqComputador/practico1" /home/ignacio/Projects/gitProjects/famaf/arqComputador/practico1/signext_tb.sv 
# -- Compiling module signext_tb
# 
# Top level modules:
# 	signext_tb
# End time: 16:52:44 on Aug 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  signext_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" signext_tb 
# Start time: 16:52:44 on Aug 28,2022
# Loading sv_std.std
# Loading work.signext_tb
# Loading work.signext
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 16:53:16 on Aug 28,2022, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
