// Seed: 2771931296
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2
);
  assign id_4 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 (
    output tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    input uwire id_7,
    input wor id_8
);
endmodule
macromodule module_3 (
    output uwire id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4
);
  assign id_0 = 1;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
