{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622014483414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622014483414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 19:34:43 2021 " "Processing started: Wed May 26 19:34:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622014483414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622014483414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622014483414 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622014483799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maindiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mainDiagram " "Found entity 1: mainDiagram" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/mainDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014483903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014483903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behavior " "Found design unit 1: lfsr-behavior" {  } { { "VHDL FIles/lfsr.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/lfsr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484308 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "VHDL FIles/lfsr.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/lfsr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484315 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display-BEHAVIOUR " "Found design unit 1: text_display-BEHAVIOUR" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484318 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display " "Found entity 1: text_display" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484319 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/main_menu_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/main_menu_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_menu_display-BEHAVIOUR " "Found design unit 1: main_menu_display-BEHAVIOUR" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/main_menu_text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484322 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_menu_display " "Found entity 1: main_menu_display" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/main_menu_text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lives_display_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lives_display_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives_display-BEHAVIOUR " "Found design unit 1: lives_display-BEHAVIOUR" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/lives_display_text.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484325 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives_display " "Found entity 1: lives_display" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/lives_display_text.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_over_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/game_over_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_over_display-BEHAVIOUR " "Found design unit 1: game_over_display-BEHAVIOUR" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/game_over_text2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484328 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_over_display " "Found entity 1: game_over_display" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/game_over_text2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484331 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484334 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bigbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bigbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 box-behavior " "Found design unit 1: box-behavior" {  } { { "VHDL FIles/bigBox.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bigBox.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484335 ""} { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "VHDL FIles/bigBox.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bigBox.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcdtosegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcdtosegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdToSegment-beh " "Found design unit 1: bcdToSegment-beh" {  } { { "VHDL FIles/bcdToSegment.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bcdToSegment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484339 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdToSegment " "Found entity 1: bcdToSegment" {  } { { "VHDL FIles/bcdToSegment.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bcdToSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "VHDL FIles/ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484343 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "VHDL FIles/ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484347 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_mode_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/game_mode_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_mode_display-BEHAVIOUR " "Found design unit 1: game_mode_display-BEHAVIOUR" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/game_mode_text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484350 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_mode_display " "Found entity 1: game_mode_display" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/game_mode_text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/levels_text_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/levels_text_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 levels_display-BEHAVIOUR " "Found design unit 1: levels_display-BEHAVIOUR" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/levels_text_display.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484352 ""} { "Info" "ISGN_ENTITY_NAME" "1 levels_display " "Found entity 1: levels_display" {  } { { "VHDL FIles/levels_text_display.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/levels_text_display.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainDiagram " "Elaborating entity \"mainDiagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622014484416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst1\"" {  } { { "mainDiagram.bdf" "inst1" { Schematic "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/mainDiagram.bdf" { { 936 2294 2518 1112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst6 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst6\"" {  } { { "mainDiagram.bdf" "inst6" { Schematic "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/mainDiagram.bdf" { { 616 1494 1870 808 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst6\|altpll:altpll_component\"" {  } { { "VHDL FIles/altpll0.vhd" "altpll_component" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst6\|altpll:altpll_component\"" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622014484470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst6\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484471 ""}  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1622014484471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622014484580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622014484580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst\"" {  } { { "mainDiagram.bdf" "inst" { Schematic "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/mainDiagram.bdf" { { 920 1622 1878 1192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622014484586 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1XLeft bouncy_ball.vhd(66) " "VHDL Signal Declaration warning at bouncy_ball.vhd(66): used explicit default value for signal \"pipe1XLeft\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1622014484590 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1XRight bouncy_ball.vhd(67) " "VHDL Signal Declaration warning at bouncy_ball.vhd(67): used explicit default value for signal \"pipe1XRight\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1622014484592 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2XLeft bouncy_ball.vhd(68) " "VHDL Signal Declaration warning at bouncy_ball.vhd(68): used explicit default value for signal \"pipe2XLeft\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1622014484593 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2XRight bouncy_ball.vhd(69) " "VHDL Signal Declaration warning at bouncy_ball.vhd(69): used explicit default value for signal \"pipe2XRight\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1622014484593 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rand_num_variable1 bouncy_ball.vhd(87) " "VHDL Signal Declaration warning at bouncy_ball.vhd(87): used explicit default value for signal \"rand_num_variable1\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1622014484594 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rand_num_variable2 bouncy_ball.vhd(91) " "VHDL Signal Declaration warning at bouncy_ball.vhd(91): used explicit default value for signal \"rand_num_variable2\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1622014484594 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484601 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainmenuText bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"mainmenuText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484601 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(178) " "VHDL Process Statement warning at bouncy_ball.vhd(178): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484601 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(179) " "VHDL Process Statement warning at bouncy_ball.vhd(179): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484601 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(182) " "VHDL Process Statement warning at bouncy_ball.vhd(182): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484601 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bouncy_ball.vhd(182) " "VHDL Process Statement warning at bouncy_ball.vhd(182): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484601 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(183) " "VHDL Process Statement warning at bouncy_ball.vhd(183): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484601 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainmenuText bouncy_ball.vhd(183) " "VHDL Process Statement warning at bouncy_ball.vhd(183): signal \"mainmenuText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(184) " "VHDL Process Statement warning at bouncy_ball.vhd(184): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(185) " "VHDL Process Statement warning at bouncy_ball.vhd(185): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(189) " "VHDL Process Statement warning at bouncy_ball.vhd(189): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bouncy_ball.vhd(189) " "VHDL Process Statement warning at bouncy_ball.vhd(189): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(190) " "VHDL Process Statement warning at bouncy_ball.vhd(190): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameModeText bouncy_ball.vhd(190) " "VHDL Process Statement warning at bouncy_ball.vhd(190): signal \"gameModeText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(191) " "VHDL Process Statement warning at bouncy_ball.vhd(191): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(192) " "VHDL Process Statement warning at bouncy_ball.vhd(192): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(196) " "VHDL Process Statement warning at bouncy_ball.vhd(196): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484602 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(197) " "VHDL Process Statement warning at bouncy_ball.vhd(197): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484603 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(197) " "VHDL Process Statement warning at bouncy_ball.vhd(197): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484603 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(197) " "VHDL Process Statement warning at bouncy_ball.vhd(197): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(197) " "VHDL Process Statement warning at bouncy_ball.vhd(197): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(197) " "VHDL Process Statement warning at bouncy_ball.vhd(197): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(198) " "VHDL Process Statement warning at bouncy_ball.vhd(198): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(198) " "VHDL Process Statement warning at bouncy_ball.vhd(198): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(198) " "VHDL Process Statement warning at bouncy_ball.vhd(198): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(198) " "VHDL Process Statement warning at bouncy_ball.vhd(198): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(198) " "VHDL Process Statement warning at bouncy_ball.vhd(198): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(199) " "VHDL Process Statement warning at bouncy_ball.vhd(199): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(199) " "VHDL Process Statement warning at bouncy_ball.vhd(199): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(199) " "VHDL Process Statement warning at bouncy_ball.vhd(199): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484604 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(199) " "VHDL Process Statement warning at bouncy_ball.vhd(199): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(199) " "VHDL Process Statement warning at bouncy_ball.vhd(199): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(203) " "VHDL Process Statement warning at bouncy_ball.vhd(203): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(204) " "VHDL Process Statement warning at bouncy_ball.vhd(204): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(204) " "VHDL Process Statement warning at bouncy_ball.vhd(204): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(204) " "VHDL Process Statement warning at bouncy_ball.vhd(204): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(204) " "VHDL Process Statement warning at bouncy_ball.vhd(204): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(204) " "VHDL Process Statement warning at bouncy_ball.vhd(204): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(205) " "VHDL Process Statement warning at bouncy_ball.vhd(205): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(205) " "VHDL Process Statement warning at bouncy_ball.vhd(205): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484605 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(205) " "VHDL Process Statement warning at bouncy_ball.vhd(205): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(205) " "VHDL Process Statement warning at bouncy_ball.vhd(205): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(205) " "VHDL Process Statement warning at bouncy_ball.vhd(205): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "derpyBird bouncy_ball.vhd(206) " "VHDL Process Statement warning at bouncy_ball.vhd(206): signal \"derpyBird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(206) " "VHDL Process Statement warning at bouncy_ball.vhd(206): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(206) " "VHDL Process Statement warning at bouncy_ball.vhd(206): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(206) " "VHDL Process Statement warning at bouncy_ball.vhd(206): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(206) " "VHDL Process Statement warning at bouncy_ball.vhd(206): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(210) " "VHDL Process Statement warning at bouncy_ball.vhd(210): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(211) " "VHDL Process Statement warning at bouncy_ball.vhd(211): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484606 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(212) " "VHDL Process Statement warning at bouncy_ball.vhd(212): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484607 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverText bouncy_ball.vhd(212) " "VHDL Process Statement warning at bouncy_ball.vhd(212): signal \"gameOverText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484607 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(213) " "VHDL Process Statement warning at bouncy_ball.vhd(213): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484607 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(214) " "VHDL Process Statement warning at bouncy_ball.vhd(214): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622014484607 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gameOver bouncy_ball.vhd(170) " "VHDL Process Statement warning at bouncy_ball.vhd(170): inferring latch(es) for signal or variable \"gameOver\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 170 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622014484622 "|mainDiagram|bouncy_ball:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mouseReset bouncy_ball.vhd(402) " "Can't infer register for \"mouseReset\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484642 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[0\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[0\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484642 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[1\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[1\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484646 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[2\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[2\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484646 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[3\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[3\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484646 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[4\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[4\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484646 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[5\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[5\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484646 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[6\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[6\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484646 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[7\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[7\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484646 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[8\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[8\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484646 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ball_y_motion\[9\] bouncy_ball.vhd(402) " "Can't infer register for \"ball_y_motion\[9\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484647 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ones_score\[0\] bouncy_ball.vhd(402) " "Can't infer register for \"ones_score\[0\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484647 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ones_score\[1\] bouncy_ball.vhd(402) " "Can't infer register for \"ones_score\[1\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484647 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ones_score\[2\] bouncy_ball.vhd(402) " "Can't infer register for \"ones_score\[2\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484647 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ones_score\[3\] bouncy_ball.vhd(402) " "Can't infer register for \"ones_score\[3\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484648 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ones_score\[4\] bouncy_ball.vhd(402) " "Can't infer register for \"ones_score\[4\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484648 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ones_score\[5\] bouncy_ball.vhd(402) " "Can't infer register for \"ones_score\[5\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484648 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "pipe2_x_pos\[0\] bouncy_ball.vhd(402) " "Can't infer register for \"pipe2_x_pos\[0\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484648 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "pipe2_x_pos\[1\] bouncy_ball.vhd(402) " "Can't infer register for \"pipe2_x_pos\[1\]\" at bouncy_ball.vhd(402) because it does not hold its value outside the clock edge" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/VHDL FIles/bouncy_ball.vhd" 402 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1622014484648 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "bouncy_ball:inst " "Can't elaborate user hierarchy \"bouncy_ball:inst\"" {  } { { "mainDiagram.bdf" "inst" { Schematic "C:/Users/krith/Documents/University/Year 3/COMPSYS 305/Mini-project/Project Files/mainDiagram.bdf" { { 920 1622 1878 1192 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622014484677 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 62 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622014484866 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 26 19:34:44 2021 " "Processing ended: Wed May 26 19:34:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622014484866 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622014484866 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622014484866 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622014484866 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 62 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 62 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622014485510 ""}
