{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@91:101@HdlIdDef", "\n  wire                                  adc_rst_s;\n  wire                                  dma_waddr_rel_t_s;\n  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;\n  wire                                  dma_wready_s;\n  wire                                  dma_rd_s;\n  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;\n\n  // write interface\n\n  assign adc_wovf = 1'd0;\n"], "Clone Blocks": [["hdl/library/util_adcfifo/util_adcfifo.v@90:100", "  // internal signals\n\n  wire                                  adc_rst_s;\n  wire                                  dma_waddr_rel_t_s;\n  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;\n  wire                                  dma_wready_s;\n  wire                                  dma_rd_s;\n  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;\n\n  // write interface\n\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@88:98", "  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n\n  // internal signals\n\n  wire                                  adc_rst_s;\n  wire                                  dma_waddr_rel_t_s;\n  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;\n  wire                                  dma_wready_s;\n  wire                                  dma_rd_s;\n  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;\n\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@88:98", "  wire                            axi_raddr_rel_t_s;\n  wire    [DMA_ADDRESS_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDRESS_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;\n\n  // write interface\n\n  always @(posedge axi_clk) begin\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@89:99", "  wire    [DMA_ADDRESS_WIDTH-1:0]    axi_waddr_s;\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDRESS_WIDTH-1:0]    dma_waddr_rel_s;\n  wire                            dma_wready_s;\n  wire                            dma_rd_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;\n\n  // write interface\n\n  always @(posedge axi_clk) begin\n    if (axi_drst == 1'b1) begin\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@87:97", "  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n\n  // internal signals\n\n  wire                                  adc_rst_s;\n  wire                                  dma_waddr_rel_t_s;\n  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;\n  wire                                  dma_wready_s;\n  wire                                  dma_rd_s;\n  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@89:99", "\n  // internal signals\n\n  wire                                  adc_rst_s;\n  wire                                  dma_waddr_rel_t_s;\n  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;\n  wire                                  dma_wready_s;\n  wire                                  dma_rd_s;\n  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;\n\n  // write interface\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@92:102", "  wire                                  adc_rst_s;\n  wire                                  dma_waddr_rel_t_s;\n  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;\n  wire                                  dma_wready_s;\n  wire                                  dma_rd_s;\n  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;\n\n  // write interface\n\n  assign adc_wovf = 1'd0;\n\n"]], "Diff Content": {"Delete": [[96, "  wire                                  dma_rd_s;\n"]], "Add": []}}