Fitter report for SoC
Wed Aug 31 10:16:35 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Output Pin Default Load For Reported TCO
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Aug 31 10:16:35 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; SoC                                             ;
; Top-level Entity Name              ; SoC                                             ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 5,376 / 33,216 ( 16 % )                         ;
;     Total combinational functions  ; 5,145 / 33,216 ( 15 % )                         ;
;     Dedicated logic registers      ; 2,387 / 33,216 ( 7 % )                          ;
; Total registers                    ; 2456                                            ;
; Total pins                         ; 86 / 475 ( 18 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 60,416 / 483,840 ( 12 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Settings                                                                ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : EP2C35F672C6
Default Value : 

Option        : Minimum Core Junction Temperature
Setting       : 0
Default Value : 

Option        : Maximum Core Junction Temperature
Setting       : 85
Default Value : 

Option        : Fit Attempts to Skip
Setting       : 0
Default Value : 0.0

Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Auto Merge PLLs
Setting       : On
Default Value : On

Option        : Ignore PLL Mode When Merging PLLs
Setting       : Off
Default Value : Off

Option        : Router Timing Optimization Level
Setting       : Normal
Default Value : Normal

Option        : Placement Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Router Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Always Enable Input Buffers
Setting       : Off
Default Value : Off

Option        : Optimize Hold Timing
Setting       : IO Paths and Minimum TPD Paths
Default Value : IO Paths and Minimum TPD Paths

Option        : Optimize Multi-Corner Timing
Setting       : On
Default Value : On

Option        : PowerPlay Power Optimization
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing for ECOs
Setting       : Off
Default Value : Off

Option        : Regenerate full fit report during ECO compiles
Setting       : Off
Default Value : Off

Option        : Optimize IOC Register Placement for Timing
Setting       : Normal
Default Value : Normal

Option        : Limit to One Fitting Attempt
Setting       : Off
Default Value : Off

Option        : Final Placement Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Aggressive Routability Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Initial Placement Seed
Setting       : 1
Default Value : 1

Option        : PCI I/O
Setting       : Off
Default Value : Off

Option        : Weak Pull-Up Resistor
Setting       : Off
Default Value : Off

Option        : Enable Bus-Hold Circuitry
Setting       : Off
Default Value : Off

Option        : Auto Global Memory Control Signals
Setting       : Off
Default Value : Off

Option        : Auto Packed Registers
Setting       : Auto
Default Value : Auto

Option        : Auto Delay Chains
Setting       : On
Default Value : On

Option        : Auto Delay Chains for High Fanout Input Pins
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Performance
Setting       : Off
Default Value : Off

Option        : Perform Register Duplication for Performance
Setting       : Off
Default Value : Off

Option        : Perform Logic to Memory Mapping for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Register Retiming for Performance
Setting       : Off
Default Value : Off

Option        : Perform Asynchronous Signal Pipelining
Setting       : Off
Default Value : Off

Option        : Fitter Effort
Setting       : Auto Fit
Default Value : Auto Fit

Option        : Physical Synthesis Effort Level
Setting       : Normal
Default Value : Normal

Option        : Auto Global Clock
Setting       : On
Default Value : On

Option        : Auto Global Register Control Signals
Setting       : On
Default Value : On

Option        : Force Fitter to Avoid Periphery Placement Warnings
Setting       : Off
Default Value : Off
+--------------------------------------------------------------------------------+



Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                   ;
+--------------------------------------------------------------------------------+
Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_data[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|q_b[0]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_data[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|q_b[1]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_data[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|q_b[2]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_data[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|q_b[3]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_data[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|q_b[4]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_data[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|q_b[5]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_data[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|q_b[6]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_data[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|q_b[7]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : gpio_1[0]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_tx:the_qsys_system_esp8266_tx|txd
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : gpio_1[1]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_tx:the_qsys_system_esp8266_tx|txd
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[0]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[1]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[2]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[3]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[4]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[5]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[6]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[7]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[8]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[9]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[10]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_addr[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_addr[11]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_bank[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_ba_0
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_bank[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_ba_1
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_we_n
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[0]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_cmd[0]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[0]
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_cas_n
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[1]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_cmd[1]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[1]
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_ras_n
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[2]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_cmd[2]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[2]
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_cs_n
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_cmd[3]
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[0]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[0]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[0]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[1]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[1]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[1]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[2]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[2]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[2]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[3]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[3]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[3]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[4]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[4]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[4]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[5]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[5]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[5]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[6]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[6]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[6]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[7]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[7]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[7]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[8]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[8]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[8]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[9]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[9]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[9]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[10]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[10]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[10]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[11]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[11]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[11]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[12]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[12]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[12]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[13]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[13]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[13]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[14]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[14]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[14]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[15]
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_data[15]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|m_data[15]~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|m_dqm[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_ldqm
Destination Port      : DATAIN
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[0]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_1
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_1
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[1]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_1
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_2
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_2
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[2]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_2
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_3
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_3
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[3]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_3
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_4
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_4
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[4]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_4
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_5
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_5
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[5]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_5
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_6
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_6
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[6]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_6
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_7
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_7
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[7]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_7
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_8
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_8
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[8]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_8
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_9
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_9
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[9]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_9
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_10
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_10
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[10]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_10
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_11
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_11
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[11]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_11
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_12
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_12
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[12]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_12
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_13
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_13
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[13]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_13
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_14
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_14
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[14]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_14
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_15
Destination Port      : REGOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|oe~_Duplicate_15
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[15]
Destination Port      : OE
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[0]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[1]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[2]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[3]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[4]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[5]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[6]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[7]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[8]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[9]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[10]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[11]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[12]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[13]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[14]
Destination Port      : COMBOUT
Destination Port Name : 

Node                  : qsys_system:system|qsys_system_sdram:sdram|za_data[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : REGOUT
Node Port Name        : 
Destination Node      : dram_dq[15]
Destination Port      : COMBOUT
Destination Port Name : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Ignored Assignments                                                            ;
+--------------------------------------------------------------------------------+
Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_ADCDAT
Ignored Value  : PIN_B5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_ADCLRCK
Ignored Value  : PIN_C5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_BCLK
Ignored Value  : PIN_B4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_DACDAT
Ignored Value  : PIN_A4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_DACLRCK
Ignored Value  : PIN_C6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_XCK
Ignored Value  : PIN_A5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : CLOCK_27
Ignored Value  : PIN_D13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_CLK
Ignored Value  : PIN_B24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_CMD
Ignored Value  : PIN_A21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_CS_N
Ignored Value  : PIN_A23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[0]
Ignored Value  : PIN_D17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[10]
Ignored Value  : PIN_C19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[11]
Ignored Value  : PIN_D19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[12]
Ignored Value  : PIN_B19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[13]
Ignored Value  : PIN_A19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[14]
Ignored Value  : PIN_E18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[15]
Ignored Value  : PIN_D18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[1]
Ignored Value  : PIN_C17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[2]
Ignored Value  : PIN_B18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[3]
Ignored Value  : PIN_A18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[4]
Ignored Value  : PIN_B17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[5]
Ignored Value  : PIN_A17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[6]
Ignored Value  : PIN_B16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[7]
Ignored Value  : PIN_B15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[8]
Ignored Value  : PIN_B20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_DATA[9]
Ignored Value  : PIN_A20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_INT
Ignored Value  : PIN_B21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_RD_N
Ignored Value  : PIN_A22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_RST_N
Ignored Value  : PIN_B23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET_WR_N
Ignored Value  : PIN_B22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EXT_CLOCK
Ignored Value  : PIN_P26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[0]
Ignored Value  : PIN_AC18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[10]
Ignored Value  : PIN_AE17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[11]
Ignored Value  : PIN_AF17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[12]
Ignored Value  : PIN_W16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[13]
Ignored Value  : PIN_W15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[14]
Ignored Value  : PIN_AC16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[15]
Ignored Value  : PIN_AD16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[16]
Ignored Value  : PIN_AE16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[17]
Ignored Value  : PIN_AC15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[18]
Ignored Value  : PIN_AB15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[19]
Ignored Value  : PIN_AA15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[1]
Ignored Value  : PIN_AB18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[20]
Ignored Value  : PIN_Y15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[21]
Ignored Value  : PIN_Y14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[2]
Ignored Value  : PIN_AE19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[3]
Ignored Value  : PIN_AF19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[4]
Ignored Value  : PIN_AE18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[5]
Ignored Value  : PIN_AF18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[6]
Ignored Value  : PIN_Y16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[7]
Ignored Value  : PIN_AA16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[8]
Ignored Value  : PIN_AD17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[9]
Ignored Value  : PIN_AC17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_CE_N
Ignored Value  : PIN_V17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[0]
Ignored Value  : PIN_AD19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[1]
Ignored Value  : PIN_AC19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[2]
Ignored Value  : PIN_AF20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[3]
Ignored Value  : PIN_AE20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[4]
Ignored Value  : PIN_AB20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[5]
Ignored Value  : PIN_AC20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[6]
Ignored Value  : PIN_AF21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[7]
Ignored Value  : PIN_AE21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_OE_N
Ignored Value  : PIN_W17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_RST_N
Ignored Value  : PIN_AA18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_WE_N
Ignored Value  : PIN_AA17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[0]
Ignored Value  : PIN_D25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[10]
Ignored Value  : PIN_N18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[11]
Ignored Value  : PIN_P18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[12]
Ignored Value  : PIN_G23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[13]
Ignored Value  : PIN_G24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[14]
Ignored Value  : PIN_K22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[15]
Ignored Value  : PIN_G25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[16]
Ignored Value  : PIN_H23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[17]
Ignored Value  : PIN_H24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[18]
Ignored Value  : PIN_J23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[19]
Ignored Value  : PIN_J24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[1]
Ignored Value  : PIN_J22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[20]
Ignored Value  : PIN_H25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[21]
Ignored Value  : PIN_H26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[22]
Ignored Value  : PIN_H19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[23]
Ignored Value  : PIN_K18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[24]
Ignored Value  : PIN_K19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[25]
Ignored Value  : PIN_K21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[26]
Ignored Value  : PIN_K23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[27]
Ignored Value  : PIN_K24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[28]
Ignored Value  : PIN_L21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[29]
Ignored Value  : PIN_L20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[2]
Ignored Value  : PIN_E26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[30]
Ignored Value  : PIN_J25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[31]
Ignored Value  : PIN_J26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[32]
Ignored Value  : PIN_L23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[33]
Ignored Value  : PIN_L24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[34]
Ignored Value  : PIN_L25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[35]
Ignored Value  : PIN_L19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[3]
Ignored Value  : PIN_E25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[4]
Ignored Value  : PIN_F24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[5]
Ignored Value  : PIN_F23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[6]
Ignored Value  : PIN_J21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[7]
Ignored Value  : PIN_J20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[8]
Ignored Value  : PIN_F25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[9]
Ignored Value  : PIN_F26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[10]
Ignored Value  : PIN_N24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[11]
Ignored Value  : PIN_P24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[12]
Ignored Value  : PIN_R25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[13]
Ignored Value  : PIN_R24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[14]
Ignored Value  : PIN_R20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[15]
Ignored Value  : PIN_T22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[16]
Ignored Value  : PIN_T23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[17]
Ignored Value  : PIN_T24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[18]
Ignored Value  : PIN_T25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[19]
Ignored Value  : PIN_T18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[20]
Ignored Value  : PIN_T21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[21]
Ignored Value  : PIN_T20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[22]
Ignored Value  : PIN_U26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[23]
Ignored Value  : PIN_U25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[24]
Ignored Value  : PIN_U23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[25]
Ignored Value  : PIN_U24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[26]
Ignored Value  : PIN_R19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[27]
Ignored Value  : PIN_T19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[28]
Ignored Value  : PIN_U20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[29]
Ignored Value  : PIN_U21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[2]
Ignored Value  : PIN_M22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[30]
Ignored Value  : PIN_V26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[31]
Ignored Value  : PIN_V25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[32]
Ignored Value  : PIN_V24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[33]
Ignored Value  : PIN_V23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[34]
Ignored Value  : PIN_W25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[35]
Ignored Value  : PIN_W23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[3]
Ignored Value  : PIN_M23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[4]
Ignored Value  : PIN_M19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[5]
Ignored Value  : PIN_M20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[6]
Ignored Value  : PIN_N20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[7]
Ignored Value  : PIN_M21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[8]
Ignored Value  : PIN_M24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[9]
Ignored Value  : PIN_M25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[0]
Ignored Value  : PIN_AF10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[1]
Ignored Value  : PIN_AB12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[2]
Ignored Value  : PIN_AC12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[3]
Ignored Value  : PIN_AD11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[4]
Ignored Value  : PIN_AE11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[5]
Ignored Value  : PIN_V14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[6]
Ignored Value  : PIN_V13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[0]
Ignored Value  : PIN_V20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[1]
Ignored Value  : PIN_V21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[2]
Ignored Value  : PIN_W21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[3]
Ignored Value  : PIN_Y22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[4]
Ignored Value  : PIN_AA24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[5]
Ignored Value  : PIN_AA23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[6]
Ignored Value  : PIN_AB24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[0]
Ignored Value  : PIN_AB23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[1]
Ignored Value  : PIN_V22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[2]
Ignored Value  : PIN_AC25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[3]
Ignored Value  : PIN_AC26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[4]
Ignored Value  : PIN_AB26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[5]
Ignored Value  : PIN_AB25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[6]
Ignored Value  : PIN_Y24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[0]
Ignored Value  : PIN_Y23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[1]
Ignored Value  : PIN_AA25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[2]
Ignored Value  : PIN_AA26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[3]
Ignored Value  : PIN_Y26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[4]
Ignored Value  : PIN_Y25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[5]
Ignored Value  : PIN_U22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[6]
Ignored Value  : PIN_W24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[0]
Ignored Value  : PIN_U9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[1]
Ignored Value  : PIN_U1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[2]
Ignored Value  : PIN_U2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[3]
Ignored Value  : PIN_T4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[4]
Ignored Value  : PIN_R7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[5]
Ignored Value  : PIN_R6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[6]
Ignored Value  : PIN_T3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[0]
Ignored Value  : PIN_T2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[1]
Ignored Value  : PIN_P6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[2]
Ignored Value  : PIN_P7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[3]
Ignored Value  : PIN_T9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[4]
Ignored Value  : PIN_R5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[5]
Ignored Value  : PIN_R4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[6]
Ignored Value  : PIN_R3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[0]
Ignored Value  : PIN_R2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[1]
Ignored Value  : PIN_P4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[2]
Ignored Value  : PIN_P3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[3]
Ignored Value  : PIN_M2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[4]
Ignored Value  : PIN_M3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[5]
Ignored Value  : PIN_M5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[6]
Ignored Value  : PIN_M4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[0]
Ignored Value  : PIN_L3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[1]
Ignored Value  : PIN_L2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[2]
Ignored Value  : PIN_L9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[3]
Ignored Value  : PIN_L6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[4]
Ignored Value  : PIN_L7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[5]
Ignored Value  : PIN_P9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[6]
Ignored Value  : PIN_N9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : I2C_SCLK
Ignored Value  : PIN_A6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : I2C_SDAT
Ignored Value  : PIN_B6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : IRDA_RXD
Ignored Value  : PIN_AE25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : IRDA_TXD
Ignored Value  : PIN_AE24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[0]
Ignored Value  : PIN_G26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[1]
Ignored Value  : PIN_N23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[2]
Ignored Value  : PIN_P23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[3]
Ignored Value  : PIN_W26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_BLON
Ignored Value  : PIN_K2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[0]
Ignored Value  : PIN_J1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[1]
Ignored Value  : PIN_J2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[2]
Ignored Value  : PIN_H1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[3]
Ignored Value  : PIN_H2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[4]
Ignored Value  : PIN_J4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[5]
Ignored Value  : PIN_J3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[6]
Ignored Value  : PIN_H4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[7]
Ignored Value  : PIN_H3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_EN
Ignored Value  : PIN_K3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_ON
Ignored Value  : PIN_L4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_RS
Ignored Value  : PIN_K1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_RW
Ignored Value  : PIN_K4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_ADDR[0]
Ignored Value  : PIN_K7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_ADDR[1]
Ignored Value  : PIN_F2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_CS_N
Ignored Value  : PIN_F1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DACK0_N
Ignored Value  : PIN_C2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DACK1_N
Ignored Value  : PIN_B2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[0]
Ignored Value  : PIN_F4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[10]
Ignored Value  : PIN_K6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[11]
Ignored Value  : PIN_K5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[12]
Ignored Value  : PIN_G4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[13]
Ignored Value  : PIN_G3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[14]
Ignored Value  : PIN_J6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[15]
Ignored Value  : PIN_K8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[1]
Ignored Value  : PIN_D2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[2]
Ignored Value  : PIN_D1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[3]
Ignored Value  : PIN_F7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[4]
Ignored Value  : PIN_J5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[5]
Ignored Value  : PIN_J8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[6]
Ignored Value  : PIN_J7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[7]
Ignored Value  : PIN_H6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[8]
Ignored Value  : PIN_E2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[9]
Ignored Value  : PIN_E1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DREQ0
Ignored Value  : PIN_F6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DREQ1
Ignored Value  : PIN_E5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_FSPEED
Ignored Value  : PIN_F3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_INT0
Ignored Value  : PIN_B3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_INT1
Ignored Value  : PIN_C3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_LSPEED
Ignored Value  : PIN_G6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_RD_N
Ignored Value  : PIN_G2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_RST_N
Ignored Value  : PIN_G5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_WR_N
Ignored Value  : PIN_G1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_CLK
Ignored Value  : PIN_D26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_DAT
Ignored Value  : PIN_C24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_CLK
Ignored Value  : PIN_AD25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_CMD
Ignored Value  : PIN_Y21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT
Ignored Value  : PIN_AD24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT3
Ignored Value  : PIN_AC23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[0]
Ignored Value  : PIN_AE4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[10]
Ignored Value  : PIN_V10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[11]
Ignored Value  : PIN_V9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[12]
Ignored Value  : PIN_AC7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[13]
Ignored Value  : PIN_W8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[14]
Ignored Value  : PIN_W10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[15]
Ignored Value  : PIN_Y10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[16]
Ignored Value  : PIN_AB8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[17]
Ignored Value  : PIN_AC8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[1]
Ignored Value  : PIN_AF4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[2]
Ignored Value  : PIN_AC5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[3]
Ignored Value  : PIN_AC6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[4]
Ignored Value  : PIN_AD4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[5]
Ignored Value  : PIN_AD5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[6]
Ignored Value  : PIN_AE5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[7]
Ignored Value  : PIN_AF5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[8]
Ignored Value  : PIN_AD6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[9]
Ignored Value  : PIN_AD7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_CE_N
Ignored Value  : PIN_AC11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[0]
Ignored Value  : PIN_AD8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[10]
Ignored Value  : PIN_AE8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[11]
Ignored Value  : PIN_AF8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[12]
Ignored Value  : PIN_W11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[13]
Ignored Value  : PIN_W12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[14]
Ignored Value  : PIN_AC9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[15]
Ignored Value  : PIN_AC10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[1]
Ignored Value  : PIN_AE6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[2]
Ignored Value  : PIN_AF6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[3]
Ignored Value  : PIN_AA9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[4]
Ignored Value  : PIN_AA10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[5]
Ignored Value  : PIN_AB10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[6]
Ignored Value  : PIN_AA11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[7]
Ignored Value  : PIN_Y11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[8]
Ignored Value  : PIN_AE7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[9]
Ignored Value  : PIN_AF7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_LB_N
Ignored Value  : PIN_AE9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_OE_N
Ignored Value  : PIN_AD10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_UB_N
Ignored Value  : PIN_AF9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_WE_N
Ignored Value  : PIN_AE10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TCK
Ignored Value  : PIN_D14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TCS
Ignored Value  : PIN_A14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TDI
Ignored Value  : PIN_B14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TDO
Ignored Value  : PIN_F14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[0]
Ignored Value  : PIN_J9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[1]
Ignored Value  : PIN_E8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[2]
Ignored Value  : PIN_H8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[3]
Ignored Value  : PIN_H10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[4]
Ignored Value  : PIN_G9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[5]
Ignored Value  : PIN_F9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[6]
Ignored Value  : PIN_D7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[7]
Ignored Value  : PIN_C7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_HS
Ignored Value  : PIN_D5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_RESET
Ignored Value  : PIN_C4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_VS
Ignored Value  : PIN_K9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_RXD
Ignored Value  : PIN_C25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_TXD
Ignored Value  : PIN_B25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_BLANK
Ignored Value  : PIN_D6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[0]
Ignored Value  : PIN_J13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[1]
Ignored Value  : PIN_J14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[2]
Ignored Value  : PIN_F12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[3]
Ignored Value  : PIN_G12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[4]
Ignored Value  : PIN_J10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[5]
Ignored Value  : PIN_J11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[6]
Ignored Value  : PIN_C11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[7]
Ignored Value  : PIN_B11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[8]
Ignored Value  : PIN_C12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[9]
Ignored Value  : PIN_B12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_CLK
Ignored Value  : PIN_B8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[0]
Ignored Value  : PIN_B9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[1]
Ignored Value  : PIN_A9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[2]
Ignored Value  : PIN_C10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[3]
Ignored Value  : PIN_D10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[4]
Ignored Value  : PIN_B10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[5]
Ignored Value  : PIN_A10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[6]
Ignored Value  : PIN_G11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[7]
Ignored Value  : PIN_D11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[8]
Ignored Value  : PIN_E12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[9]
Ignored Value  : PIN_D12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_HS
Ignored Value  : PIN_A7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[0]
Ignored Value  : PIN_C8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[1]
Ignored Value  : PIN_F10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[2]
Ignored Value  : PIN_G10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[3]
Ignored Value  : PIN_D9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[4]
Ignored Value  : PIN_C9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[5]
Ignored Value  : PIN_A8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[6]
Ignored Value  : PIN_H11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[7]
Ignored Value  : PIN_H12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[8]
Ignored Value  : PIN_F11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[9]
Ignored Value  : PIN_E10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_SYNC
Ignored Value  : PIN_B7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_VS
Ignored Value  : PIN_D8
Ignored Source : QSF Assignment

Name           : Current Strength
Ignored Entity : SoC
Ignored From   : 
Ignored To     : I2C_SCLK
Ignored Value  : MAXIMUM CURRENT
Ignored Source : QSF Assignment

Name           : Current Strength
Ignored Entity : SoC
Ignored From   : 
Ignored To     : I2C_SDAT
Ignored Value  : MAXIMUM CURRENT
Ignored Source : QSF Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[0]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[0]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[10]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[10]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[11]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[11]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[12]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[12]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[13]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[13]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[14]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[14]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[15]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[15]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[1]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[1]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[2]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[2]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[3]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[3]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[4]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[4]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[5]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[5]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[6]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[6]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[7]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[7]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[8]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[8]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[9]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : za_data[9]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[0]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[10]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[11]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[1]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[2]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[3]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[4]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[5]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[6]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[7]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[8]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_addr[9]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_bank[0]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_bank[1]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_cmd[0]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_cmd[1]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_cmd[2]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_cmd[3]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[0]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[10]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[11]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[12]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[13]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[14]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[15]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[1]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[2]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[3]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[4]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[5]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[6]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[7]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[8]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[9]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_dqm[0]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_dqm[1]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[0]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[10]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[11]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[12]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[13]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[14]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[15]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[1]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[2]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[3]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[4]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[5]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[6]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[7]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[8]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : qsys_system_sdram
Ignored From   : 
Ignored To     : m_data[9]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment
+--------------------------------------------------------------------------------+



+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 7799 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 7799 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+--------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                     ;
+--------------------------------------------------------------------------------+
Partition Name               : Top
Partition Type               : User-created
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : 

Partition Name               : sld_hub:auto_hub
Partition Type               : Auto-generated
Netlist Type Used            : Post-Synthesis
Preservation Level Used      : N/A
Netlist Type Requested       : Post-Synthesis
Preservation Level Requested : N/A
Contents                     : sld_hub:auto_hub

Partition Name               : hard_block:auto_generated_inst
Partition Type               : Auto-generated
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : hard_block:auto_generated_inst
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                 ;
+--------------------------------------------------------------------------------+
Partition Name          : Top
# Nodes                 : 7532
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Source File

Partition Name          : sld_hub:auto_hub
# Nodes                 : 262
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Post-Synthesis

Partition Name          : hard_block:auto_generated_inst
# Nodes                 : 5
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Source File
+--------------------------------------------------------------------------------+



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/cancian/University/Research_Projects/2016/Probolsas/development/atual2/output_files/SoC.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 5,376 / 33,216 ( 16 % )   ;
;     -- Combinational with no register       ; 2989                      ;
;     -- Register only                        ; 231                       ;
;     -- Combinational with a register        ; 2156                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 2125                      ;
;     -- 3 input functions                    ; 2267                      ;
;     -- <=2 input functions                  ; 753                       ;
;     -- Register only                        ; 231                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 3952                      ;
;     -- arithmetic mode                      ; 1193                      ;
;                                             ;                           ;
; Total registers*                            ; 2,456 / 34,593 ( 7 % )    ;
;     -- Dedicated logic registers            ; 2,387 / 33,216 ( 7 % )    ;
;     -- I/O registers                        ; 69 / 1,377 ( 5 % )        ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 384 / 2,076 ( 18 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 86 / 475 ( 18 % )         ;
;     -- Clock pins                           ; 8 / 8 ( 100 % )           ;
;                                             ;                           ;
; Global signals                              ; 16                        ;
; M4Ks                                        ; 18 / 105 ( 17 % )         ;
; Total block memory bits                     ; 60,416 / 483,840 ( 12 % ) ;
; Total block memory implementation bits      ; 82,944 / 483,840 ( 17 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global clocks                               ; 16 / 16 ( 100 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 7% / 7% / 6%              ;
; Peak interconnect usage (total/H/V)         ; 44% / 45% / 43%           ;
; Maximum fan-out                             ; 2279                      ;
; Highest non-global fan-out                  ; 160                       ;
; Total fan-out                               ; 26131                     ;
; Average fan-out                             ; 3.35                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                    ;
+--------------------------------------------------------------------------------+
Statistic                      : Difficulty Clustering Region
Top                            : Low
sld_hub:auto_hub               : Low
hard_block:auto_generated_inst : Low

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Total logic elements
Top                            : 5199 / 33216 ( 16 % )
sld_hub:auto_hub               : 177 / 33216 ( < 1 % )
hard_block:auto_generated_inst : 0 / 33216 ( 0 % )

Statistic                      :     -- Combinational with no register
Top                            : 2909
sld_hub:auto_hub               : 80
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 217
sld_hub:auto_hub               : 14
hard_block:auto_generated_inst : 0

Statistic                      :     -- Combinational with a register
Top                            : 2073
sld_hub:auto_hub               : 83
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Logic element usage by number of LUT inputs
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      :     -- 4 input functions
Top                            : 2052
sld_hub:auto_hub               : 73
hard_block:auto_generated_inst : 0

Statistic                      :     -- 3 input functions
Top                            : 2220
sld_hub:auto_hub               : 47
hard_block:auto_generated_inst : 0

Statistic                      :     -- <=2 input functions
Top                            : 710
sld_hub:auto_hub               : 43
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 217
sld_hub:auto_hub               : 14
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Logic elements by mode
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      :     -- normal mode
Top                            : 3797
sld_hub:auto_hub               : 155
hard_block:auto_generated_inst : 0

Statistic                      :     -- arithmetic mode
Top                            : 1185
sld_hub:auto_hub               : 8
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Total registers
Top                            : 2359
sld_hub:auto_hub               : 97
hard_block:auto_generated_inst : 0

Statistic                      :     -- Dedicated logic registers
Top                            : 2290 / 33216 ( 7 % )
sld_hub:auto_hub               : 97 / 33216 ( < 1 % )
hard_block:auto_generated_inst : 0 / 33216 ( 0 % )

Statistic                      :     -- I/O registers
Top                            : 69
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Total LABs:  partially or completely used
Top                            : 371 / 2076 ( 18 % )
sld_hub:auto_hub               : 14 / 2076 ( < 1 % )
hard_block:auto_generated_inst : 0 / 2076 ( 0 % )

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Virtual pins
Top                            : 0
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      : I/O pins
Top                            : 86
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      : Embedded Multiplier 9-bit elements
Top                            : 0 / 70 ( 0 % )
sld_hub:auto_hub               : 0 / 70 ( 0 % )
hard_block:auto_generated_inst : 0 / 70 ( 0 % )

Statistic                      : Total memory bits
Top                            : 60416
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      : Total RAM block bits
Top                            : 82944
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      : JTAG
Top                            : 1 / 1 ( 100 % )
sld_hub:auto_hub               : 0 / 1 ( 0 % )
hard_block:auto_generated_inst : 0 / 1 ( 0 % )

Statistic                      : PLL
Top                            : 0 / 4 ( 0 % )
sld_hub:auto_hub               : 0 / 4 ( 0 % )
hard_block:auto_generated_inst : 1 / 4 ( 25 % )

Statistic                      : M4K
Top                            : 18 / 105 ( 17 % )
sld_hub:auto_hub               : 0 / 105 ( 0 % )
hard_block:auto_generated_inst : 0 / 105 ( 0 % )

Statistic                      : Clock control block
Top                            : 14 / 20 ( 70 % )
sld_hub:auto_hub               : 2 / 20 ( 10 % )
hard_block:auto_generated_inst : 1 / 20 ( 5 % )

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Connections
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Connections
Top                            : 269
sld_hub:auto_hub               : 142
hard_block:auto_generated_inst : 1

Statistic                      :     -- Registered Input Connections
Top                            : 132
sld_hub:auto_hub               : 106
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Connections
Top                            : 238
sld_hub:auto_hub               : 173
hard_block:auto_generated_inst : 1

Statistic                      :     -- Registered Output Connections
Top                            : 4
sld_hub:auto_hub               : 133
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Internal Connections
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Total Connections
Top                            : 25453
sld_hub:auto_hub               : 1032
hard_block:auto_generated_inst : 3

Statistic                      :     -- Registered Connections
Top                            : 10477
sld_hub:auto_hub               : 641
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : External Connections
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Top
Top                            : 192
sld_hub:auto_hub               : 313
hard_block:auto_generated_inst : 2

Statistic                      :     -- sld_hub:auto_hub
Top                            : 313
sld_hub:auto_hub               : 2
hard_block:auto_generated_inst : 0

Statistic                      :     -- hard_block:auto_generated_inst
Top                            : 2
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Partition Interface
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports
Top                            : 59
sld_hub:auto_hub               : 23
hard_block:auto_generated_inst : 1

Statistic                      :     -- Output Ports
Top                            : 56
sld_hub:auto_hub               : 40
hard_block:auto_generated_inst : 1

Statistic                      :     -- Bidir Ports
Top                            : 18
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Registered Ports
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Registered Input Ports
Top                            : 0
sld_hub:auto_hub               : 3
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Ports
Top                            : 0
sld_hub:auto_hub               : 29
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      : Port Connectivity
Top                            : 
sld_hub:auto_hub               : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports driven by GND
Top                            : 0
sld_hub:auto_hub               : 9
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by GND
Top                            : 0
sld_hub:auto_hub               : 1
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports driven by VCC
Top                            : 0
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by VCC
Top                            : 0
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Source
Top                            : 0
sld_hub:auto_hub               : 1
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Source
Top                            : 0
sld_hub:auto_hub               : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Fanout
Top                            : 0
sld_hub:auto_hub               : 2
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Fanout
Top                            : 0
sld_hub:auto_hub               : 26
hard_block:auto_generated_inst : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Pins                                                                     ;
+--------------------------------------------------------------------------------+
Name                  : clock_50
Pin #                 : N2
I/O Bank              : 2
X coordinate          : 0
Y coordinate          : 18
Cell number           : 0
Combinational Fan-Out : 2
Registered Fan-Out    : 0
Global                : yes
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[0]
Pin #                 : N25
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 19
Cell number           : 0
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[10]
Pin #                 : N1
I/O Bank              : 2
X coordinate          : 0
Y coordinate          : 18
Cell number           : 1
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[11]
Pin #                 : P1
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 18
Cell number           : 3
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[12]
Pin #                 : P2
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 18
Cell number           : 2
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[13]
Pin #                 : T7
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 11
Cell number           : 0
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[14]
Pin #                 : U3
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 12
Cell number           : 0
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[15]
Pin #                 : U4
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 12
Cell number           : 1
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[16]
Pin #                 : V1
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 12
Cell number           : 2
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[17]
Pin #                 : V2
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 12
Cell number           : 3
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[1]
Pin #                 : N26
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 19
Cell number           : 1
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[2]
Pin #                 : P25
I/O Bank              : 6
X coordinate          : 65
Y coordinate          : 19
Cell number           : 2
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[3]
Pin #                 : AE14
I/O Bank              : 7
X coordinate          : 33
Y coordinate          : 0
Cell number           : 0
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[4]
Pin #                 : AF14
I/O Bank              : 7
X coordinate          : 33
Y coordinate          : 0
Cell number           : 1
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[5]
Pin #                 : AD13
I/O Bank              : 8
X coordinate          : 33
Y coordinate          : 0
Cell number           : 2
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[6]
Pin #                 : AC13
I/O Bank              : 8
X coordinate          : 33
Y coordinate          : 0
Cell number           : 3
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[7]
Pin #                 : C13
I/O Bank              : 3
X coordinate          : 31
Y coordinate          : 36
Cell number           : 2
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[8]
Pin #                 : B13
I/O Bank              : 4
X coordinate          : 31
Y coordinate          : 36
Cell number           : 0
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : sw[9]
Pin #                 : A13
I/O Bank              : 4
X coordinate          : 31
Y coordinate          : 36
Cell number           : 1
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Output Pins                                                                    ;
+--------------------------------------------------------------------------------+
Name                   : dram_addr[0]
Pin #                  : T6
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 11
Cell number            : 1
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[10]
Pin #                  : Y1
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 9
Cell number            : 3
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[11]
Pin #                  : V5
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 8
Cell number            : 0
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[1]
Pin #                  : V4
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 11
Cell number            : 2
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[2]
Pin #                  : V3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 11
Cell number            : 3
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[3]
Pin #                  : W2
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 10
Cell number            : 0
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[4]
Pin #                  : W1
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 10
Cell number            : 1
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[5]
Pin #                  : U6
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 10
Cell number            : 2
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[6]
Pin #                  : U7
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 10
Cell number            : 3
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[7]
Pin #                  : U5
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 9
Cell number            : 0
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[8]
Pin #                  : W4
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 9
Cell number            : 1
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_addr[9]
Pin #                  : W3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 9
Cell number            : 2
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_ba_0
Pin #                  : AE2
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 3
Cell number            : 0
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_ba_1
Pin #                  : AE3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 3
Cell number            : 1
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_cas_n
Pin #                  : AB3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 3
Cell number            : 2
Output Register        : yes
Output Enable Register : no
Power Up High          : yes
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_cke
Pin #                  : AA6
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 2
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_clk
Pin #                  : AA7
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 2
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_cs_n
Pin #                  : AC3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 2
Cell number            : 0
Output Register        : yes
Output Enable Register : no
Power Up High          : yes
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_ldqm
Pin #                  : AD2
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 4
Cell number            : 2
Output Register        : yes
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_ras_n
Pin #                  : AB4
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 3
Cell number            : 3
Output Register        : yes
Output Enable Register : no
Power Up High          : yes
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_udqm
Pin #                  : Y5
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 4
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : dram_we_n
Pin #                  : AD3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 4
Cell number            : 3
Output Register        : yes
Output Enable Register : no
Power Up High          : yes
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledg[0]
Pin #                  : AE22
I/O Bank               : 7
X coordinate           : 59
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledg[1]
Pin #                  : AF22
I/O Bank               : 7
X coordinate           : 59
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledg[2]
Pin #                  : W19
I/O Bank               : 7
X coordinate           : 59
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledg[3]
Pin #                  : V18
I/O Bank               : 7
X coordinate           : 59
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledg[4]
Pin #                  : U18
I/O Bank               : 7
X coordinate           : 57
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledg[5]
Pin #                  : U17
I/O Bank               : 7
X coordinate           : 57
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledg[6]
Pin #                  : AA20
I/O Bank               : 7
X coordinate           : 57
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledg[7]
Pin #                  : Y18
I/O Bank               : 7
X coordinate           : 57
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledg[8]
Pin #                  : Y12
I/O Bank               : 8
X coordinate           : 29
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[0]
Pin #                  : AE23
I/O Bank               : 7
X coordinate           : 63
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[10]
Pin #                  : AA13
I/O Bank               : 7
X coordinate           : 35
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[11]
Pin #                  : AC14
I/O Bank               : 7
X coordinate           : 35
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[12]
Pin #                  : AD15
I/O Bank               : 7
X coordinate           : 35
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[13]
Pin #                  : AE15
I/O Bank               : 7
X coordinate           : 35
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[14]
Pin #                  : AF13
I/O Bank               : 8
X coordinate           : 31
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[15]
Pin #                  : AE13
I/O Bank               : 8
X coordinate           : 31
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[16]
Pin #                  : AE12
I/O Bank               : 8
X coordinate           : 31
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[17]
Pin #                  : AD12
I/O Bank               : 8
X coordinate           : 31
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[1]
Pin #                  : AF23
I/O Bank               : 7
X coordinate           : 63
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[2]
Pin #                  : AB21
I/O Bank               : 7
X coordinate           : 63
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[3]
Pin #                  : AC22
I/O Bank               : 7
X coordinate           : 63
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[4]
Pin #                  : AD22
I/O Bank               : 7
X coordinate           : 61
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[5]
Pin #                  : AD23
I/O Bank               : 7
X coordinate           : 61
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[6]
Pin #                  : AD21
I/O Bank               : 7
X coordinate           : 61
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[7]
Pin #                  : AC21
I/O Bank               : 7
X coordinate           : 61
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[8]
Pin #                  : AA14
I/O Bank               : 7
X coordinate           : 37
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : ledr[9]
Pin #                  : Y13
I/O Bank               : 7
X coordinate           : 37
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Bidir Pins                                                                     ;
+--------------------------------------------------------------------------------+
Name                   : dram_dq[0]
Pin #                  : V6
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 8
Cell number            : 1
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[10]
Pin #                  : AB1
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 6
Cell number            : 3
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[11]
Pin #                  : AA4
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 5
Cell number            : 0
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[12]
Pin #                  : AA3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 5
Cell number            : 1
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[13]
Pin #                  : AC2
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 5
Cell number            : 2
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[14]
Pin #                  : AC1
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 5
Cell number            : 3
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[15]
Pin #                  : AA5
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 4
Cell number            : 0
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[1]
Pin #                  : AA2
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 8
Cell number            : 2
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[2]
Pin #                  : AA1
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 8
Cell number            : 3
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[3]
Pin #                  : Y3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 7
Cell number            : 0
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[4]
Pin #                  : Y4
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 7
Cell number            : 1
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[5]
Pin #                  : R8
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 7
Cell number            : 2
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[6]
Pin #                  : T8
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 7
Cell number            : 3
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[7]
Pin #                  : V7
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 6
Cell number            : 0
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[8]
Pin #                  : W6
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 6
Cell number            : 1
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : dram_dq[9]
Pin #                  : AB2
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 6
Cell number            : 2
Combinational Fan-Out  : 0
Registered Fan-Out     : 8
Global                 : no
Input Register         : yes
Output Register        : yes
Output Enable Register : yes
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : qsys_system:system|qsys_system_sdram:sdram|always5~0
Output Enable Group    : -

Name                   : gpio_1[0]
Pin #                  : K25
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 22
Cell number            : 0
Combinational Fan-Out  : 0
Registered Fan-Out     : 1
Global                 : no
Input Register         : yes
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : yes
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : gpio_1[1]
Pin #                  : K26
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 22
Cell number            : 1
Combinational Fan-Out  : 0
Registered Fan-Out     : 0
Global                 : no
Input Register         : no
Output Register        : yes
Output Enable Register : no
Power Up High          : yes
PCI I/O Enabled        : no
Open Drain             : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 4mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Bank Usage                                                                 ;
+--------------------------------------------------------------------------------+
I/O Bank      : 1
Usage         : 45 / 64 ( 70 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 2
Usage         : 4 / 59 ( 7 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 3
Usage         : 1 / 56 ( 2 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 4
Usage         : 2 / 58 ( 3 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 5
Usage         : 4 / 65 ( 6 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 6
Usage         : 2 / 59 ( 3 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 7
Usage         : 24 / 58 ( 41 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 8
Usage         : 7 / 56 ( 13 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; All Package Pins                                                               ;
+--------------------------------------------------------------------------------+
Location        : A2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A3
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A4
Pad Number      : 484
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A5
Pad Number      : 482
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A6
Pad Number      : 479
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A7
Pad Number      : 465
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A8
Pad Number      : 457
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A9
Pad Number      : 451
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A10
Pad Number      : 447
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A11
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A13
Pad Number      : 430
I/O Bank        : 4
Pin Name/Usage  : sw[9]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : A14
Pad Number      : 427
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A16
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A17
Pad Number      : 412
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A18
Pad Number      : 406
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A19
Pad Number      : 394
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A20
Pad Number      : 390
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A21
Pad Number      : 382
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A22
Pad Number      : 379
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A23
Pad Number      : 378
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A24
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A25
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA1
Pad Number      : 107
I/O Bank        : 1
Pin Name/Usage  : dram_dq[2]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA2
Pad Number      : 106
I/O Bank        : 1
Pin Name/Usage  : dram_dq[1]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA3
Pad Number      : 117
I/O Bank        : 1
Pin Name/Usage  : dram_dq[12]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA4
Pad Number      : 116
I/O Bank        : 1
Pin Name/Usage  : dram_dq[11]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA5
Pad Number      : 120
I/O Bank        : 1
Pin Name/Usage  : dram_dq[15]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA6
Pad Number      : 130
I/O Bank        : 1
Pin Name/Usage  : dram_cke
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA7
Pad Number      : 129
I/O Bank        : 1
Pin Name/Usage  : dram_clk
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL1
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA9
Pad Number      : 152
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA10
Pad Number      : 153
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA11
Pad Number      : 155
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA12
Pad Number      : 179
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA13
Pad Number      : 192
I/O Bank        : 7
Pin Name/Usage  : ledr[10]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA14
Pad Number      : 194
I/O Bank        : 7
Pin Name/Usage  : ledr[8]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA15
Pad Number      : 197
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA16
Pad Number      : 209
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA17
Pad Number      : 219
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA18
Pad Number      : 220
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL4
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA20
Pad Number      : 230
I/O Bank        : 7
Pin Name/Usage  : ledg[6]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL4
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA22
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA23
Pad Number      : 256
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA24
Pad Number      : 255
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA25
Pad Number      : 266
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA26
Pad Number      : 267
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB1
Pad Number      : 115
I/O Bank        : 1
Pin Name/Usage  : dram_dq[10]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB2
Pad Number      : 114
I/O Bank        : 1
Pin Name/Usage  : dram_dq[9]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB3
Pad Number      : 126
I/O Bank        : 1
Pin Name/Usage  : dram_cas_n
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB4
Pad Number      : 127
I/O Bank        : 1
Pin Name/Usage  : dram_ras_n
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB5
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB6
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB8
Pad Number      : 147
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB9
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB10
Pad Number      : 154
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB12
Pad Number      : 171
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB13
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB14
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB15
Pad Number      : 198
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB17
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB18
Pad Number      : 215
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB20
Pad Number      : 225
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB21
Pad Number      : 242
I/O Bank        : 7
Pin Name/Usage  : ledr[2]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB22
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB23
Pad Number      : 258
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB24
Pad Number      : 257
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB25
Pad Number      : 263
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB26
Pad Number      : 262
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC1
Pad Number      : 119
I/O Bank        : 1
Pin Name/Usage  : dram_dq[14]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC2
Pad Number      : 118
I/O Bank        : 1
Pin Name/Usage  : dram_dq[13]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC3
Pad Number      : 128
I/O Bank        : 1
Pin Name/Usage  : dram_cs_n
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC5
Pad Number      : 133
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC6
Pad Number      : 134
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC7
Pad Number      : 143
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC8
Pad Number      : 148
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC9
Pad Number      : 163
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC10
Pad Number      : 164
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC11
Pad Number      : 168
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC12
Pad Number      : 172
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC13
Pad Number      : 185
I/O Bank        : 8
Pin Name/Usage  : sw[6]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC14
Pad Number      : 191
I/O Bank        : 7
Pin Name/Usage  : ledr[11]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC15
Pad Number      : 199
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC16
Pad Number      : 202
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC17
Pad Number      : 207
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC18
Pad Number      : 216
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC19
Pad Number      : 222
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC20
Pad Number      : 226
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC21
Pad Number      : 237
I/O Bank        : 7
Pin Name/Usage  : ledr[7]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC22
Pad Number      : 241
I/O Bank        : 7
Pin Name/Usage  : ledr[3]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC23
Pad Number      : 245
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : NC
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC25
Pad Number      : 260
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC26
Pad Number      : 261
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD1
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD2
Pad Number      : 122
I/O Bank        : 1
Pin Name/Usage  : dram_ldqm
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD3
Pad Number      : 123
I/O Bank        : 1
Pin Name/Usage  : dram_we_n
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD4
Pad Number      : 135
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD5
Pad Number      : 136
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD6
Pad Number      : 139
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD7
Pad Number      : 140
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD8
Pad Number      : 149
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD10
Pad Number      : 167
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD11
Pad Number      : 173
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD12
Pad Number      : 181
I/O Bank        : 8
Pin Name/Usage  : ledr[17]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD13
Pad Number      : 186
I/O Bank        : 8
Pin Name/Usage  : sw[5]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD15
Pad Number      : 190
I/O Bank        : 7
Pin Name/Usage  : ledr[12]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD16
Pad Number      : 201
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD17
Pad Number      : 208
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD19
Pad Number      : 221
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD20
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD21
Pad Number      : 238
I/O Bank        : 7
Pin Name/Usage  : ledr[6]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD22
Pad Number      : 240
I/O Bank        : 7
Pin Name/Usage  : ledr[4]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD23
Pad Number      : 239
I/O Bank        : 7
Pin Name/Usage  : ledr[5]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD24
Pad Number      : 249
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD25
Pad Number      : 248
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD26
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE2
Pad Number      : 124
I/O Bank        : 1
Pin Name/Usage  : dram_ba_0
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE3
Pad Number      : 125
I/O Bank        : 1
Pin Name/Usage  : dram_ba_1
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE4
Pad Number      : 131
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE5
Pad Number      : 137
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE6
Pad Number      : 150
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE7
Pad Number      : 157
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE8
Pad Number      : 159
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE9
Pad Number      : 165
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE10
Pad Number      : 169
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE11
Pad Number      : 174
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE12
Pad Number      : 182
I/O Bank        : 8
Pin Name/Usage  : ledr[16]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE13
Pad Number      : 183
I/O Bank        : 8
Pin Name/Usage  : ledr[15]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE14
Pad Number      : 188
I/O Bank        : 7
Pin Name/Usage  : sw[3]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE15
Pad Number      : 189
I/O Bank        : 7
Pin Name/Usage  : ledr[13]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE16
Pad Number      : 200
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE17
Pad Number      : 206
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE18
Pad Number      : 212
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE19
Pad Number      : 214
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE20
Pad Number      : 224
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE21
Pad Number      : 228
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE22
Pad Number      : 236
I/O Bank        : 7
Pin Name/Usage  : ledg[0]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE23
Pad Number      : 244
I/O Bank        : 7
Pin Name/Usage  : ledr[0]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE24
Pad Number      : 247
I/O Bank        : 6
Pin Name/Usage  : ~LVDS150p/nCEO~
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE25
Pad Number      : 246
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF3
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF4
Pad Number      : 132
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF5
Pad Number      : 138
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF6
Pad Number      : 151
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF7
Pad Number      : 158
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF8
Pad Number      : 160
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF9
Pad Number      : 166
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF10
Pad Number      : 170
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF11
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF13
Pad Number      : 184
I/O Bank        : 8
Pin Name/Usage  : ledr[14]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF14
Pad Number      : 187
I/O Bank        : 7
Pin Name/Usage  : sw[4]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF16
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF17
Pad Number      : 205
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF18
Pad Number      : 211
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF19
Pad Number      : 213
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF20
Pad Number      : 223
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF21
Pad Number      : 227
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF22
Pad Number      : 235
I/O Bank        : 7
Pin Name/Usage  : ledg[1]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF23
Pad Number      : 243
I/O Bank        : 7
Pin Name/Usage  : ledr[1]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF24
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF25
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B2
Pad Number      : 2
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B3
Pad Number      : 3
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B4
Pad Number      : 483
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B5
Pad Number      : 481
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B6
Pad Number      : 480
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B7
Pad Number      : 466
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B8
Pad Number      : 458
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B9
Pad Number      : 452
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B10
Pad Number      : 448
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B11
Pad Number      : 435
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B12
Pad Number      : 433
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B13
Pad Number      : 429
I/O Bank        : 4
Pin Name/Usage  : sw[8]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : B14
Pad Number      : 428
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B15
Pad Number      : 420
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B16
Pad Number      : 419
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B17
Pad Number      : 411
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B18
Pad Number      : 405
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B19
Pad Number      : 393
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B20
Pad Number      : 389
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B21
Pad Number      : 381
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B22
Pad Number      : 380
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B23
Pad Number      : 377
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B24
Pad Number      : 363
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B25
Pad Number      : 362
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C1
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C2
Pad Number      : 6
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C3
Pad Number      : 7
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C4
Pad Number      : 478
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C5
Pad Number      : 486
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C6
Pad Number      : 485
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C7
Pad Number      : 468
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C8
Pad Number      : 463
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C9
Pad Number      : 459
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C10
Pad Number      : 450
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C11
Pad Number      : 436
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C12
Pad Number      : 434
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C13
Pad Number      : 431
I/O Bank        : 3
Pin Name/Usage  : sw[7]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : C14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C15
Pad Number      : 421
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C16
Pad Number      : 418
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C17
Pad Number      : 404
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C19
Pad Number      : 391
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C20
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C21
Pad Number      : 375
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C22
Pad Number      : 374
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C23
Pad Number      : 373
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C24
Pad Number      : 360
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C25
Pad Number      : 361
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C26
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D1
Pad Number      : 13
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D2
Pad Number      : 12
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D3
Pad Number      : 1
I/O Bank        : 2
Pin Name/Usage  : ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : D4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D5
Pad Number      : 477
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D6
Pad Number      : 467
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D7
Pad Number      : 469
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D8
Pad Number      : 464
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D9
Pad Number      : 460
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D10
Pad Number      : 449
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D11
Pad Number      : 445
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D12
Pad Number      : 443
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D13
Pad Number      : 432
I/O Bank        : 3
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D14
Pad Number      : 426
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D15
Pad Number      : 417
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D16
Pad Number      : 415
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D17
Pad Number      : 403
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D18
Pad Number      : 396
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D19
Pad Number      : 392
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D20
Pad Number      : 387
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D21
Pad Number      : 376
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D22
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D23
Pad Number      : 369
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D25
Pad Number      : 358
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D26
Pad Number      : 359
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E1
Pad Number      : 20
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E2
Pad Number      : 19
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E3
Pad Number      : 0
I/O Bank        : 2
Pin Name/Usage  : ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : E4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL3
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E5
Pad Number      : 4
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E6
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E8
Pad Number      : 474
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E9
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E10
Pad Number      : 453
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E12
Pad Number      : 444
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E13
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E14
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E15
Pad Number      : 416
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E17
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E18
Pad Number      : 395
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E20
Pad Number      : 388
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E22
Pad Number      : 370
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E23
Pad Number      : 365
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E24
Pad Number      : 364
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E25
Pad Number      : 355
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E26
Pad Number      : 356
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F1
Pad Number      : 29
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F2
Pad Number      : 28
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F3
Pad Number      : 10
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F4
Pad Number      : 11
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F5
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F6
Pad Number      : 5
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F7
Pad Number      : 14
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL3
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F9
Pad Number      : 470
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F10
Pad Number      : 462
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F11
Pad Number      : 454
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F12
Pad Number      : 440
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F13
Pad Number      : 423
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F14
Pad Number      : 425
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F15
Pad Number      : 409
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F16
Pad Number      : 408
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F17
Pad Number      : 401
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F18
Pad Number      : 398
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F20
Pad Number      : 372
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F21
Pad Number      : 371
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F22
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F23
Pad Number      : 353
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F24
Pad Number      : 354
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F25
Pad Number      : 350
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F26
Pad Number      : 349
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G1
Pad Number      : 30
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G2
Pad Number      : 31
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G3
Pad Number      : 24
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G4
Pad Number      : 23
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G5
Pad Number      : 8
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G6
Pad Number      : 9
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL3
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL3
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G9
Pad Number      : 471
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G10
Pad Number      : 461
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G11
Pad Number      : 446
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G12
Pad Number      : 439
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G13
Pad Number      : 422
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G14
Pad Number      : 424
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G15
Pad Number      : 410
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G16
Pad Number      : 407
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G17
Pad Number      : 402
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G18
Pad Number      : 397
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL2
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G21
Pad Number      : 368
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G22
Pad Number      : 367
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G23
Pad Number      : 346
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G24
Pad Number      : 345
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G25
Pad Number      : 343
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G26
Pad Number      : 342
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H1
Pad Number      : 37
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H2
Pad Number      : 36
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H3
Pad Number      : 32
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H4
Pad Number      : 33
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H6
Pad Number      : 18
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL3
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H8
Pad Number      : 473
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H9
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H10
Pad Number      : 472
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H11
Pad Number      : 456
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H12
Pad Number      : 455
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H15
Pad Number      : 414
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H16
Pad Number      : 413
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H17
Pad Number      : 400
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H18
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H19
Pad Number      : 335
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL2
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H21
Pad Number      : 366
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H23
Pad Number      : 341
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H24
Pad Number      : 340
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H25
Pad Number      : 337
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H26
Pad Number      : 336
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J1
Pad Number      : 39
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J2
Pad Number      : 38
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J3
Pad Number      : 34
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J4
Pad Number      : 35
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J5
Pad Number      : 15
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J6
Pad Number      : 25
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J7
Pad Number      : 17
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J8
Pad Number      : 16
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J9
Pad Number      : 475
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J10
Pad Number      : 438
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J11
Pad Number      : 437
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J12
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J13
Pad Number      : 442
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J14
Pad Number      : 441
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J15
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J16
Pad Number      : 385
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J17
Pad Number      : 399
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J18
Pad Number      : 383
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J19
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J20
Pad Number      : 351
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J21
Pad Number      : 352
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J22
Pad Number      : 357
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J23
Pad Number      : 339
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J24
Pad Number      : 338
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J25
Pad Number      : 327
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J26
Pad Number      : 326
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K1
Pad Number      : 42
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K2
Pad Number      : 43
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K3
Pad Number      : 41
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K4
Pad Number      : 40
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K5
Pad Number      : 22
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K6
Pad Number      : 21
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K7
Pad Number      : 27
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K8
Pad Number      : 26
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K9
Pad Number      : 476
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K16
Pad Number      : 386
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K17
Pad Number      : 384
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K18
Pad Number      : 334
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K19
Pad Number      : 333
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K21
Pad Number      : 332
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K22
Pad Number      : 344
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K23
Pad Number      : 331
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K24
Pad Number      : 330
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K25
Pad Number      : 321
I/O Bank        : 5
Pin Name/Usage  : gpio_1[0]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : K26
Pad Number      : 320
I/O Bank        : 5
Pin Name/Usage  : gpio_1[1]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : L1
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L2
Pad Number      : 50
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L3
Pad Number      : 51
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L4
Pad Number      : 44
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L6
Pad Number      : 48
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L7
Pad Number      : 47
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L8
Pad Number      : 59
I/O Bank        : 2
Pin Name/Usage  : altera_reserved_tms
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L9
Pad Number      : 49
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L10
Pad Number      : 52
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L19
Pad Number      : 322
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L20
Pad Number      : 328
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L21
Pad Number      : 329
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L23
Pad Number      : 325
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L24
Pad Number      : 324
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L25
Pad Number      : 323
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L26
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M2
Pad Number      : 56
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M3
Pad Number      : 55
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M4
Pad Number      : 53
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M5
Pad Number      : 54
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M6
Pad Number      : 58
I/O Bank        : 2
Pin Name/Usage  : altera_reserved_tck
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M7
Pad Number      : 60
I/O Bank        : 2
Pin Name/Usage  : altera_reserved_tdo
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M8
Pad Number      : 57
I/O Bank        : 2
Pin Name/Usage  : altera_reserved_tdi
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M9
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M18
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M19
Pad Number      : 317
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M20
Pad Number      : 316
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M21
Pad Number      : 314
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M22
Pad Number      : 319
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M23
Pad Number      : 318
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M24
Pad Number      : 313
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M25
Pad Number      : 312
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N1
Pad Number      : 65
I/O Bank        : 2
Pin Name/Usage  : sw[10]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : N2
Pad Number      : 64
I/O Bank        : 2
Pin Name/Usage  : clock_50
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : N3
Pad Number      : 62
I/O Bank        : 2
Pin Name/Usage  : ^DATA0
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N4
Pad Number      : 63
I/O Bank        : 2
Pin Name/Usage  : ^nCE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N5
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N6
Pad Number      : 61
I/O Bank        : 2
Pin Name/Usage  : ^DCLK
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N7
Pad Number      : 66
I/O Bank        : 2
Pin Name/Usage  : ^nCONFIG
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N9
Pad Number      : 45
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : N10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N18
Pad Number      : 348
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : N19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N20
Pad Number      : 315
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : N21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : NC
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N22
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N23
Pad Number      : 311
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : N24
Pad Number      : 310
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : N25
Pad Number      : 309
I/O Bank        : 5
Pin Name/Usage  : sw[0]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : N26
Pad Number      : 308
I/O Bank        : 5
Pin Name/Usage  : sw[1]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : P1
Pad Number      : 68
I/O Bank        : 1
Pin Name/Usage  : sw[11]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : P2
Pad Number      : 67
I/O Bank        : 1
Pin Name/Usage  : sw[12]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : P3
Pad Number      : 69
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P4
Pad Number      : 70
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P5
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P6
Pad Number      : 78
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P7
Pad Number      : 77
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P9
Pad Number      : 46
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P17
Pad Number      : 293
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P18
Pad Number      : 347
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P20
Pad Number      : 301
I/O Bank        : 6
Pin Name/Usage  : ^MSEL0
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P21
Pad Number      : 300
I/O Bank        : 6
Pin Name/Usage  : ^MSEL1
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P22
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P23
Pad Number      : 305
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P24
Pad Number      : 304
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P25
Pad Number      : 307
I/O Bank        : 6
Pin Name/Usage  : sw[2]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : P26
Pad Number      : 306
I/O Bank        : 6
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R2
Pad Number      : 71
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R3
Pad Number      : 72
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R4
Pad Number      : 73
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R5
Pad Number      : 74
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R6
Pad Number      : 81
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R7
Pad Number      : 82
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R8
Pad Number      : 110
I/O Bank        : 1
Pin Name/Usage  : dram_dq[5]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : R9
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R17
Pad Number      : 294
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R18
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R19
Pad Number      : 282
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R20
Pad Number      : 297
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R22
Pad Number      : 298
I/O Bank        : 6
Pin Name/Usage  : ^nSTATUS
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R23
Pad Number      : 299
I/O Bank        : 6
Pin Name/Usage  : ^CONF_DONE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R24
Pad Number      : 302
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R25
Pad Number      : 303
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T1
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T2
Pad Number      : 79
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T3
Pad Number      : 80
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T4
Pad Number      : 83
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T6
Pad Number      : 93
I/O Bank        : 1
Pin Name/Usage  : dram_addr[0]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : T7
Pad Number      : 92
I/O Bank        : 1
Pin Name/Usage  : sw[13]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : T8
Pad Number      : 111
I/O Bank        : 1
Pin Name/Usage  : dram_dq[6]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : T9
Pad Number      : 76
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T10
Pad Number      : 75
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T17
Pad Number      : 289
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T18
Pad Number      : 290
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T19
Pad Number      : 281
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T20
Pad Number      : 287
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T21
Pad Number      : 288
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T22
Pad Number      : 296
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T23
Pad Number      : 295
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T24
Pad Number      : 292
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T25
Pad Number      : 291
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T26
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U1
Pad Number      : 85
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U2
Pad Number      : 84
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U3
Pad Number      : 88
I/O Bank        : 1
Pin Name/Usage  : sw[14]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : U4
Pad Number      : 89
I/O Bank        : 1
Pin Name/Usage  : sw[15]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : U5
Pad Number      : 100
I/O Bank        : 1
Pin Name/Usage  : dram_addr[7]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : U6
Pad Number      : 98
I/O Bank        : 1
Pin Name/Usage  : dram_addr[5]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : U7
Pad Number      : 99
I/O Bank        : 1
Pin Name/Usage  : dram_addr[6]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : U8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U9
Pad Number      : 86
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U10
Pad Number      : 87
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U12
Pad Number      : 178
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U17
Pad Number      : 231
I/O Bank        : 7
Pin Name/Usage  : ledg[5]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : U18
Pad Number      : 232
I/O Bank        : 7
Pin Name/Usage  : ledg[4]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : U19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U20
Pad Number      : 280
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U21
Pad Number      : 279
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U22
Pad Number      : 270
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U23
Pad Number      : 284
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U24
Pad Number      : 283
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U25
Pad Number      : 285
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U26
Pad Number      : 286
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V1
Pad Number      : 90
I/O Bank        : 1
Pin Name/Usage  : sw[16]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V2
Pad Number      : 91
I/O Bank        : 1
Pin Name/Usage  : sw[17]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V3
Pad Number      : 95
I/O Bank        : 1
Pin Name/Usage  : dram_addr[2]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V4
Pad Number      : 94
I/O Bank        : 1
Pin Name/Usage  : dram_addr[1]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V5
Pad Number      : 104
I/O Bank        : 1
Pin Name/Usage  : dram_addr[11]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V6
Pad Number      : 105
I/O Bank        : 1
Pin Name/Usage  : dram_dq[0]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V7
Pad Number      : 112
I/O Bank        : 1
Pin Name/Usage  : dram_dq[7]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V8
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V9
Pad Number      : 142
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V10
Pad Number      : 141
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V11
Pad Number      : 177
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V12
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V13
Pad Number      : 176
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V14
Pad Number      : 175
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V15
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V17
Pad Number      : 218
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V18
Pad Number      : 233
I/O Bank        : 7
Pin Name/Usage  : ledg[3]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V19
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V20
Pad Number      : 251
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V21
Pad Number      : 252
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V22
Pad Number      : 259
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V23
Pad Number      : 275
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V24
Pad Number      : 276
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V25
Pad Number      : 277
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V26
Pad Number      : 278
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W1
Pad Number      : 97
I/O Bank        : 1
Pin Name/Usage  : dram_addr[4]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W2
Pad Number      : 96
I/O Bank        : 1
Pin Name/Usage  : dram_addr[3]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W3
Pad Number      : 102
I/O Bank        : 1
Pin Name/Usage  : dram_addr[9]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W4
Pad Number      : 101
I/O Bank        : 1
Pin Name/Usage  : dram_addr[8]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W6
Pad Number      : 113
I/O Bank        : 1
Pin Name/Usage  : dram_dq[8]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W8
Pad Number      : 144
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W9
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W10
Pad Number      : 145
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W11
Pad Number      : 161
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W12
Pad Number      : 162
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W15
Pad Number      : 203
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W16
Pad Number      : 204
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W17
Pad Number      : 217
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W18
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W19
Pad Number      : 234
I/O Bank        : 7
Pin Name/Usage  : ledg[2]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL4
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W21
Pad Number      : 253
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W23
Pad Number      : 272
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W24
Pad Number      : 271
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W25
Pad Number      : 273
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W26
Pad Number      : 274
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y1
Pad Number      : 103
I/O Bank        : 1
Pin Name/Usage  : dram_addr[10]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : NC
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y3
Pad Number      : 108
I/O Bank        : 1
Pin Name/Usage  : dram_dq[3]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y4
Pad Number      : 109
I/O Bank        : 1
Pin Name/Usage  : dram_dq[4]
Dir.            : bidir
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y5
Pad Number      : 121
I/O Bank        : 1
Pin Name/Usage  : dram_udqm
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL1
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y10
Pad Number      : 146
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y11
Pad Number      : 156
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y12
Pad Number      : 180
I/O Bank        : 8
Pin Name/Usage  : ledg[8]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y13
Pad Number      : 193
I/O Bank        : 7
Pin Name/Usage  : ledr[9]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y14
Pad Number      : 195
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y15
Pad Number      : 196
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y16
Pad Number      : 210
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y18
Pad Number      : 229
I/O Bank        : 7
Pin Name/Usage  : ledg[7]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL4
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL4
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y21
Pad Number      : 250
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y22
Pad Number      : 254
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y23
Pad Number      : 265
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y24
Pad Number      : 264
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y25
Pad Number      : 269
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y26
Pad Number      : 268
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off
+--------------------------------------------------------------------------------+

Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                    ;
+----------------------------------+-----------------------------------------------------------------------------+
; Name                             ; qsys_system:system|qsys_system_pll:pll|altpll:DE_Clock_Generator_System|pll ;
+----------------------------------+-----------------------------------------------------------------------------+
; SDC pin name                     ; system|pll|DE_Clock_Generator_System|pll                                    ;
; PLL mode                         ; Normal                                                                      ;
; Compensate clock                 ; clock1                                                                      ;
; Compensated input/output pins    ; --                                                                          ;
; Self reset on gated loss of lock ; Off                                                                         ;
; Gate lock counter                ; --                                                                          ;
; Input frequency 0                ; 50.0 MHz                                                                    ;
; Input frequency 1                ; --                                                                          ;
; Nominal PFD frequency            ; 50.0 MHz                                                                    ;
; Nominal VCO frequency            ; 750.2 MHz                                                                   ;
; VCO post scale K counter         ; --                                                                          ;
; VCO multiply                     ; --                                                                          ;
; VCO divide                       ; --                                                                          ;
; Freq min lock                    ; 33.33 MHz                                                                   ;
; Freq max lock                    ; 66.67 MHz                                                                   ;
; M VCO Tap                        ; 2                                                                           ;
; M Initial                        ; 3                                                                           ;
; M value                          ; 15                                                                          ;
; N value                          ; 1                                                                           ;
; Preserve PLL counter order       ; Off                                                                         ;
; PLL location                     ; PLL_1                                                                       ;
; Inclk0 signal                    ; clock_50                                                                    ;
; Inclk1 signal                    ; --                                                                          ;
; Inclk0 signal type               ; Dedicated Pin                                                               ;
; Inclk1 signal type               ; --                                                                          ;
+----------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; PLL Usage                                                                      ;
+--------------------------------------------------------------------------------+
Name             : qsys_system:system|qsys_system_pll:pll|altpll:DE_Clock_Generator_System|_clk1
Output Clock     : clock1
Mult             : 1
Div              : 1
Output Frequency : 50.0 MHz
Phase Shift      : -54 (-3000 ps)
Duty Cycle       : 50/50
Counter          : C2
Counter Value    : 15
High / Low       : 8/7 Odd
Initial          : 1
VCO Tap          : 0
SDC Pin Name     : system|pll|DE_Clock_Generator_System|pll|clk[1]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                       ;
+--------------------------------------------------------------------------------+
I/O Standard           : 3.3-V LVTTL
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 3.3-V LVCMOS
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 2.5 V
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 1.8 V
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 1.5 V
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 3.3-V PCI
Load                   : 10 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : 3.3-V PCI-X
Load                   : 10 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : SSTL-2 Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : SSTL-2 Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : SSTL-18 Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : SSTL-18 Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : 1.5-V HSTL Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel)

I/O Standard           : 1.5-V HSTL Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : 1.8-V HSTL Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel)

I/O Standard           : 1.8-V HSTL Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : Differential SSTL-2
Load                   : 0 pF
Termination Resistance : (See SSTL-2)

I/O Standard           : Differential 2.5-V SSTL Class II
Load                   : 0 pF
Termination Resistance : (See SSTL-2 Class II)

I/O Standard           : Differential 1.8-V SSTL Class I
Load                   : 0 pF
Termination Resistance : (See 1.8-V SSTL Class I)

I/O Standard           : Differential 1.8-V SSTL Class II
Load                   : 0 pF
Termination Resistance : (See 1.8-V SSTL Class II)

I/O Standard           : Differential 1.5-V HSTL Class I
Load                   : 0 pF
Termination Resistance : (See 1.5-V HSTL Class I)

I/O Standard           : Differential 1.5-V HSTL Class II
Load                   : 0 pF
Termination Resistance : (See 1.5-V HSTL Class II)

I/O Standard           : Differential 1.8-V HSTL Class I
Load                   : 0 pF
Termination Resistance : (See 1.8-V HSTL Class I)

I/O Standard           : Differential 1.8-V HSTL Class II
Load                   : 0 pF
Termination Resistance : (See 1.8-V HSTL Class II)

I/O Standard           : LVDS
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)

I/O Standard           : mini-LVDS
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)

I/O Standard           : RSDS
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)

I/O Standard           : Simple RSDS
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : Differential LVPECL
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)
+--------------------------------------------------------------------------------+

Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                          ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |SoC
Logic Cells                : 5376 (1)
Dedicated Logic Registers  : 2387 (0)
I/O Registers              : 69 (69)
Memory Bits                : 60416
M4Ks                       : 18
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 86
Virtual Pins               : 0
LUT-Only LCs               : 2989 (1)
Register-Only LCs          : 231 (0)
LUT/Register LCs           : 2156 (0)
Full Hierarchy Name        : |SoC
Library Name               : work

Compilation Hierarchy Node :    |qsys_system:system|
Logic Cells                : 5198 (0)
Dedicated Logic Registers  : 2290 (0)
I/O Registers              : 0 (0)
Memory Bits                : 60416
M4Ks                       : 18
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2908 (0)
Register-Only LCs          : 217 (0)
LUT/Register LCs           : 2073 (0)
Full Hierarchy Name        : |SoC|qsys_system:system
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_avalon_sc_fifo:esp8266_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_avalon_sc_fifo:esp8266_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|
Logic Cells                : 7 (7)
Dedicated Logic Registers  : 4 (4)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 3 (3)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_avalon_sc_fifo:matriz_aslave_translator_avalon_universal_slave_0_agent_rsp_fifo|
Logic Cells                : 10 (10)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 3 (3)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_avalon_sc_fifo:matriz_aslave_translator_avalon_universal_slave_0_agent_rsp_fifo
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|
Logic Cells                : 11 (11)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 5 (5)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|
Logic Cells                : 186 (186)
Dedicated Logic Registers  : 170 (170)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 64 (64)
LUT/Register LCs           : 107 (107)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|
Logic Cells                : 83 (83)
Dedicated Logic Registers  : 64 (64)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 6 (6)
LUT/Register LCs           : 58 (58)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_master_translator:nios2_data_master_translator|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 3 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 10 (10)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_master_translator:nios2_data_master_translator
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_master_translator:nios2_instruction_master_translator|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 7 (7)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_master_translator:nios2_instruction_master_translator
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_slave_agent:matriz_aslave_translator_avalon_universal_slave_0_agent|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 3 (3)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_agent:matriz_aslave_translator_avalon_universal_slave_0_agent
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|
Logic Cells                : 18 (10)
Dedicated Logic Registers  : 3 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (7)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (3)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altera_merlin_burst_uncompressor:uncompressor|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 3 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 5 (5)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_slave_translator:esp8266_s1_translator|
Logic Cells                : 25 (25)
Dedicated Logic Registers  : 21 (21)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 4 (4)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 21 (21)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_translator:esp8266_s1_translator
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|
Logic Cells                : 23 (23)
Dedicated Logic Registers  : 23 (23)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 23 (23)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_slave_translator:matriz_aslave_translator|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 3 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 4 (4)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_translator:matriz_aslave_translator
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_slave_translator:nios2_jtag_debug_module_translator|
Logic Cells                : 34 (34)
Dedicated Logic Registers  : 34 (34)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_translator:nios2_jtag_debug_module_translator
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_width_adapter:width_adapter_001|
Logic Cells                : 32 (32)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 32 (32)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_width_adapter:width_adapter_001
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_merlin_width_adapter:width_adapter|
Logic Cells                : 83 (83)
Dedicated Logic Registers  : 43 (43)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 81 (81)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_merlin_width_adapter:width_adapter
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_reset_controller:rst_controller_001|
Logic Cells                : 3 (0)
Dedicated Logic Registers  : 3 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_reset_controller:rst_controller_001
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altera_reset_synchronizer:alt_rst_sync_uq1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 3 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |altera_reset_controller:rst_controller|
Logic Cells                : 9 (6)
Dedicated Logic Registers  : 9 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 7 (5)
LUT/Register LCs           : 2 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_reset_controller:rst_controller
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altera_reset_synchronizer:alt_rst_sync_uq1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 3 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |matriz_avalon_interface:matriz|
Logic Cells                : 2631 (3)
Dedicated Logic Registers  : 758 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1872 (0)
Register-Only LCs          : 11 (1)
LUT/Register LCs           : 748 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |MotorMatrixControl:matriz_inst|
Logic Cells                : 2629 (0)
Dedicated Logic Registers  : 755 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1872 (0)
Register-Only LCs          : 10 (0)
LUT/Register LCs           : 747 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst
Library Name               : work

Compilation Hierarchy Node :             |fsm_commands:commands_control|
Logic Cells                : 54 (54)
Dedicated Logic Registers  : 11 (11)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 24 (24)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 30 (30)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_0xi:1:n_motors_0xi|
Logic Cells                : 154 (19)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 112 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_0xi:2:n_motors_0xi|
Logic Cells                : 154 (19)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 112 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_0xi:3:n_motors_0xi|
Logic Cells                : 139 (4)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 97 (4)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ix0:1:n_motors_ix0|
Logic Cells                : 154 (19)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 112 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ix0:2:n_motors_ix0|
Logic Cells                : 154 (19)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 112 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ix0:3:n_motors_ix0|
Logic Cells                : 139 (4)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 97 (4)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 162 (27)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 120 (27)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 163 (28)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 121 (28)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 155 (20)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 113 (20)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 162 (27)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 120 (27)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 162 (27)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 120 (27)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 156 (21)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 114 (21)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 158 (23)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 116 (23)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 156 (21)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 114 (21)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 179 (44)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 133 (40)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 46 (12)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |motor:motor_0x0|
Logic Cells                : 158 (23)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 115 (23)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 43 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0
Library Name               : work

Compilation Hierarchy Node :                |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 92 (92)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 35 (35)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :                |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :             |register_data_width:reg_command_data|
Logic Cells                : 32 (32)
Dedicated Logic Registers  : 32 (32)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 10 (10)
LUT/Register LCs           : 22 (22)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data
Library Name               : work

Compilation Hierarchy Node :             |temporizador:gerador_delay|
Logic Cells                : 52 (52)
Dedicated Logic Registers  : 32 (32)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 20 (20)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 32 (32)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|temporizador:gerador_delay
Library Name               : work

Compilation Hierarchy Node :             |timer_pwm:timer_8_bits|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits
Library Name               : work

Compilation Hierarchy Node :       |qsys_system_addr_router:addr_router|
Logic Cells                : 13 (13)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (13)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_addr_router:addr_router
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_addr_router_001:addr_router_001|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_addr_router_001:addr_router_001
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_cmd_xbar_demux_001:cmd_xbar_demux_001|
Logic Cells                : 19 (19)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_demux_001:cmd_xbar_demux_001
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|
Logic Cells                : 56 (53)
Dedicated Logic Registers  : 5 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 35 (34)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 20 (17)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altera_merlin_arbitrator:arb|
Logic Cells                : 5 (5)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_cmd_xbar_mux:cmd_xbar_mux_002|
Logic Cells                : 51 (48)
Dedicated Logic Registers  : 5 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 6 (5)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (42)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_002
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altera_merlin_arbitrator:arb|
Logic Cells                : 4 (4)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_cmd_xbar_mux:cmd_xbar_mux_003|
Logic Cells                : 12 (9)
Dedicated Logic Registers  : 5 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 7 (6)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 5 (2)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_003
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altera_merlin_arbitrator:arb|
Logic Cells                : 4 (4)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|
Logic Cells                : 25 (22)
Dedicated Logic Registers  : 5 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (11)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 12 (9)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altera_merlin_arbitrator:arb|
Logic Cells                : 5 (5)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_cmd_xbar_mux:cmd_xbar_mux|
Logic Cells                : 56 (53)
Dedicated Logic Registers  : 5 (3)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 5 (4)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 50 (47)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altera_merlin_arbitrator:arb|
Logic Cells                : 5 (5)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_esp8266:esp8266|
Logic Cells                : 313 (0)
Dedicated Logic Registers  : 187 (0)
I/O Registers              : 0 (0)
Memory Bits                : 16384
M4Ks                       : 4
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 126 (0)
Register-Only LCs          : 14 (0)
LUT/Register LCs           : 173 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|
Logic Cells                : 226 (85)
Dedicated Logic Registers  : 127 (37)
I/O Registers              : 0 (0)
Memory Bits                : 16384
M4Ks                       : 4
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 99 (48)
Register-Only LCs          : 5 (5)
LUT/Register LCs           : 122 (32)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :             |qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|
Logic Cells                : 72 (0)
Dedicated Logic Registers  : 45 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 27 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :                |scfifo:rxfifo|
Logic Cells                : 72 (0)
Dedicated Logic Registers  : 45 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 27 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo
Library Name               : work

Compilation Hierarchy Node :                   |scfifo_vjt:auto_generated|
Logic Cells                : 72 (0)
Dedicated Logic Registers  : 45 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 27 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated
Library Name               : work

Compilation Hierarchy Node :                      |a_dpfifo_ibt:dpfifo|
Logic Cells                : 72 (40)
Dedicated Logic Registers  : 45 (16)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 27 (24)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (16)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo
Library Name               : work

Compilation Hierarchy Node :                         |altsyncram_df81:FIFOram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram
Library Name               : work

Compilation Hierarchy Node :                         |cntr_477:usedw_counter|
Logic Cells                : 11 (11)
Dedicated Logic Registers  : 10 (10)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 10 (10)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_477:usedw_counter
Library Name               : work

Compilation Hierarchy Node :                         |cntr_g5b:rd_ptr_msb|
Logic Cells                : 10 (10)
Dedicated Logic Registers  : 9 (9)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 9 (9)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_g5b:rd_ptr_msb
Library Name               : work

Compilation Hierarchy Node :                         |cntr_o6b:wr_ptr|
Logic Cells                : 11 (11)
Dedicated Logic Registers  : 10 (10)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 10 (10)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr
Library Name               : work

Compilation Hierarchy Node :             |qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|
Logic Cells                : 69 (0)
Dedicated Logic Registers  : 45 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 24 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :                |scfifo:txfifo|
Logic Cells                : 69 (0)
Dedicated Logic Registers  : 45 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 24 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo
Library Name               : work

Compilation Hierarchy Node :                   |scfifo_vjt:auto_generated|
Logic Cells                : 69 (0)
Dedicated Logic Registers  : 45 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 24 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated
Library Name               : work

Compilation Hierarchy Node :                      |a_dpfifo_ibt:dpfifo|
Logic Cells                : 69 (38)
Dedicated Logic Registers  : 45 (16)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 24 (22)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (16)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo
Library Name               : work

Compilation Hierarchy Node :                         |altsyncram_df81:FIFOram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram
Library Name               : work

Compilation Hierarchy Node :                         |cntr_477:usedw_counter|
Logic Cells                : 10 (10)
Dedicated Logic Registers  : 10 (10)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 10 (10)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_477:usedw_counter
Library Name               : work

Compilation Hierarchy Node :                         |cntr_g5b:rd_ptr_msb|
Logic Cells                : 10 (10)
Dedicated Logic Registers  : 9 (9)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 9 (9)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_g5b:rd_ptr_msb
Library Name               : work

Compilation Hierarchy Node :                         |cntr_o6b:wr_ptr|
Logic Cells                : 11 (11)
Dedicated Logic Registers  : 10 (10)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 10 (10)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr
Library Name               : work

Compilation Hierarchy Node :          |qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|
Logic Cells                : 54 (53)
Dedicated Logic Registers  : 36 (35)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 18 (18)
Register-Only LCs          : 9 (9)
LUT/Register LCs           : 27 (27)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :             |altera_std_synchronizer:the_altera_std_synchronizer|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|altera_std_synchronizer:the_altera_std_synchronizer
Library Name               : work

Compilation Hierarchy Node :          |qsys_system_esp8266_tx:the_qsys_system_esp8266_tx|
Logic Cells                : 34 (34)
Dedicated Logic Registers  : 24 (24)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 9 (9)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 25 (25)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_tx:the_qsys_system_esp8266_tx
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_jtag_uart_0:jtag_uart_0|
Logic Cells                : 162 (39)
Dedicated Logic Registers  : 112 (13)
I/O Registers              : 0 (0)
Memory Bits                : 1024
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 40 (16)
Register-Only LCs          : 22 (3)
LUT/Register LCs           : 100 (20)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|
Logic Cells                : 72 (72)
Dedicated Logic Registers  : 59 (59)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (13)
Register-Only LCs          : 19 (19)
LUT/Register LCs           : 40 (40)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic
Library Name               : work

Compilation Hierarchy Node :          |qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|
Logic Cells                : 26 (0)
Dedicated Logic Registers  : 20 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 6 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 20 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :             |scfifo:rfifo|
Logic Cells                : 26 (0)
Dedicated Logic Registers  : 20 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 6 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 20 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo
Library Name               : work

Compilation Hierarchy Node :                |scfifo_1n21:auto_generated|
Logic Cells                : 26 (0)
Dedicated Logic Registers  : 20 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 6 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 20 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
Library Name               : work

Compilation Hierarchy Node :                   |a_dpfifo_8t21:dpfifo|
Logic Cells                : 26 (0)
Dedicated Logic Registers  : 20 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 6 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 20 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
Library Name               : work

Compilation Hierarchy Node :                      |a_fefifo_7cf:fifo_state|
Logic Cells                : 14 (8)
Dedicated Logic Registers  : 8 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 6 (6)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (2)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
Library Name               : work

Compilation Hierarchy Node :                         |cntr_rj7:count_usedw|
Logic Cells                : 6 (6)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
Library Name               : work

Compilation Hierarchy Node :                      |cntr_fjb:rd_ptr_count|
Logic Cells                : 6 (6)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
Library Name               : work

Compilation Hierarchy Node :                      |cntr_fjb:wr_ptr|
Logic Cells                : 6 (6)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
Library Name               : work

Compilation Hierarchy Node :                      |dpram_5h21:FIFOram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
Library Name               : work

Compilation Hierarchy Node :                         |altsyncram_9tl1:altsyncram2|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
Library Name               : work

Compilation Hierarchy Node :          |qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|
Logic Cells                : 25 (0)
Dedicated Logic Registers  : 20 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 5 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 20 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :             |scfifo:wfifo|
Logic Cells                : 25 (0)
Dedicated Logic Registers  : 20 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 5 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 20 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo
Library Name               : work

Compilation Hierarchy Node :                |scfifo_1n21:auto_generated|
Logic Cells                : 25 (0)
Dedicated Logic Registers  : 20 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 5 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 20 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
Library Name               : work

Compilation Hierarchy Node :                   |a_dpfifo_8t21:dpfifo|
Logic Cells                : 25 (0)
Dedicated Logic Registers  : 20 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 5 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 20 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
Library Name               : work

Compilation Hierarchy Node :                      |a_fefifo_7cf:fifo_state|
Logic Cells                : 13 (7)
Dedicated Logic Registers  : 8 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 5 (5)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (2)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
Library Name               : work

Compilation Hierarchy Node :                         |cntr_rj7:count_usedw|
Logic Cells                : 6 (6)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
Library Name               : work

Compilation Hierarchy Node :                      |cntr_fjb:rd_ptr_count|
Logic Cells                : 6 (6)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
Library Name               : work

Compilation Hierarchy Node :                      |cntr_fjb:wr_ptr|
Logic Cells                : 6 (6)
Dedicated Logic Registers  : 6 (6)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
Library Name               : work

Compilation Hierarchy Node :                      |dpram_5h21:FIFOram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
Library Name               : work

Compilation Hierarchy Node :                         |altsyncram_9tl1:altsyncram2|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 512
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
Library Name               : work

Compilation Hierarchy Node :       |qsys_system_nios2:nios2|
Logic Cells                : 1088 (702)
Dedicated Logic Registers  : 585 (314)
I/O Registers              : 0 (0)
Memory Bits                : 10240
M4Ks                       : 4
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 467 (352)
Register-Only LCs          : 47 (0)
LUT/Register LCs           : 574 (351)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|
Logic Cells                : 385 (84)
Dedicated Logic Registers  : 270 (80)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 115 (4)
Register-Only LCs          : 47 (4)
LUT/Register LCs           : 223 (76)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :             |qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|
Logic Cells                : 138 (0)
Dedicated Logic Registers  : 96 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 42 (0)
Register-Only LCs          : 41 (0)
LUT/Register LCs           : 55 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :                |qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|
Logic Cells                : 49 (45)
Dedicated Logic Registers  : 49 (45)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 37 (35)
LUT/Register LCs           : 12 (10)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :                   |altera_std_synchronizer:the_altera_std_synchronizer3|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
Library Name               : work

Compilation Hierarchy Node :                   |altera_std_synchronizer:the_altera_std_synchronizer4|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
Library Name               : work

Compilation Hierarchy Node :                |qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck|
Logic Cells                : 87 (83)
Dedicated Logic Registers  : 47 (43)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 40 (40)
Register-Only LCs          : 4 (2)
LUT/Register LCs           : 43 (43)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :                   |altera_std_synchronizer:the_altera_std_synchronizer1|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
Library Name               : work

Compilation Hierarchy Node :                   |altera_std_synchronizer:the_altera_std_synchronizer2|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
Library Name               : work

Compilation Hierarchy Node :                |sld_virtual_jtag_basic:qsys_system_nios2_jtag_debug_module_phy|
Logic Cells                : 4 (4)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_jtag_debug_module_phy
Library Name               : work

Compilation Hierarchy Node :             |qsys_system_nios2_nios2_avalon_reg:the_qsys_system_nios2_nios2_avalon_reg|
Logic Cells                : 10 (10)
Dedicated Logic Registers  : 4 (4)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 6 (6)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_avalon_reg:the_qsys_system_nios2_nios2_avalon_reg
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :             |qsys_system_nios2_nios2_oci_break:the_qsys_system_nios2_nios2_oci_break|
Logic Cells                : 32 (32)
Dedicated Logic Registers  : 32 (32)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 32 (32)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_oci_break:the_qsys_system_nios2_nios2_oci_break
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :             |qsys_system_nios2_nios2_oci_debug:the_qsys_system_nios2_nios2_oci_debug|
Logic Cells                : 12 (10)
Dedicated Logic Registers  : 9 (7)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 2 (1)
LUT/Register LCs           : 9 (8)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_oci_debug:the_qsys_system_nios2_nios2_oci_debug
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :                |altera_std_synchronizer:the_altera_std_synchronizer|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_oci_debug:the_qsys_system_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
Library Name               : work

Compilation Hierarchy Node :             |qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|
Logic Cells                : 112 (112)
Dedicated Logic Registers  : 49 (49)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 62 (62)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 50 (50)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :                |qsys_system_nios2_ociram_sp_ram_module:qsys_system_nios2_ociram_sp_ram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|qsys_system_nios2_ociram_sp_ram_module:qsys_system_nios2_ociram_sp_ram
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :                   |altsyncram:the_altsyncram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|qsys_system_nios2_ociram_sp_ram_module:qsys_system_nios2_ociram_sp_ram|altsyncram:the_altsyncram
Library Name               : work

Compilation Hierarchy Node :                      |altsyncram_a281:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M4Ks                       : 2
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|qsys_system_nios2_ociram_sp_ram_module:qsys_system_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a281:auto_generated
Library Name               : work

Compilation Hierarchy Node :          |qsys_system_nios2_register_bank_a_module:qsys_system_nios2_register_bank_a|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 1024
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_register_bank_a_module:qsys_system_nios2_register_bank_a
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :             |altsyncram:the_altsyncram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 1024
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_register_bank_a_module:qsys_system_nios2_register_bank_a|altsyncram:the_altsyncram
Library Name               : work

Compilation Hierarchy Node :                |altsyncram_6lg1:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 1024
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_register_bank_a_module:qsys_system_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_6lg1:auto_generated
Library Name               : work

Compilation Hierarchy Node :          |qsys_system_nios2_register_bank_b_module:qsys_system_nios2_register_bank_b|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 1024
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_register_bank_b_module:qsys_system_nios2_register_bank_b
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :             |altsyncram:the_altsyncram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 1024
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_register_bank_b_module:qsys_system_nios2_register_bank_b|altsyncram:the_altsyncram
Library Name               : work

Compilation Hierarchy Node :                |altsyncram_7lg1:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 1024
M4Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_register_bank_b_module:qsys_system_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_7lg1:auto_generated
Library Name               : work

Compilation Hierarchy Node :          |qsys_system_nios2_test_bench:the_qsys_system_nios2_test_bench|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_test_bench:the_qsys_system_nios2_test_bench
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_onchip_memory2_0:onchip_memory2_0|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 32768
M4Ks                       : 8
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_onchip_memory2_0:onchip_memory2_0
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altsyncram:the_altsyncram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 32768
M4Ks                       : 8
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
Library Name               : work

Compilation Hierarchy Node :             |altsyncram_2dd1:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 32768
M4Ks                       : 8
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated
Library Name               : work

Compilation Hierarchy Node :       |qsys_system_pll:pll|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_pll:pll
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |altpll:DE_Clock_Generator_System|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_pll:pll|altpll:DE_Clock_Generator_System
Library Name               : work

Compilation Hierarchy Node :       |qsys_system_rsp_xbar_demux:rsp_xbar_demux_001|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_001
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_rsp_xbar_demux:rsp_xbar_demux_002|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_002
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_rsp_xbar_demux:rsp_xbar_demux_003|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_003
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_rsp_xbar_demux:rsp_xbar_demux_004|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_004
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_rsp_xbar_demux:rsp_xbar_demux|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_rsp_xbar_mux:rsp_xbar_mux|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 7 (7)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_rsp_xbar_mux:rsp_xbar_mux
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_rsp_xbar_mux_001:rsp_xbar_mux_001|
Logic Cells                : 50 (50)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 34 (34)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_rsp_xbar_mux_001:rsp_xbar_mux_001
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :       |qsys_system_sdram:sdram|
Logic Cells                : 348 (237)
Dedicated Logic Registers  : 201 (117)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 147 (138)
Register-Only LCs          : 42 (2)
LUT/Register LCs           : 159 (76)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_sdram:sdram
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :          |qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|
Logic Cells                : 133 (133)
Dedicated Logic Registers  : 84 (84)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 9 (9)
Register-Only LCs          : 40 (40)
LUT/Register LCs           : 84 (84)
Full Hierarchy Name        : |SoC|qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module
Library Name               : altera_reserved_qsys_qsys_system

Compilation Hierarchy Node :    |sld_hub:auto_hub|
Logic Cells                : 177 (1)
Dedicated Logic Registers  : 97 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 80 (1)
Register-Only LCs          : 14 (0)
LUT/Register LCs           : 83 (0)
Full Hierarchy Name        : |SoC|sld_hub:auto_hub
Library Name               : work

Compilation Hierarchy Node :       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|
Logic Cells                : 176 (132)
Dedicated Logic Registers  : 97 (69)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 79 (63)
Register-Only LCs          : 14 (14)
LUT/Register LCs           : 83 (58)
Full Hierarchy Name        : |SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst
Library Name               : work

Compilation Hierarchy Node :          |sld_rom_sr:hub_info_reg|
Logic Cells                : 24 (24)
Dedicated Logic Registers  : 9 (9)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 9 (9)
Full Hierarchy Name        : |SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg
Library Name               : work

Compilation Hierarchy Node :          |sld_shadow_jsm:shadow_jsm|
Logic Cells                : 20 (20)
Dedicated Logic Registers  : 19 (19)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 19 (19)
Full Hierarchy Name        : |SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm
Library Name               : work
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Delay Chain Summary                                                            ;
+--------------------------------------------------------------------------------+
Name                  : gpio_1[0]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : --

Name                  : gpio_1[1]
Pin Type              : Bidir
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_dq[0]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[1]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[2]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[3]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[4]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[5]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[6]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[7]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[8]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[9]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[10]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[11]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[12]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[13]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[14]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : dram_dq[15]
Pin Type              : Bidir
Pad to Core 0         : --
Pad to Core 1         : (0) 171 ps
Pad to Input Register : (0) 0 ps
TCO                   : (0) 38 ps

Name                  : ledg[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledg[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledg[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledg[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledg[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledg[5]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledg[6]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledg[7]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledg[8]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[5]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[6]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[7]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[8]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[9]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[10]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[11]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[12]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[13]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[14]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[15]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[16]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : ledr[17]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : sw[0]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[1]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[2]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[3]
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[4]
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[5]
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[6]
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[7]
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[8]
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[9]
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[10]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[11]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[12]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[13]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[14]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[15]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[16]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : sw[17]
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : dram_clk
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : dram_cke
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : dram_addr[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[5]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[6]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[7]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[8]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[9]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[10]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_addr[11]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_ba_0
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_ba_1
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_cs_n
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_cas_n
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_ras_n
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_we_n
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : dram_udqm
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : dram_ldqm
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : (0) 38 ps

Name                  : clock_50
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------------------------------------+
Source Pin / Fanout : gpio_1[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : gpio_1[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : dram_dq[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[16]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : sw[17]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : clock_50
Pad To Core Index   :  
Setting             :  
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Control Signals                                                                ;
+--------------------------------------------------------------------------------+
Name                      : altera_internal_jtag~TCKUTAP
Location                  : JTAG_X1_Y19_N0
Fan-Out                   : 183
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK3
Enable Signal Source Name : --

Name                      : altera_internal_jtag~TMSUTAP
Location                  : JTAG_X1_Y19_N0
Fan-Out                   : 22
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : clock_50
Location                  : PIN_N2
Fan-Out                   : 2259
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK2
Enable Signal Source Name : --

Name                      : clock_50
Location                  : PIN_N2
Fan-Out                   : 2
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:esp8266_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0
Location                  : LCCOMB_X37_Y14_N28
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:matriz_aslave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1
Location                  : LCCOMB_X37_Y13_N10
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2
Location                  : LCCOMB_X31_Y14_N16
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0
Location                  : LCCOMB_X30_Y14_N16
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0
Location                  : LCCOMB_X21_Y14_N30
Fan-Out                   : 20
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153
Location                  : LCCOMB_X20_Y11_N24
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154
Location                  : LCCOMB_X20_Y11_N26
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155
Location                  : LCCOMB_X20_Y11_N12
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156
Location                  : LCCOMB_X20_Y11_N22
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157
Location                  : LCCOMB_X20_Y11_N16
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158
Location                  : LCCOMB_X20_Y11_N18
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159
Location                  : LCCOMB_X20_Y11_N20
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160
Location                  : LCCOMB_X20_Y11_N6
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write
Location                  : LCCOMB_X20_Y11_N8
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0
Location                  : LCCOMB_X21_Y14_N4
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0
Location                  : LCCOMB_X21_Y14_N10
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0
Location                  : LCCOMB_X21_Y14_N0
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0
Location                  : LCCOMB_X22_Y15_N8
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0
Location                  : LCCOMB_X21_Y14_N2
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0
Location                  : LCCOMB_X21_Y14_N22
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0
Location                  : LCCOMB_X23_Y15_N28
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~8
Location                  : LCCOMB_X22_Y15_N14
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0
Location                  : LCCOMB_X21_Y14_N16
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid
Location                  : LCCOMB_X21_Y14_N12
Fan-Out                   : 24
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_merlin_slave_translator:matriz_aslave_translator|av_write
Location                  : LCCOMB_X36_Y13_N0
Fan-Out                   : 33
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_merlin_width_adapter:width_adapter|byteen_reg[1]~0
Location                  : LCCOMB_X22_Y13_N20
Fan-Out                   : 39
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_merlin_width_adapter:width_adapter|use_reg
Location                  : LCFF_X22_Y13_N23
Fan-Out                   : 72
Usage                     : Clock enable, Sync. clear, Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Location                  : LCFF_X37_Y19_N9
Fan-Out                   : 1003
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK6
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Location                  : LCFF_X37_Y19_N9
Fan-Out                   : 120
Usage                     : Clock enable, Sync. clear, Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_reset_controller:rst_controller|r_sync_rst
Location                  : LCFF_X37_Y19_N21
Fan-Out                   : 480
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK5
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_reset_controller:rst_controller|r_sync_rst_dly
Location                  : LCFF_X37_Y19_N25
Fan-Out                   : 9
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X35_Y22_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X35_Y22_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X35_Y22_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X36_Y27_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y27_N29
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y19_N28
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK14
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X35_Y22_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X32_Y22_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X35_Y22_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X28_Y23_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X28_Y23_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y19_N22
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK7
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X35_Y22_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X35_Y22_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X35_Y22_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X42_Y20_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X43_Y20_N25
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y19_N16
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK13
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X30_Y22_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X34_Y22_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y22_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X38_Y25_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X38_Y25_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N16
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK15
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X30_Y22_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X34_Y22_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y22_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X35_Y28_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y28_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N8
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK0
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X33_Y22_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X33_Y22_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X33_Y22_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X19_Y26_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X19_Y26_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y22_N26
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK4
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X30_Y22_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X34_Y22_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y22_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X40_Y24_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X40_Y24_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N4
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK9
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X30_Y22_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X34_Y22_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y22_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X21_Y24_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X21_Y24_N9
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N24
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK10
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X30_Y22_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X34_Y22_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y22_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X42_Y18_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X42_Y18_N11
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N12
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK8
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X30_Y22_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X34_Y22_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y22_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X27_Y28_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X27_Y28_N9
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N28
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK11
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X30_Y22_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X34_Y22_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y22_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X27_Y25_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X27_Y25_N25
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N0
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X30_Y22_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X34_Y22_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y22_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X20_Y19_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X20_Y19_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N20
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X33_Y22_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X33_Y22_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X33_Y22_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X19_Y22_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X19_Y22_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y22_N18
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X33_Y22_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X33_Y22_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X33_Y22_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X40_Y11_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X40_Y11_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y22_N10
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X33_Y22_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X33_Y22_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X33_Y22_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X44_Y14_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X44_Y14_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y22_N2
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|enable_power_decay~1
Location                  : LCCOMB_X35_Y22_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|enable_power_register~1
Location                  : LCCOMB_X35_Y22_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|enable_power_shift_amount~1
Location                  : LCCOMB_X35_Y22_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X43_Y21_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X43_Y19_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y19_N8
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
Location                  : LCCOMB_X35_Y15_N2
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1
Location                  : LCCOMB_X35_Y15_N0
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~2
Location                  : LCCOMB_X31_Y13_N18
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_002|update_grant~0
Location                  : LCCOMB_X22_Y13_N0
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
Location                  : LCCOMB_X35_Y13_N10
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_003|update_grant~1
Location                  : LCCOMB_X37_Y13_N8
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
Location                  : LCCOMB_X38_Y14_N22
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|update_grant~1
Location                  : LCCOMB_X38_Y14_N26
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
Location                  : LCCOMB_X32_Y14_N26
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux|update_grant~1
Location                  : LCCOMB_X32_Y14_N30
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|control_wr_strobe~0
Location                  : LCCOMB_X36_Y16_N20
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_477:usedw_counter|_~4
Location                  : LCCOMB_X50_Y18_N20
Fan-Out                   : 10
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_g5b:rd_ptr_msb|_~0
Location                  : LCCOMB_X50_Y21_N4
Fan-Out                   : 9
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|_~0
Location                  : LCCOMB_X50_Y18_N24
Fan-Out                   : 10
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|rd_ptr_lsb~1
Location                  : LCCOMB_X51_Y16_N10
Fan-Out                   : 1
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|valid_wreq
Location                  : LCCOMB_X50_Y18_N28
Fan-Out                   : 16
Usage                     : Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_g5b:rd_ptr_msb|_~0
Location                  : LCCOMB_X49_Y17_N28
Fan-Out                   : 9
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|_~0
Location                  : LCCOMB_X51_Y16_N4
Fan-Out                   : 10
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|rd_ptr_lsb~1
Location                  : LCCOMB_X49_Y17_N2
Fan-Out                   : 1
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|usedw_will_be_1~1
Location                  : LCCOMB_X47_Y17_N22
Fan-Out                   : 11
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|valid_wreq
Location                  : LCCOMB_X47_Y17_N26
Fan-Out                   : 18
Usage                     : Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_wr_strobe
Location                  : LCCOMB_X49_Y17_N8
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|got_new_char
Location                  : LCCOMB_X50_Y19_N14
Fan-Out                   : 10
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0
Location                  : LCCOMB_X50_Y19_N2
Fan-Out                   : 10
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_tx:the_qsys_system_esp8266_tx|always3~0
Location                  : LCCOMB_X49_Y20_N0
Fan-Out                   : 9
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_tx:the_qsys_system_esp8266_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~1
Location                  : LCCOMB_X49_Y17_N18
Fan-Out                   : 9
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
Location                  : LCCOMB_X28_Y11_N30
Fan-Out                   : 9
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4
Location                  : LCCOMB_X32_Y11_N18
Fan-Out                   : 21
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0
Location                  : LCCOMB_X31_Y11_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
Location                  : LCCOMB_X31_Y11_N30
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
Location                  : LCCOMB_X34_Y13_N14
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|fifo_wr
Location                  : LCFF_X27_Y16_N29
Fan-Out                   : 15
Usage                     : Clock enable, Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|ien_AE~0
Location                  : LCCOMB_X36_Y14_N10
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~4
Location                  : LCCOMB_X34_Y13_N16
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0
Location                  : LCCOMB_X27_Y14_N24
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|r_val~0
Location                  : LCCOMB_X28_Y11_N2
Fan-Out                   : 11
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|read_0
Location                  : LCFF_X34_Y13_N7
Fan-Out                   : 16
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|wr_rfifo
Location                  : LCCOMB_X34_Y13_N22
Fan-Out                   : 13
Usage                     : Clock enable, Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|D_iw[4]
Location                  : LCFF_X28_Y17_N9
Fan-Out                   : 39
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|E_alu_result~14
Location                  : LCCOMB_X30_Y16_N8
Fan-Out                   : 55
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|E_new_inst
Location                  : LCFF_X36_Y15_N1
Fan-Out                   : 42
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|E_valid
Location                  : LCFF_X33_Y19_N17
Fan-Out                   : 19
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|F_pc_sel_nxt.10~0
Location                  : LCCOMB_X33_Y18_N2
Fan-Out                   : 22
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|F_valid~0
Location                  : LCCOMB_X29_Y15_N0
Fan-Out                   : 34
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|R_ctrl_hi_imm16
Location                  : LCFF_X36_Y19_N29
Fan-Out                   : 17
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|R_ctrl_shift_rot
Location                  : LCFF_X34_Y19_N7
Fan-Out                   : 28
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|R_src1~19
Location                  : LCCOMB_X33_Y19_N6
Fan-Out                   : 32
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|R_src2_hi~0
Location                  : LCCOMB_X31_Y18_N12
Fan-Out                   : 15
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|W_ienable_reg_nxt~1
Location                  : LCCOMB_X34_Y18_N14
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|W_rf_wren
Location                  : LCCOMB_X30_Y18_N20
Fan-Out                   : 2
Usage                     : Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|W_status_reg_pie_inst_nxt~2
Location                  : LCCOMB_X33_Y18_N12
Fan-Out                   : 20
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|W_valid
Location                  : LCFF_X33_Y19_N21
Fan-Out                   : 26
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|av_ld_byte0_data[6]~0
Location                  : LCCOMB_X27_Y15_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|av_ld_byte1_data_en~0
Location                  : LCCOMB_X27_Y15_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|av_ld_rshift8~1
Location                  : LCCOMB_X28_Y15_N2
Fan-Out                   : 24
Usage                     : Clock enable, Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|address[8]
Location                  : LCFF_X28_Y19_N17
Fan-Out                   : 36
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|jxuir
Location                  : LCFF_X24_Y20_N5
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_a
Location                  : LCCOMB_X35_Y20_N18
Fan-Out                   : 4
Usage                     : Clock enable, Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0
Location                  : LCCOMB_X31_Y20_N20
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~1
Location                  : LCCOMB_X24_Y20_N18
Fan-Out                   : 11
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_b
Location                  : LCCOMB_X31_Y20_N8
Fan-Out                   : 36
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0
Location                  : LCCOMB_X24_Y20_N8
Fan-Out                   : 64
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|update_jdo_strobe
Location                  : LCFF_X31_Y20_N25
Fan-Out                   : 39
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck|sr[30]~21
Location                  : LCCOMB_X33_Y21_N30
Fan-Out                   : 18
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck|sr[36]~29
Location                  : LCCOMB_X33_Y21_N20
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck|sr[6]~13
Location                  : LCCOMB_X31_Y12_N18
Fan-Out                   : 13
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_jtag_debug_module_phy|virtual_state_sdr~0
Location                  : LCCOMB_X31_Y12_N26
Fan-Out                   : 39
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_jtag_debug_module_phy|virtual_state_uir~0
Location                  : LCCOMB_X31_Y12_N6
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_avalon_reg:the_qsys_system_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
Location                  : LCCOMB_X29_Y19_N14
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_oci_debug:the_qsys_system_nios2_nios2_oci_debug|resetrequest
Location                  : LCFF_X36_Y20_N11
Fan-Out                   : 6
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|MonDReg[0]~10
Location                  : LCCOMB_X28_Y20_N24
Fan-Out                   : 31
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|ociram_wr_en
Location                  : LCCOMB_X29_Y19_N4
Fan-Out                   : 2
Usage                     : Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_onchip_memory2_0:onchip_memory2_0|wren~0
Location                  : LCCOMB_X35_Y15_N20
Fan-Out                   : 8
Usage                     : Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_sdram:sdram|Selector27~6
Location                  : LCCOMB_X27_Y9_N14
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_sdram:sdram|Selector34~2
Location                  : LCCOMB_X28_Y10_N14
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_sdram:sdram|WideOr16~0
Location                  : LCCOMB_X25_Y9_N26
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_sdram:sdram|active_rnw~3
Location                  : LCCOMB_X27_Y9_N8
Fan-Out                   : 40
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_sdram:sdram|always5~0
Location                  : LCCOMB_X24_Y10_N6
Fan-Out                   : 18
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_sdram:sdram|m_addr[0]~2
Location                  : LCCOMB_X28_Y9_N4
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_sdram:sdram|m_state.000000010
Location                  : LCFF_X28_Y10_N29
Fan-Out                   : 31
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|entry_0[40]~0
Location                  : LCCOMB_X24_Y10_N28
Fan-Out                   : 40
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|entry_1[40]~0
Location                  : LCCOMB_X24_Y10_N10
Fan-Out                   : 40
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
Location                  : LCFF_X23_Y12_N3
Fan-Out                   : 70
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK1
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0
Location                  : LCCOMB_X31_Y12_N22
Fan-Out                   : 4
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena
Location                  : LCCOMB_X31_Y12_N16
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0
Location                  : LCCOMB_X24_Y12_N24
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4
Location                  : LCCOMB_X30_Y12_N26
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0
Location                  : LCCOMB_X30_Y12_N0
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5
Location                  : LCCOMB_X23_Y16_N6
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12
Location                  : LCCOMB_X23_Y16_N8
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17
Location                  : LCCOMB_X24_Y16_N18
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11
Location                  : LCCOMB_X32_Y12_N14
Fan-Out                   : 5
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12
Location                  : LCCOMB_X31_Y12_N12
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3
Location                  : LCCOMB_X23_Y12_N16
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2
Location                  : LCCOMB_X23_Y16_N20
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9
Location                  : LCCOMB_X22_Y16_N4
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~18
Location                  : LCCOMB_X31_Y12_N28
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22
Location                  : LCCOMB_X30_Y12_N12
Fan-Out                   : 5
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23
Location                  : LCCOMB_X31_Y12_N20
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]
Location                  : LCFF_X22_Y12_N9
Fan-Out                   : 12
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK12
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]
Location                  : LCFF_X24_Y12_N5
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]
Location                  : LCFF_X22_Y12_N21
Fan-Out                   : 42
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]
Location                  : LCFF_X24_Y12_N1
Fan-Out                   : 45
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
Location                  : LCFF_X23_Y12_N13
Fan-Out                   : 13
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0
Location                  : LCCOMB_X24_Y12_N10
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg
Location                  : LCFF_X24_Y14_N17
Fan-Out                   : 32
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                    ;
+--------------------------------------------------------------------------------+
Name                      : altera_internal_jtag~TCKUTAP
Location                  : JTAG_X1_Y19_N0
Fan-Out                   : 183
Global Resource Used      : Global Clock
Global Line Name          : GCLK3
Enable Signal Source Name : --

Name                      : clock_50
Location                  : PIN_N2
Fan-Out                   : 2259
Global Resource Used      : Global Clock
Global Line Name          : GCLK2
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Location                  : LCFF_X37_Y19_N9
Fan-Out                   : 1003
Global Resource Used      : Global Clock
Global Line Name          : GCLK6
Enable Signal Source Name : --

Name                      : qsys_system:system|altera_reset_controller:rst_controller|r_sync_rst
Location                  : LCFF_X37_Y19_N21
Fan-Out                   : 480
Global Resource Used      : Global Clock
Global Line Name          : GCLK5
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y19_N28
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK14
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y19_N22
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK7
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y19_N16
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK13
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N16
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK15
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N8
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK0
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y22_N26
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK4
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N4
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK9
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N24
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK10
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N12
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK8
Enable Signal Source Name : --

Name                      : qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X30_Y22_N28
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK11
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
Location                  : LCFF_X23_Y12_N3
Fan-Out                   : 70
Global Resource Used      : Global Clock
Global Line Name          : GCLK1
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]
Location                  : LCFF_X22_Y12_N9
Fan-Out                   : 12
Global Resource Used      : Global Clock
Global Line Name          : GCLK12
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|WideOr9~0                                                                                                                                                                                              ; 160     ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|WideOr4~4                                                                                                                                                                                              ; 156     ;
; qsys_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                      ; 119     ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|WideOr2~0                                                                                                                                                                                              ; 82      ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[1]                                                                                                                                                                                                                                           ; 76      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|temporizador:gerador_delay|Equal0~10                                                                                                                                                                                                 ; 73      ;
; qsys_system:system|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                  ; 72      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|Mux7~0                                                                                                                                                                               ; 72      ;
; ~GND                                                                                                                                                                                                                                                                                                                  ; 71      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; qsys_system:system|qsys_system_nios2:nios2|E_alu_result~14                                                                                                                                                                                                                                                            ; 55      ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                           ; 52      ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                               ; 51      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1                                                                                                                                                                                                ; 49      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0                                                                                                                                                                                                ; 49      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|jtag_ram_access                                                                                                                              ; 46      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                      ; 45      ;
; qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                        ; 43      ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[0]                                                                                                                                                                                                                                           ; 43      ;
; qsys_system:system|qsys_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                          ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                      ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                           ; 42      ;
; qsys_system:system|qsys_system_nios2:nios2|E_new_inst                                                                                                                                                                                                                                                                 ; 42      ;
; qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                   ; 41      ;
; qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|entry_0[40]~0                                                                                                                                                                                ; 40      ;
; qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|entry_1[40]~0                                                                                                                                                                                ; 40      ;
; qsys_system:system|qsys_system_sdram:sdram|active_rnw~3                                                                                                                                                                                                                                                               ; 40      ;
; qsys_system:system|qsys_system_nios2:nios2|av_ld_aligning_data                                                                                                                                                                                                                                                        ; 39      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; qsys_system:system|altera_merlin_width_adapter:width_adapter|byteen_reg[1]~0                                                                                                                                                                                                                                          ; 39      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[4]                                                                                                                                                                                                                                                                    ; 39      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_jtag_debug_module_phy|virtual_state_sdr~0                                 ; 39      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|address[8]                                                                                                                                                                                                     ; 36      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_b     ; 36      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|Mux7~2                                                                                                                                                                               ; 36      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|Mux7~1                                                                                                                                                                               ; 36      ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_ld                                                                                                                                                                                                                                                                  ; 35      ;
; qsys_system:system|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                                        ; 35      ;
; qsys_system:system|qsys_system_nios2:nios2|F_valid~0                                                                                                                                                                                                                                                                  ; 34      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_avalon_reg:the_qsys_system_nios2_nios2_avalon_reg|Equal1~0                                                                                                                             ; 33      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|jtag_ram_rd_d1                                                                                                                               ; 33      ;
; qsys_system:system|qsys_system_nios2:nios2|R_logic_op[0]                                                                                                                                                                                                                                                              ; 33      ;
; qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                                                                                                                                           ; 33      ;
; qsys_system:system|altera_merlin_slave_translator:matriz_aslave_translator|av_write                                                                                                                                                                                                                                   ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                     ; 32      ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                     ; 32      ;
; qsys_system:system|qsys_system_nios2:nios2|R_src1~19                                                                                                                                                                                                                                                                  ; 32      ;
; qsys_system:system|qsys_system_nios2:nios2|R_src2_use_imm                                                                                                                                                                                                                                                             ; 32      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[26]~1                                                                                                                                                                                                                                                                 ; 32      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; qsys_system:system|qsys_system_nios2:nios2|R_logic_op[1]                                                                                                                                                                                                                                                              ; 32      ;
; qsys_system:system|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                        ; 32      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|MonDReg[0]~10                                                                                                                                ; 31      ;
; qsys_system:system|qsys_system_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                          ; 31      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_avalon_reg:the_qsys_system_nios2_nios2_avalon_reg|oci_ienable[20]                                                                                                                      ; 30      ;
; qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                                                                                                                                           ; 29      ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_shift_rot                                                                                                                                                                                                                                                           ; 28      ;
; qsys_system:system|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                  ; 28      ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_logic                                                                                                                                                                                                                                                               ; 27      ;
; qsys_system:system|qsys_system_nios2:nios2|E_alu_sub                                                                                                                                                                                                                                                                  ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                           ; 26      ;
; qsys_system:system|qsys_system_nios2:nios2|W_valid                                                                                                                                                                                                                                                                    ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                          ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                          ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                          ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                                         ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                          ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                          ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                          ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                                         ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                          ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                          ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                          ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                                         ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                                         ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                                         ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                                         ; 26      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_state.sub_decay                                                                                                                                                                          ; 26      ;
; qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                                               ; 25      ;
; qsys_system:system|qsys_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                            ; 25      ;
; qsys_system:system|qsys_system_nios2:nios2|av_ld_rshift8~1                                                                                                                                                                                                                                                            ; 24      ;
; qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                              ; 24      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|Mux5~3                                                                                                                                                                               ; 24      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|Mux5~2                                                                                                                                                                               ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                         ; 23      ;
; qsys_system:system|qsys_system_nios2:nios2|av_fill_bit~1                                                                                                                                                                                                                                                              ; 23      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[15]                                                                                                                                                                                                                                                                   ; 23      ;
; qsys_system:system|qsys_system_nios2:nios2|R_src1~18                                                                                                                                                                                                                                                                  ; 23      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[2]                                                                                                                                                                                                                                                                    ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                          ; 22      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[14]                                                                                                                                                                                                                                                                   ; 22      ;
; qsys_system:system|qsys_system_nios2:nios2|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                          ; 22      ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                      ; 21      ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_002|WideOr1                                                                                                                                                                                                                                                  ; 21      ;
; qsys_system:system|qsys_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                          ; 21      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[11]                                                                                                                                                                                                                                                                   ; 20      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                           ; 20      ;
; qsys_system:system|qsys_system_nios2:nios2|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                                ; 20      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[3]                                                                                                                                                                                                                                                                    ; 20      ;
; qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_002|src1_valid~0                                                                                                                                                                                                                                         ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                          ; 19      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[21]                                                                                                                                                                                                                                                                   ; 19      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[16]                                                                                                                                                                                                                                                                   ; 19      ;
; qsys_system:system|qsys_system_nios2:nios2|E_valid                                                                                                                                                                                                                                                                    ; 19      ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                           ; 19      ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[1]                                                                                                                                                                                                                                           ; 19      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                      ; 19      ;
; qsys_system:system|qsys_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                          ; 19      ;
; qsys_system:system|qsys_system_sdram:sdram|WideOr9~0                                                                                                                                                                                                                                                                  ; 19      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|valid_wreq                                                                                 ; 18      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck|sr[30]~21                      ; 18      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[1]                                                                                                                                                                                                                                                                    ; 18      ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                               ; 18      ;
; qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_004|src0_valid                                                                                                                                                                                                                                           ; 18      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                       ; 18      ;
; qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_004|src1_valid                                                                                                                                                                                                                                           ; 18      ;
; qsys_system:system|qsys_system_sdram:sdram|always5~0                                                                                                                                                                                                                                                                  ; 18      ;
; qsys_system:system|qsys_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                  ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                   ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                   ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                   ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                                  ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                   ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                   ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                   ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                                  ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                   ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                   ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                   ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                                  ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                                  ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                                  ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                                  ; 18      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_state.sub_shift_amount                                                                                                                                                                   ; 18      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2                                                                                                                                                                                                ; 17      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[5]                                                                                                                                                                                                                                                                    ; 17      ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_hi_imm16                                                                                                                                                                                                                                                            ; 17      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[0]                                                                                                                                                                                                                                                                    ; 17      ;
; qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux_002|src0_valid~0                                                                                                                                                                                                                                         ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                                  ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                                  ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                                  ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                                  ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                                  ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                                  ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_state.sum_shift_amount                                                                                                                                                                   ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits|current_timer[0]                                                                                                                                                                                              ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits|current_timer[1]                                                                                                                                                                                              ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits|current_timer[2]                                                                                                                                                                                              ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits|current_timer[3]                                                                                                                                                                                              ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits|current_timer[4]                                                                                                                                                                                              ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits|current_timer[5]                                                                                                                                                                                              ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits|current_timer[6]                                                                                                                                                                                              ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits|current_timer[7]                                                                                                                                                                                              ; 17      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|acknowledge_motor~2                                                                                                                                                                  ; 16      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160                                                                                                                                                                                                        ; 16      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159                                                                                                                                                                                                        ; 16      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158                                                                                                                                                                                                        ; 16      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157                                                                                                                                                                                                        ; 16      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156                                                                                                                                                                                                        ; 16      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155                                                                                                                                                                                                        ; 16      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154                                                                                                                                                                                                        ; 16      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153                                                                                                                                                                                                        ; 16      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|empty_dff                                                                                  ; 16      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|valid_wreq                                                                                 ; 16      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|valid_rreq                                                                                 ; 16      ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                         ; 16      ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                        ; 16      ;
; qsys_system:system|qsys_system_rsp_xbar_mux:rsp_xbar_mux|src_payload~2                                                                                                                                                                                                                                                ; 16      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck|sr~19                          ; 16      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|control_wr_strobe~0                                                                                                                                                                                              ; 16      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|Equal0~0                                                                                                                                                                                                         ; 16      ;
; qsys_system:system|qsys_system_nios2:nios2|R_src2_lo~0                                                                                                                                                                                                                                                                ; 16      ;
; qsys_system:system|qsys_system_sdram:sdram|m_data[12]~0                                                                                                                                                                                                                                                               ; 16      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|acknowledge_motor~1                                                                                                                                                                  ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|acknowledge_motor~0                                                                                                                                                                  ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|acknowledge_motor~0                                                                                                                                                                  ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|acknowledge_motor~0                                                                                                                                                                  ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|acknowledge_motor~0                                                                                                                                                                  ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[0]                                                                                                                                                                            ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[1]                                                                                                                                                                            ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[2]                                                                                                                                                                            ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[3]                                                                                                                                                                            ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[4]                                                                                                                                                                            ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[5]                                                                                                                                                                            ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[6]                                                                                                                                                                            ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|acknowledge_motor~0                                                                                                                                                                                 ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|WideOr0~0                                                                                                                                                                                              ; 16      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[7]                                                                                                                                                                            ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                             ; 15      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|d1_rx_fifo_rd_strobe                                                                                                                                                                                             ; 15      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|empty_dff                                                                                  ; 15      ;
; qsys_system:system|qsys_system_nios2:nios2|R_src2_hi~0                                                                                                                                                                                                                                                                ; 15      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|jdo[34]                  ; 15      ;
; qsys_system:system|qsys_system_nios2:nios2|i_read                                                                                                                                                                                                                                                                     ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                             ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                             ; 14      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|valid_rreq                                                                                 ; 14      ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[30]~25                                                                                                                                                                                                                                                        ; 14      ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                       ; 14      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[13]                                                                                                                                                                                                                                                                   ; 14      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; 14      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|WideOr4~6                                                                                                                                                                                              ; 14      ;
; qsys_system:system|qsys_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                          ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                             ; 13      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|d1_tx_wr_strobe                                                                                                                                                                                                  ; 13      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_tx:the_qsys_system_esp8266_tx|do_load_shifter                                                                                                                                                                                                      ; 13      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                      ; 13      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[12]                                                                                                                                                                                                                                                                   ; 13      ;
; qsys_system:system|qsys_system_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                                               ; 13      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                       ; 13      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                                                                                                                                      ; 13      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_tck:the_qsys_system_nios2_jtag_debug_module_tck|sr[6]~13                       ; 13      ;
; qsys_system:system|qsys_system_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                ; 13      ;
; qsys_system:system|qsys_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                ; 13      ;
; qsys_system:system|altera_merlin_master_translator:nios2_instruction_master_translator|read_accepted                                                                                                                                                                                                                  ; 13      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|Equal6~0                                                                                                                                                                             ; 13      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|Equal5~0                                                                                                                                                                             ; 13      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|Equal4~0                                                                                                                                                                                            ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                             ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                     ; 12      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                                                          ; 12      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                      ; 12      ;
; qsys_system:system|qsys_system_nios2:nios2|Equal2~2                                                                                                                                                                                                                                                                   ; 12      ;
; qsys_system:system|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                       ; 12      ;
; qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0                                                                                                                                                                                                          ; 12      ;
; qsys_system:system|altera_merlin_slave_translator:matriz_aslave_translator|av_begintransfer~0                                                                                                                                                                                                                         ; 12      ;
; qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1                                                                                                                                                                                                             ; 12      ;
; qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~0                                                                                                                                                                                                             ; 12      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|Mux7~4                                                                                                                                                                               ; 12      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|Mux7~3                                                                                                                                                                               ; 12      ;
; qsys_system:system|qsys_system_sdram:sdram|m_addr[0]~2                                                                                                                                                                                                                                                                ; 12      ;
; qsys_system:system|qsys_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                          ; 12      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|do_start_rx                                                                                                                                                                                                          ; 11      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|usedw_will_be_1~1                                                                          ; 11      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|Equal4~0                                                                                                                                                                                                         ; 11      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|Equal5~0                                                                                                                                                                                                         ; 11      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|Equal1~0                                                                                                                                                                                                         ; 11      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                      ; 11      ;
; qsys_system:system|qsys_system_nios2:nios2|av_ld_rshift8~0                                                                                                                                                                                                                                                            ; 11      ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                        ; 11      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                      ; 11      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                      ; 11      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~1   ; 11      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[7]                                                                                                                                                                                                                                                                    ; 11      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                      ; 11      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; 11      ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|always2~0                                                                                                                                                                                                                                                      ; 11      ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_br_cmp                                                                                                                                                                                                                                                              ; 11      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                      ; 11      ;
; qsys_system:system|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; 11      ;
; qsys_system:system|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; 11      ;
; qsys_system:system|altera_avalon_sc_fifo:matriz_aslave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                 ; 11      ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; 11      ;
; qsys_system:system|qsys_system_sdram:sdram|Equal0~3                                                                                                                                                                                                                                                                   ; 11      ;
; qsys_system:system|qsys_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                ; 11      ;
; qsys_system:system|qsys_system_nios2:nios2|d_read                                                                                                                                                                                                                                                                     ; 11      ;
; qsys_system:system|qsys_system_sdram:sdram|m_addr[0]~0                                                                                                                                                                                                                                                                ; 11      ;
; qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                   ; 11      ;
; qsys_system:system|qsys_system_sdram:sdram|m_state.000001000                                                                                                                                                                                                                                                          ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                       ; 10      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_477:usedw_counter|_~4                                                                 ; 10      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|_~0                                                                        ; 10      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|_~0                                                                        ; 10      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0                                                                                                                                                             ; 10      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|got_new_char                                                                                                                                                                                                         ; 10      ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|Equal2~0                                                                                                                                                                                                         ; 10      ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                      ; 10      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[8]                                                                                                                                                                                                                                                                    ; 10      ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_jmp_direct                                                                                                                                                                                                                                                          ; 10      ;
; qsys_system:system|qsys_system_nios2:nios2|D_iw[6]                                                                                                                                                                                                                                                                    ; 10      ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                          ; 10      ;
; qsys_system:system|qsys_system_nios2:nios2|Equal132~0                                                                                                                                                                                                                                                                 ; 10      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|waitrequest                                                                                                                                  ; 10      ;
; qsys_system:system|qsys_system_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                ; 10      ;
; qsys_system:system|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                                                                                                                                                        ; 10      ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_test_bench:the_qsys_system_nios2_test_bench|d_write                                                                                                                                                                                                      ; 10      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0                                                                                                                                          ; 10      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0                                                                                                                                          ; 10      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0                                                                                                                                          ; 10      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0                                                                                                                                          ; 10      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0                                                                                                                                          ; 10      ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|memory_element_states~0                                                                                                                                                                          ; 10      ;
; qsys_system:system|qsys_system_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                                 ; 10      ;
; qsys_system:system|qsys_system_sdram:sdram|pending                                                                                                                                                                                                                                                                    ; 10      ;
; qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                   ; 10      ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[3]                                                                                                                                                                                                                                                            ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                       ; 9       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_g5b:rd_ptr_msb|_~0                                                                    ; 9       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_g5b:rd_ptr_msb|_~0                                                                    ; 9       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; 9       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_tx:the_qsys_system_esp8266_tx|always3~0                                                                                                                                                                                                            ; 9       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|Equal3~0                                                                                                                                                                                                         ; 9       ;
; qsys_system:system|qsys_system_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~4                                                                                                                                                                                                                                        ; 9       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_tx:the_qsys_system_esp8266_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~1                                                                                                                                                      ; 9       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                            ; 9       ;
; qsys_system:system|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                              ; 9       ;
; qsys_system:system|qsys_system_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                             ; 9       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[0]                                                                                                                                                                                                                                           ; 9       ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_break                                                                                                                                                                                                                                                               ; 9       ;
; qsys_system:system|qsys_system_nios2:nios2|R_ctrl_exception                                                                                                                                                                                                                                                           ; 9       ;
; qsys_system:system|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; 9       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                              ; 9       ;
; qsys_system:system|altera_merlin_master_translator:nios2_data_master_translator|uav_read~0                                                                                                                                                                                                                            ; 9       ;
; qsys_system:system|qsys_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                 ; 9       ;
; qsys_system:system|qsys_system_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                          ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                              ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                              ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                              ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                                     ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                                             ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                              ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                              ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                              ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                                     ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                                             ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                              ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                              ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                              ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                                     ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                                             ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                                     ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                                             ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                                     ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                                             ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                                     ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                                             ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_state.be_zero_power                                                                                                                                                                      ; 9       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                                                                                                                                              ; 9       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|full_dff                                                                                   ; 9       ;
; qsys_system:system|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0                                                                                                                                                                                         ; 8       ;
; qsys_system:system|qsys_system_nios2:nios2|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                      ; 8       ;
; qsys_system:system|qsys_system_nios2:nios2|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                      ; 8       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[47]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[45]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[44]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[43]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[42]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[41]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[40]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                             ; 8       ;
; qsys_system:system|qsys_system_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                               ; 8       ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|write                                                                                                                                                                                                          ; 8       ;
; qsys_system:system|qsys_system_nios2:nios2|E_src1[0]                                                                                                                                                                                                                                                                  ; 8       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                       ; 8       ;
; qsys_system:system|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                            ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|enable_power_decay~0                                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|enable_power_shift_amount~0                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|enable_power_register~0                                                                                                                                                                             ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|enable_power_decay~0                                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|enable_power_shift_amount~0                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|enable_power_register~0                                                                                                                                                                             ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|enable_power_decay~0                                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|enable_power_shift_amount~0                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|enable_power_register~0                                                                                                                                                                             ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|enable_power_decay~0                                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|enable_power_shift_amount~0                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|enable_power_register~0                                                                                                                                                                             ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|enable_power_decay~0                                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|enable_power_shift_amount~0                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|enable_power_register~0                                                                                                                                                                             ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|enable_power_decay~0                                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|enable_power_shift_amount~0                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|enable_power_register~0                                                                                                                                                                             ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|enable_power_decay~1                                                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|enable_power_shift_amount~1                                                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|enable_power_register~1                                                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|Selector7~0                                                                                                                                                                                            ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|WideOr4~5                                                                                                                                                                                              ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|current_state.change_shift_amount                                                                                                                                                                      ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|current_state.copy_to_next_col_shift_amount                                                                                                                                                            ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                          ; 8       ;
; qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|Equal1~0                                                                                                                                                                                     ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                                                                                                                                                          ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                                                                                                                                                         ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|WideOr5                                                                                                                                                                                          ; 8       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[2]                                                                                                                                                                                                                                                            ; 8       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[7]                                                                                                                                                                                                                                                            ; 8       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[6]                                                                                                                                                                                                                                                            ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                                ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_power[0]                                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_power[1]                                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_power[2]                                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_power[3]                                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_power[4]                                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_power[5]                                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_power[6]                                                                                                                                                                                 ; 8       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor|current_power[7]                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                 ; 7       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                        ; 7       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                               ; 7       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                        ; 7       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                        ; 7       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                      ; 7       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                               ; 7       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                        ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[30]~26                                                                                                                                                                                                                                                        ; 7       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; 7       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                        ; 7       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                        ; 7       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|src_data[41]                                                                                                                                                                                                                                             ; 7       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|src_data[40]                                                                                                                                                                                                                                             ; 7       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|src_data[39]                                                                                                                                                                                                                                             ; 7       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_004|src_data[38]                                                                                                                                                                                                                                             ; 7       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|D_ctrl_crst~0                                                                                                                                                                                                                                                              ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|Equal2~3                                                                                                                                                                                                                                                                   ; 7       ;
; qsys_system:system|altera_merlin_width_adapter:width_adapter|out_endofpacket~0                                                                                                                                                                                                                                        ; 7       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                        ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|MonAReg[3]                                                                                                                                   ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|MonAReg[4]                                                                                                                                   ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|MonAReg[2]                                                                                                                                   ; 7       ;
; qsys_system:system|qsys_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                 ; 7       ;
; qsys_system:system|altera_avalon_sc_fifo:esp8266_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; 7       ;
; qsys_system:system|altera_merlin_master_translator:nios2_data_master_translator|av_waitrequest~5                                                                                                                                                                                                                      ; 7       ;
; qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                ; 7       ;
; qsys_system:system|altera_merlin_slave_translator:esp8266_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[0]                                                                                                                                                                                                                                                             ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[1]                                                                                                                                                                                                                                                             ; 7       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[1]                                                                                                                                                                                                                                           ; 7       ;
; qsys_system:system|qsys_system_addr_router_001:addr_router_001|Equal2~2                                                                                                                                                                                                                                               ; 7       ;
; qsys_system:system|qsys_system_addr_router:addr_router|Equal0~0                                                                                                                                                                                                                                                       ; 7       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|current_state.copy_to_next_row_shift_amount                                                                                                                                                            ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_jtag_debug_module_phy|virtual_state_cdr                                   ; 7       ;
; qsys_system:system|qsys_system_sdram:sdram|f_select                                                                                                                                                                                                                                                                   ; 7       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|full_dff                                                                                   ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[12]                                                                                                                                                                                                                                                           ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|F_pc[5]                                                                                                                                                                                                                                                                    ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|F_pc[4]                                                                                                                                                                                                                                                                    ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|F_pc[1]                                                                                                                                                                                                                                                                    ; 7       ;
; qsys_system:system|qsys_system_nios2:nios2|F_pc[11]                                                                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                             ; 6       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                 ; 6       ;
; qsys_system:system|qsys_system_sdram:sdram|m_next~21                                                                                                                                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|Selector2~3                                                                                                                                                                                            ; 6       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|always2~0                                                                                                                                                                                                            ; 6       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                 ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|D_dst_regnum[0]~0                                                                                                                                                                                                                                                          ; 6       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                         ; 6       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                                                      ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|D_ctrl_b_is_dst~1                                                                                                                                                                                                                                                          ; 6       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                      ; 6       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|tx_fifo_wr_strobe~2                                                                                                                                                                                              ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|D_ctrl_shift_logical~0                                                                                                                                                                                                                                                     ; 6       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~8                                                                                                                                                                                                    ; 6       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~7                                                                                                                                                                                                    ; 6       ;
; qsys_system:system|qsys_system_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~7                                                                                                                                                                                                                                     ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|R_valid                                                                                                                                                                                                                                                                    ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|Equal0~0                                                                                                                                     ; 6       ;
; qsys_system:system|altera_merlin_slave_translator:matriz_aslave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                  ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[2]                                                                                                                                                                                                                                                             ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[3]                                                                                                                                                                                                                                                             ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[4]                                                                                                                                                                                                                                                             ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[5]                                                                                                                                                                                                                                                             ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[6]                                                                                                                                                                                                                                                             ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[10]                                                                                                                                                                                                                                                            ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[24]                                                                                                                                                                           ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[25]                                                                                                                                                                           ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data|current_state_reg[26]                                                                                                                                                                           ; 6       ;
; qsys_system:system|qsys_system_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[0]                                                                                                                                                                                                                                           ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[7]                                                                                                                                                                                                                                                             ; 6       ;
; qsys_system:system|qsys_system_addr_router_001:addr_router_001|Equal2~3                                                                                                                                                                                                                                               ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|F_pc[3]                                                                                                                                                                                                                                                                    ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|WideOr3~0                                                                                                                                                                                              ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_oci_debug:the_qsys_system_nios2_nios2_oci_debug|resetrequest                                                                                                                           ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|Equal3~2                                                                                                                                                                             ; 6       ;
; qsys_system:system|qsys_system_sdram:sdram|f_pop                                                                                                                                                                                                                                                                      ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[0]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[1]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[2]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[3]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[4]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[5]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[6]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[7]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[0]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[1]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[2]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[3]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[4]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[5]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[6]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[7]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power|current_state_reg[0]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power|current_state_reg[1]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power|current_state_reg[2]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power|current_state_reg[3]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power|current_state_reg[4]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power|current_state_reg[5]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power|current_state_reg[6]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power|current_state_reg[7]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[0]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[1]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[2]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[3]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[4]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[5]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[6]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[7]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[0]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[1]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[2]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[3]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[4]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[5]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[6]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[7]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[0]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[1]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[2]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[3]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[4]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[5]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[6]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[7]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power|current_state_reg[0]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power|current_state_reg[1]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power|current_state_reg[2]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power|current_state_reg[3]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power|current_state_reg[4]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power|current_state_reg[5]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power|current_state_reg[6]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power|current_state_reg[7]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[0]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[1]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[2]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[3]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[4]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[5]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[6]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[7]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[0]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[1]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[2]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[3]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[4]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[5]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[6]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power|current_state_reg[7]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[0]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[1]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[2]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[3]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[4]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[5]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[6]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power|current_state_reg[7]                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power|current_state_reg[0]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power|current_state_reg[1]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power|current_state_reg[2]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power|current_state_reg[3]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power|current_state_reg[4]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power|current_state_reg[5]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power|current_state_reg[6]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power|current_state_reg[7]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power|current_state_reg[0]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power|current_state_reg[1]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power|current_state_reg[2]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power|current_state_reg[3]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power|current_state_reg[4]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power|current_state_reg[5]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power|current_state_reg[6]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power|current_state_reg[7]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power|current_state_reg[0]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power|current_state_reg[1]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power|current_state_reg[2]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power|current_state_reg[3]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power|current_state_reg[4]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power|current_state_reg[5]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power|current_state_reg[6]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power|current_state_reg[7]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power|current_state_reg[0]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power|current_state_reg[1]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power|current_state_reg[2]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power|current_state_reg[3]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power|current_state_reg[4]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power|current_state_reg[5]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power|current_state_reg[6]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power|current_state_reg[7]                                                                                                                                                  ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power|current_state_reg[0]                                                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power|current_state_reg[1]                                                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power|current_state_reg[2]                                                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power|current_state_reg[3]                                                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power|current_state_reg[4]                                                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power|current_state_reg[5]                                                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power|current_state_reg[6]                                                                                                                                                                   ; 6       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power|current_state_reg[7]                                                                                                                                                                   ; 6       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                      ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[4]                                                                                                                                                                                                                                                            ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[5]                                                                                                                                                                                                                                                            ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[8]                                                                                                                                                                                                                                                            ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[9]                                                                                                                                                                                                                                                            ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[11]                                                                                                                                                                                                                                                           ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                                                           ; 6       ;
; qsys_system:system|qsys_system_nios2:nios2|F_pc[2]                                                                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                 ; 5       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_rx:the_qsys_system_esp8266_rx|baud_rate_counter[0]                                                                                                                                                                                                 ; 5       ;
; qsys_system:system|altera_merlin_slave_translator:esp8266_s1_translator|end_begintransfer                                                                                                                                                                                                                             ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_jtag_debug_module_wrapper:the_qsys_system_nios2_jtag_debug_module_wrapper|qsys_system_nios2_jtag_debug_module_sysclk:the_qsys_system_nios2_jtag_debug_module_sysclk|jdo[17]                  ; 5       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                      ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                    ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_avalon_reg:the_qsys_system_nios2_nios2_avalon_reg|Equal0~2                                                                                                                             ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|hbreak_req~0                                                                                                                                                                                                                                                               ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|W_status_reg_pie                                                                                                                                                                                                                                                           ; 5       ;
; qsys_system:system|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                             ; 5       ;
; qsys_system:system|qsys_system_cmd_xbar_demux_001:cmd_xbar_demux_001|src4_valid~0                                                                                                                                                                                                                                     ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                          ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                         ; 5       ;
; qsys_system:system|qsys_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                 ; 5       ;
; qsys_system:system|altera_merlin_slave_translator:matriz_aslave_translator|read_latency_shift_reg~0                                                                                                                                                                                                                   ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|E_arith_result[1]~1                                                                                                                                                                                                                                                        ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|E_arith_result[0]~0                                                                                                                                                                                                                                                        ; 5       ;
; qsys_system:system|qsys_system_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~4                                                                                                                                                                                                                                        ; 5       ;
; qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0                                                                                                                                                                                                            ; 5       ;
; qsys_system:system|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; 5       ;
; qsys_system:system|altera_merlin_slave_translator:esp8266_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                     ; 5       ;
; qsys_system:system|qsys_system_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~2                                                                                                                                                                                                                                     ; 5       ;
; qsys_system:system|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                 ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[15]                                                                                                                                                                                                                                                            ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[14]                                                                                                                                                                                                                                                            ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[13]                                                                                                                                                                                                                                                            ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[12]                                                                                                                                                                                                                                                            ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[11]                                                                                                                                                                                                                                                            ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[8]                                                                                                                                                                                                                                                             ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|d_writedata[9]                                                                                                                                                                                                                                                             ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|next_state.copy_to_next_col_power~0                                                                                                                                                                    ; 5       ;
; qsys_system:system|altera_merlin_slave_translator:matriz_aslave_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ; 5       ;
; qsys_system:system|altera_merlin_slave_translator:matriz_aslave_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ; 5       ;
; qsys_system:system|altera_merlin_slave_agent:matriz_aslave_translator_avalon_universal_slave_0_agent|m0_write~1                                                                                                                                                                                                       ; 5       ;
; qsys_system:system|qsys_system_cmd_xbar_demux_001:cmd_xbar_demux_001|src3_valid~1                                                                                                                                                                                                                                     ; 5       ;
; qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|always2~3                                                                                                                                                                                    ; 5       ;
; qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|always2~1                                                                                                                                                                                    ; 5       ;
; qsys_system:system|qsys_system_addr_router_001:addr_router_001|src_channel[2]~1                                                                                                                                                                                                                                       ; 5       ;
; qsys_system:system|qsys_system_nios2:nios2|F_pc[9]                                                                                                                                                                                                                                                                    ; 5       ;
; qsys_system:system|qsys_system_sdram:sdram|qsys_system_sdram_input_efifo_module:the_qsys_system_sdram_input_efifo_module|Equal0~0                                                                                                                                                                                     ; 5       ;
; qsys_system:system|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~2                                                                                                                                                                                                             ; 5       ;
; qsys_system:system|qsys_system_sdram:sdram|pending~10                                                                                                                                                                                                                                                                 ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|Equal2~0                                                                                                                                                                             ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|Selector16~1                                                                                                                                                                                           ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|fsm_commands:commands_control|current_state.copy_to_next_col_decay                                                                                                                                                                   ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[0]                                                                                                                                   ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[1]                                                                                                                                   ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[2]                                                                                                                                   ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[3]                                                                                                                                   ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[4]                                                                                                                                   ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[5]                                                                                                                                   ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[6]                                                                                                                                   ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power|current_state_reg[7]                                                                                                                                   ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                                     ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount|current_state_reg[0]                                                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount|current_state_reg[1]                                                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount|current_state_reg[2]                                                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount|current_state_reg[3]                                                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount|current_state_reg[4]                                                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount|current_state_reg[5]                                                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount|current_state_reg[6]                                                                                                                                                      ; 5       ;
; qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount|current_state_reg[7]                                                                                                                                                      ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                      ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                      ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                      ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                      ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                      ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                      ; 5       ;
; qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_477:usedw_counter|safe_q[1]                                                           ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                      ; 5       ;
; qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                      ; 5       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Fitter RAM Summary                                                             ;
+--------------------------------------------------------------------------------+
Name                        : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Single Clock
Port A Depth                : 1024
Port A Width                : 8
Port B Depth                : 1024
Port B Width                : 8
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : no
Size                        : 8192
Implementation Port A Depth : 1024
Implementation Port A Width : 8
Implementation Port B Depth : 1024
Implementation Port B Width : 8
Implementation Bits         : 8192
M4Ks                        : 2
MIF                         : None
Location                    : M4K_X52_Y19, M4K_X52_Y18
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : Don't care
Port B RDW Mode             : Don't care

Name                        : qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_txfifo:the_qsys_system_esp8266_txfifo|scfifo:txfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|altsyncram_df81:FIFOram|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Dual Clocks
Port A Depth                : 1024
Port A Width                : 8
Port B Depth                : 1024
Port B Width                : 8
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : yes
Size                        : 8192
Implementation Port A Depth : 1024
Implementation Port A Width : 8
Implementation Port B Depth : 1024
Implementation Port B Width : 8
Implementation Bits         : 8192
M4Ks                        : 2
MIF                         : None
Location                    : M4K_X52_Y16, M4K_X52_Y17
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : Don't care
Port B RDW Mode             : Don't care

Name                        : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Dual Clocks
Port A Depth                : 64
Port A Width                : 8
Port B Depth                : 64
Port B Width                : 8
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : no
Size                        : 512
Implementation Port A Depth : 64
Implementation Port A Width : 8
Implementation Port B Depth : 64
Implementation Port B Width : 8
Implementation Bits         : 512
M4Ks                        : 1
MIF                         : None
Location                    : M4K_X26_Y10
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : Don't care
Port B RDW Mode             : Don't care

Name                        : qsys_system:system|qsys_system_jtag_uart_0:jtag_uart_0|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Dual Clocks
Port A Depth                : 64
Port A Width                : 8
Port B Depth                : 64
Port B Width                : 8
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : no
Size                        : 512
Implementation Port A Depth : 64
Implementation Port A Width : 8
Implementation Port B Depth : 64
Implementation Port B Width : 8
Implementation Bits         : 512
M4Ks                        : 1
MIF                         : None
Location                    : M4K_X26_Y11
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : Don't care
Port B RDW Mode             : Don't care

Name                        : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_ocimem:the_qsys_system_nios2_nios2_ocimem|qsys_system_nios2_ociram_sp_ram_module:qsys_system_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a281:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Single Port
Clock Mode                  : Single Clock
Port A Depth                : 256
Port A Width                : 32
Port B Depth                : --
Port B Width                : --
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : --
Port B Output Registers     : --
Size                        : 8192
Implementation Port A Depth : 256
Implementation Port A Width : 32
Implementation Port B Depth : --
Implementation Port B Width : --
Implementation Bits         : 8192
M4Ks                        : 2
MIF                         : qsys_system_nios2_ociram_default_contents.mif
Location                    : M4K_X26_Y21, M4K_X26_Y20
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : Don't care
Port B RDW Mode             : Don't care

Name                        : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_register_bank_a_module:qsys_system_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_6lg1:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Single Clock
Port A Depth                : 32
Port A Width                : 32
Port B Depth                : 32
Port B Width                : 32
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : no
Size                        : 1024
Implementation Port A Depth : 32
Implementation Port A Width : 32
Implementation Port B Depth : 32
Implementation Port B Width : 32
Implementation Bits         : 1024
M4Ks                        : 1
MIF                         : qsys_system_nios2_rf_ram_a.mif
Location                    : M4K_X26_Y17
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : Don't care
Port B RDW Mode             : Don't care

Name                        : qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_register_bank_b_module:qsys_system_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_7lg1:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Single Clock
Port A Depth                : 32
Port A Width                : 32
Port B Depth                : 32
Port B Width                : 32
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : no
Size                        : 1024
Implementation Port A Depth : 32
Implementation Port A Width : 32
Implementation Port B Depth : 32
Implementation Port B Width : 32
Implementation Bits         : 1024
M4Ks                        : 1
MIF                         : qsys_system_nios2_rf_ram_b.mif
Location                    : M4K_X26_Y18
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : Don't care
Port B RDW Mode             : Don't care

Name                        : qsys_system:system|qsys_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Single Port
Clock Mode                  : Single Clock
Port A Depth                : 1024
Port A Width                : 32
Port B Depth                : --
Port B Width                : --
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : --
Port B Output Registers     : --
Size                        : 32768
Implementation Port A Depth : 1024
Implementation Port A Width : 32
Implementation Port B Depth : --
Implementation Port B Width : --
Implementation Bits         : 32768
M4Ks                        : 8
MIF                         : qsys_system_onchip_memory2_0.hex
Location                    : M4K_X13_Y17, M4K_X26_Y13, M4K_X26_Y16, M4K_X26_Y12, M4K_X13_Y19, M4K_X26_Y19, M4K_X26_Y15, M4K_X26_Y14
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : Don't care
Port B RDW Mode             : Don't care
+--------------------------------------------------------------------------------+

Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 7,835 / 94,460 ( 8 % ) ;
; C16 interconnects           ; 79 / 3,315 ( 2 % )     ;
; C4 interconnects            ; 4,163 / 60,840 ( 7 % ) ;
; Direct links                ; 1,330 / 94,460 ( 1 % ) ;
; Global clocks               ; 16 / 16 ( 100 % )      ;
; Local interconnects         ; 2,643 / 33,216 ( 8 % ) ;
; R24 interconnects           ; 167 / 3,091 ( 5 % )    ;
; R4 interconnects            ; 5,812 / 81,294 ( 7 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.00) ; Number of LABs  (Total = 384) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 7                             ;
; 3                                           ; 3                             ;
; 4                                           ; 2                             ;
; 5                                           ; 4                             ;
; 6                                           ; 7                             ;
; 7                                           ; 3                             ;
; 8                                           ; 4                             ;
; 9                                           ; 5                             ;
; 10                                          ; 8                             ;
; 11                                          ; 8                             ;
; 12                                          ; 10                            ;
; 13                                          ; 14                            ;
; 14                                          ; 20                            ;
; 15                                          ; 54                            ;
; 16                                          ; 226                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.04) ; Number of LABs  (Total = 384) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 228                           ;
; 1 Clock                            ; 295                           ;
; 1 Clock enable                     ; 126                           ;
; 1 Sync. clear                      ; 25                            ;
; 1 Sync. load                       ; 30                            ;
; 2 Async. clears                    ; 17                            ;
; 2 Clock enables                    ; 54                            ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.46) ; Number of LABs  (Total = 384) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 1                             ;
; 2                                            ; 13                            ;
; 3                                            ; 4                             ;
; 4                                            ; 9                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 21                            ;
; 10                                           ; 6                             ;
; 11                                           ; 6                             ;
; 12                                           ; 9                             ;
; 13                                           ; 6                             ;
; 14                                           ; 9                             ;
; 15                                           ; 27                            ;
; 16                                           ; 31                            ;
; 17                                           ; 16                            ;
; 18                                           ; 13                            ;
; 19                                           ; 14                            ;
; 20                                           ; 17                            ;
; 21                                           ; 22                            ;
; 22                                           ; 20                            ;
; 23                                           ; 20                            ;
; 24                                           ; 30                            ;
; 25                                           ; 19                            ;
; 26                                           ; 25                            ;
; 27                                           ; 11                            ;
; 28                                           ; 7                             ;
; 29                                           ; 9                             ;
; 30                                           ; 5                             ;
; 31                                           ; 2                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.24) ; Number of LABs  (Total = 384) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 19                            ;
; 2                                               ; 19                            ;
; 3                                               ; 12                            ;
; 4                                               ; 8                             ;
; 5                                               ; 17                            ;
; 6                                               ; 26                            ;
; 7                                               ; 28                            ;
; 8                                               ; 47                            ;
; 9                                               ; 48                            ;
; 10                                              ; 32                            ;
; 11                                              ; 20                            ;
; 12                                              ; 18                            ;
; 13                                              ; 14                            ;
; 14                                              ; 11                            ;
; 15                                              ; 9                             ;
; 16                                              ; 31                            ;
; 17                                              ; 10                            ;
; 18                                              ; 3                             ;
; 19                                              ; 1                             ;
; 20                                              ; 3                             ;
; 21                                              ; 5                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.44) ; Number of LABs  (Total = 384) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 7                             ;
; 4                                            ; 8                             ;
; 5                                            ; 12                            ;
; 6                                            ; 8                             ;
; 7                                            ; 5                             ;
; 8                                            ; 10                            ;
; 9                                            ; 8                             ;
; 10                                           ; 6                             ;
; 11                                           ; 8                             ;
; 12                                           ; 16                            ;
; 13                                           ; 13                            ;
; 14                                           ; 8                             ;
; 15                                           ; 17                            ;
; 16                                           ; 14                            ;
; 17                                           ; 11                            ;
; 18                                           ; 9                             ;
; 19                                           ; 39                            ;
; 20                                           ; 16                            ;
; 21                                           ; 20                            ;
; 22                                           ; 14                            ;
; 23                                           ; 16                            ;
; 24                                           ; 36                            ;
; 25                                           ; 16                            ;
; 26                                           ; 8                             ;
; 27                                           ; 19                            ;
; 28                                           ; 7                             ;
; 29                                           ; 10                            ;
; 30                                           ; 6                             ;
; 31                                           ; 8                             ;
; 32                                           ; 5                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "SoC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15564): Compensate clock of PLL "qsys_system:system|qsys_system_pll:pll|altpll:DE_Clock_Generator_System|pll" has been set to clock1
Info (15535): Implemented PLL "qsys_system:system|qsys_system_pll:pll|altpll:DE_Clock_Generator_System|pll" as Cyclone II PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for qsys_system:system|qsys_system_pll:pll|altpll:DE_Clock_Generator_System|_clk1 port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SoC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clock_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system|pll|DE_Clock_Generator_System|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clock_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node qsys_system:system|qsys_system_pll:pll|altpll:DE_Clock_Generator_System|_clk1 (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[9]
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[8]
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[7]
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[6]
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[5]
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[4]
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[3]
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[2]
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[1]
        Info (176357): Destination node qsys_system:system|qsys_system_esp8266:esp8266|qsys_system_esp8266_regs:the_qsys_system_esp8266_regs|qsys_system_esp8266_rxfifo:the_qsys_system_esp8266_rxfifo|scfifo:rxfifo|scfifo_vjt:auto_generated|a_dpfifo_ibt:dpfifo|cntr_o6b:wr_ptr|counter_reg_bit4a[0]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node qsys_system:system|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node qsys_system:system|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node qsys_system:system|qsys_system_nios2:nios2|W_rf_wren
        Info (176357): Destination node qsys_system:system|qsys_system_nios2:nios2|qsys_system_nios2_nios2_oci:the_qsys_system_nios2_nios2_oci|qsys_system_nios2_nios2_oci_debug:the_qsys_system_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_system:system|matriz_avalon_interface:matriz|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
    Extra Info (176218): Packed 69 registers into blocks of type I/O
    Extra Info (176220): Created 34 register duplicates
Warning (15058): PLL "qsys_system:system|qsys_system_pll:pll|altpll:DE_Clock_Generator_System|pll" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[1] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.75 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 67 output pins without output pin load capacitance assignment
    Info (306007): Pin "gpio_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "gpio_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_dq[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledg[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ledr[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_cke" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_addr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_ba_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_ba_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_cs_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_cas_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_ras_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_we_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_udqm" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dram_ldqm" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin gpio_1[0] has a permanently disabled output enable
    Info (169065): Pin gpio_1[1] has a permanently enabled output enable
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file /home/cancian/University/Research_Projects/2016/Probolsas/development/atual2/output_files/SoC.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 354 warnings
    Info: Peak virtual memory: 792 megabytes
    Info: Processing ended: Wed Aug 31 10:16:37 2016
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:27


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/cancian/University/Research_Projects/2016/Probolsas/development/atual2/output_files/SoC.fit.smsg.


