Command: report datapath > ./icp/reports/datapath_top_top.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Feb 14 2025  07:01:30 pm
  Module:                 top_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHD110420 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Inferred components

                      Operator   Signedness Inputs Outputs CellArea 
====================================================================
top_top
 logic_top_inst
  u_ALU
   csa_tree_add_69_33_groupi
   module:csa_tree_add_69_33_group_253
    slow/non_booth csa_and_adder            7x8x18 18        446.68 
--------------------------------------------------------------------
    add_69_33            +       unsigned   15x18  18               
    mul_69_25
     non_booth           *       unsigned   7x8    15               
====================================================================
top_top
 logic_top_inst
  u_ALU
   csa_tree_add_70_33_groupi
   module:csa_tree_add_70_33_group_249
    slow/non_booth csa_and_adder            7x8x18 18        446.68 
--------------------------------------------------------------------
    add_70_33            +       unsigned   15x18  18               
    mul_70_25
     non_booth           *       unsigned   7x8    15               
====================================================================
top_top
 logic_top_inst
  u_ALU
   csa_tree_add_71_33_groupi
   module:csa_tree_add_71_33_group_255
    slow/non_booth csa_and_adder            7x8x18 18        446.68 
--------------------------------------------------------------------
    add_71_33            +       unsigned   15x18  18               
    mul_71_25
     non_booth           *       unsigned   7x8    15               
====================================================================
top_top
 logic_top_inst
  u_ALU
   csa_tree_add_72_33_groupi
   module:csa_tree_add_72_33_group_251
    slow/non_booth csa_and_adder            7x8x18 18        446.68 
--------------------------------------------------------------------
    add_72_33            +       unsigned   15x18  18               
    mul_72_25
     non_booth           *       unsigned   7x8    15               
====================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules   1786.72       1.55 
external muxes        0.00       0.00 
others           113151.60      98.45 
--------------------------------------
total            114938.32     100.00 

