Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_fs && cd ../sw/tests/test_mesh_gemv_fs && mkdir -p build
cp ./build/bin/test_mesh_gemv_fs ../sw/tests/test_mesh_gemv_fs/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_fs/build/verif ../sw/tests/test_mesh_gemv_fs/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_fs/build/verif.s19 > ../sw/tests/test_mesh_gemv_fs/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_fs/build/verif.txt ../sw/tests/test_mesh_gemv_fs/build/stim_instr.txt ../sw/tests/test_mesh_gemv_fs/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_fs													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_fs/build/verif.objdump > ../sw/tests/test_mesh_gemv_fs/build/verif.itb
cd /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA 												&& \
make run test=test_mesh_gemv_fs gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_fs &&							\
cd test_mesh_gemv_fs &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_fs/build/crt0.o
cd sw/tests/test_mesh_gemv_fs;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+itb_file=build/verif.itb" 
# Start time: 14:48:01 on Nov 21,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2842 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 63310ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 63310ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 63310ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 63310ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75170ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75170ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75170ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75170ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81215ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81215ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81215ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81215ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 93610ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 93610ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 93610ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 93610ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 171810ns: start-end pair with latency 108495ns (21699 clock cycles) and accumulated latency 108495ns (21699 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 171810ns: start-end pair with latency 108495ns (21699 clock cycles) and accumulated latency 108495ns (21699 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 171810ns: start-end pair with latency 108495ns (21699 clock cycles) and accumulated latency 108495ns (21699 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 171810ns: start-end pair with latency 108495ns (21699 clock cycles) and accumulated latency 108495ns (21699 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 171815ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 171815ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 171815ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 171815ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221760ns: start-end pair with latency 146585ns (29317 clock cycles) and accumulated latency 146585ns (29317 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221760ns: start-end pair with latency 146585ns (29317 clock cycles) and accumulated latency 146585ns (29317 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221760ns: start-end pair with latency 146585ns (29317 clock cycles) and accumulated latency 146585ns (29317 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221760ns: start-end pair with latency 146585ns (29317 clock cycles) and accumulated latency 146585ns (29317 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221765ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221765ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221765ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221765ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 267410ns: start-end pair with latency 186190ns (37238 clock cycles) and accumulated latency 186190ns (37238 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 267410ns: start-end pair with latency 186190ns (37238 clock cycles) and accumulated latency 186190ns (37238 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 267410ns: start-end pair with latency 186190ns (37238 clock cycles) and accumulated latency 186190ns (37238 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 267410ns: start-end pair with latency 186190ns (37238 clock cycles) and accumulated latency 186190ns (37238 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 267415ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 267415ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 267415ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 267415ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313860ns: start-end pair with latency 220245ns (44049 clock cycles) and accumulated latency 220245ns (44049 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313860ns: start-end pair with latency 220245ns (44049 clock cycles) and accumulated latency 220245ns (44049 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313860ns: start-end pair with latency 220245ns (44049 clock cycles) and accumulated latency 220245ns (44049 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313860ns: start-end pair with latency 220245ns (44049 clock cycles) and accumulated latency 220245ns (44049 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 313865ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 313865ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 313865ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 313865ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 142755ns (28551 clock cycles) and accumulated latency 142755ns (28551 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 92805ns (18561 clock cycles) and accumulated latency 92805ns (18561 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 47155ns (9431 clock cycles) and accumulated latency 47155ns (9431 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 142755ns (28551 clock cycles) and accumulated latency 142755ns (28551 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 92805ns (18561 clock cycles) and accumulated latency 92805ns (18561 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 47155ns (9431 clock cycles) and accumulated latency 47155ns (9431 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 142755ns (28551 clock cycles) and accumulated latency 142755ns (28551 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 92805ns (18561 clock cycles) and accumulated latency 92805ns (18561 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 47155ns (9431 clock cycles) and accumulated latency 47155ns (9431 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 142755ns (28551 clock cycles) and accumulated latency 142755ns (28551 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 92805ns (18561 clock cycles) and accumulated latency 92805ns (18561 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314575ns: start-end pair with latency 47155ns (9431 clock cycles) and accumulated latency 47155ns (9431 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 314580ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314585ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314675ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 805ns (161 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314675ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 805ns (161 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314675ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 805ns (161 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 314675ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 805ns (161 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 314680ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 314680ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 314680ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 314680ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314685ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314685ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314685ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 314685ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314795ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314795ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314795ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314795ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315135ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315135ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315135ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315135ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315250ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315250ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315250ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315250ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315375ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315375ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315375ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315375ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315935ns: start-end pair with latency 1135ns (227 clock cycles) and accumulated latency 109630ns (21926 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315935ns: start-end pair with latency 1135ns (227 clock cycles) and accumulated latency 109630ns (21926 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315935ns: start-end pair with latency 1135ns (227 clock cycles) and accumulated latency 109630ns (21926 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315940ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 109635ns (21927 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 316240ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 316240ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 316240ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 316240ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 316550ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 147995ns (29599 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 316550ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 147995ns (29599 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 316550ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 147995ns (29599 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 316565ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 148010ns (29602 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 316815ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 316815ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 316815ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 316850ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 187785ns (37557 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 316850ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 187785ns (37557 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 316850ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 187785ns (37557 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 316865ns: start-end pair with latency 1610ns (322 clock cycles) and accumulated latency 187800ns (37560 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 316870ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 317100ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 221965ns (44393 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 317100ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 221965ns (44393 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 317100ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 221965ns (44393 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 317160ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 317160ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 317160ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 317170ns: start-end pair with latency 1790ns (358 clock cycles) and accumulated latency 222035ns (44407 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 317185ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 317450ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 317450ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 317450ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 317570ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 429115ns: start-end pair with latency 112870ns (22574 clock cycles) and accumulated latency 222500ns (44500 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 429115ns: start-end pair with latency 112870ns (22574 clock cycles) and accumulated latency 222500ns (44500 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 429115ns: start-end pair with latency 112870ns (22574 clock cycles) and accumulated latency 222500ns (44500 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 429325ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 429325ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 429325ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 430145ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 223315ns (44663 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 430145ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 223315ns (44663 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 430145ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 223315ns (44663 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 430265ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 430265ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 430265ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 432595ns: start-end pair with latency 116350ns (23270 clock cycles) and accumulated latency 225985ns (45197 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 432805ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 433635ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 226810ns (45362 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 433755ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 468525ns: start-end pair with latency 151705ns (30341 clock cycles) and accumulated latency 299700ns (59940 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 468525ns: start-end pair with latency 151705ns (30341 clock cycles) and accumulated latency 299700ns (59940 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 468525ns: start-end pair with latency 151705ns (30341 clock cycles) and accumulated latency 299700ns (59940 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 468785ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 468785ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 468785ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 469750ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 300660ns (60132 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 469750ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 300660ns (60132 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 469750ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 300660ns (60132 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 469885ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 469885ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 469885ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 470665ns: start-end pair with latency 153790ns (30758 clock cycles) and accumulated latency 301800ns (60360 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 470920ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 471680ns: start-end pair with latency 41410ns (8282 clock cycles) and accumulated latency 41410ns (8282 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 471680ns: start-end pair with latency 41410ns (8282 clock cycles) and accumulated latency 41410ns (8282 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 471680ns: start-end pair with latency 41410ns (8282 clock cycles) and accumulated latency 41410ns (8282 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 471685ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 471685ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 471685ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 471885ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 302760ns (60552 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 471900ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 471900ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 471900ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 472025ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 475165ns: start-end pair with latency 41405ns (8281 clock cycles) and accumulated latency 41405ns (8281 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 475170ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 475385ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 507590ns: start-end pair with latency 190425ns (38085 clock cycles) and accumulated latency 378210ns (75642 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 507590ns: start-end pair with latency 190425ns (38085 clock cycles) and accumulated latency 378210ns (75642 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 507590ns: start-end pair with latency 190425ns (38085 clock cycles) and accumulated latency 378210ns (75642 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 507880ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 507880ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 507880ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 508280ns: start-end pair with latency 191090ns (38218 clock cycles) and accumulated latency 378890ns (75778 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 508570ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 509050ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 379375ns (75875 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 509050ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 379375ns (75875 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 509050ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 379375ns (75875 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 509205ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 509205ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 509205ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 509715ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 380030ns (76006 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 509870ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 511315ns: start-end pair with latency 41425ns (8285 clock cycles) and accumulated latency 41425ns (8285 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 511315ns: start-end pair with latency 41425ns (8285 clock cycles) and accumulated latency 41425ns (8285 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 511315ns: start-end pair with latency 41425ns (8285 clock cycles) and accumulated latency 41425ns (8285 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 511320ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 511320ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 511320ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 511575ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 511575ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 511575ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 513455ns: start-end pair with latency 41425ns (8285 clock cycles) and accumulated latency 41425ns (8285 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 513460ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 513715ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 539140ns: start-end pair with latency 221685ns (44337 clock cycles) and accumulated latency 443650ns (88730 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 539140ns: start-end pair with latency 221685ns (44337 clock cycles) and accumulated latency 443650ns (88730 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 539140ns: start-end pair with latency 221685ns (44337 clock cycles) and accumulated latency 443650ns (88730 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 539470ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 539470ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 539470ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 540825ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 445000ns (89000 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 540825ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 445000ns (89000 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 540825ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 445000ns (89000 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 541000ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 541000ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 541000ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 543690ns: start-end pair with latency 226115ns (45223 clock cycles) and accumulated latency 448150ns (89630 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 544020ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 545375ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 449500ns (89900 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 545550ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 550655ns: start-end pair with latency 41445ns (8289 clock cycles) and accumulated latency 41445ns (8289 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 550655ns: start-end pair with latency 41445ns (8289 clock cycles) and accumulated latency 41445ns (8289 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 550655ns: start-end pair with latency 41445ns (8289 clock cycles) and accumulated latency 41445ns (8289 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 550660ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 550660ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 550660ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 550955ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 550955ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 550955ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 551320ns: start-end pair with latency 41445ns (8289 clock cycles) and accumulated latency 41445ns (8289 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 551325ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 551620ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 582470ns: start-end pair with latency 41465ns (8293 clock cycles) and accumulated latency 41465ns (8293 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 582470ns: start-end pair with latency 41465ns (8293 clock cycles) and accumulated latency 41465ns (8293 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 582470ns: start-end pair with latency 41465ns (8293 clock cycles) and accumulated latency 41465ns (8293 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 582475ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 582475ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 582475ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 582810ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 582810ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 582810ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583225ns: start-end pair with latency 111320ns (22264 clock cycles) and accumulated latency 254075ns (50815 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583225ns: start-end pair with latency 71645ns (14329 clock cycles) and accumulated latency 164450ns (32890 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583225ns: start-end pair with latency 32265ns (6453 clock cycles) and accumulated latency 79420ns (15884 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583225ns: start-end pair with latency 111320ns (22264 clock cycles) and accumulated latency 254075ns (50815 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583225ns: start-end pair with latency 71645ns (14329 clock cycles) and accumulated latency 164450ns (32890 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583225ns: start-end pair with latency 32265ns (6453 clock cycles) and accumulated latency 79420ns (15884 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583225ns: start-end pair with latency 111320ns (22264 clock cycles) and accumulated latency 254075ns (50815 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583225ns: start-end pair with latency 71645ns (14329 clock cycles) and accumulated latency 164450ns (32890 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583225ns: start-end pair with latency 32265ns (6453 clock cycles) and accumulated latency 79420ns (15884 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583230ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583230ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583230ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583230ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583230ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583230ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583230ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583230ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583230ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583335ns: start-end pair with latency 520ns (104 clock cycles) and accumulated latency 1325ns (265 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583335ns: start-end pair with latency 520ns (104 clock cycles) and accumulated latency 1325ns (265 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 583335ns: start-end pair with latency 520ns (104 clock cycles) and accumulated latency 1325ns (265 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583340ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583340ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 583340ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 583440ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 583440ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 583440ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 583600ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 583600ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 583600ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 583770ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 583770ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 583770ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 583920ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 583920ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 583920ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 584015ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 584015ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 584015ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 584185ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 584185ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 584185ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 584415ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 224285ns (44857 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 584415ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 224285ns (44857 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 584415ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 224285ns (44857 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 584420ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 584420ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 584420ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 584680ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 380450ns (76090 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 584680ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 380450ns (76090 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 584680ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 380450ns (76090 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 584685ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 584685ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 584685ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 587020ns: start-end pair with latency 41465ns (8293 clock cycles) and accumulated latency 41465ns (8293 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 587025ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 587360ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 587775ns: start-end pair with latency 112385ns (22477 clock cycles) and accumulated latency 255140ns (51028 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 587775ns: start-end pair with latency 74055ns (14811 clock cycles) and accumulated latency 166860ns (33372 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 587775ns: start-end pair with latency 36150ns (7230 clock cycles) and accumulated latency 83305ns (16661 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 587780ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 587780ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 587780ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 587885ns: start-end pair with latency 520ns (104 clock cycles) and accumulated latency 1325ns (265 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 587890ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 587990ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 588150ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 588320ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 588470ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 588565ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 588735ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 588965ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 227780ns (45556 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 588970ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 589230ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 381105ns (76221 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 589235ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 625740ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 82725ns (16545 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 625740ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 82725ns (16545 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 625740ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 82725ns (16545 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 625845ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 625845ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 625845ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 625955ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 625955ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 625955ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 626005ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 82760ns (16552 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 626005ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 82760ns (16552 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 626005ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 82760ns (16552 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626150ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626150ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626150ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 626300ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 626300ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 626300ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 254525ns (50905 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 42485ns (8497 clock cycles) and accumulated latency 206935ns (41387 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 79525ns (15905 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 42220ns (8444 clock cycles) and accumulated latency 43545ns (8709 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 254525ns (50905 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 42485ns (8497 clock cycles) and accumulated latency 206935ns (41387 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 79525ns (15905 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 42220ns (8444 clock cycles) and accumulated latency 43545ns (8709 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 254525ns (50905 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 42485ns (8497 clock cycles) and accumulated latency 206935ns (41387 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 79525ns (15905 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 626410ns: start-end pair with latency 42220ns (8444 clock cycles) and accumulated latency 43545ns (8709 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 626415ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 626450ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 626450ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 626450ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626465ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626465ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626465ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626465ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626465ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626465ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626465ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626465ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 626465ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 626595ns: start-end pair with latency 312010ns (62402 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 626595ns: start-end pair with latency 312010ns (62402 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 626595ns: start-end pair with latency 312010ns (62402 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 300660ns (60132 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 300660ns (60132 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 300660ns (60132 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 626640ns: start-end pair with latency 312055ns (62411 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 626640ns: start-end pair with latency 312055ns (62411 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 626640ns: start-end pair with latency 312055ns (62411 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 380450ns (76090 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 380450ns (76090 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 380450ns (76090 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 626685ns: start-end pair with latency 312000ns (62400 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 626685ns: start-end pair with latency 312000ns (62400 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 626685ns: start-end pair with latency 312000ns (62400 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 445000ns (89000 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 445000ns (89000 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 445000ns (89000 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 41425ns (8285 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 41425ns (8285 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 41425ns (8285 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 206935ns (41387 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 206935ns (41387 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 206935ns (41387 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 82760ns (16552 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 82760ns (16552 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 82760ns (16552 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 79525ns (15905 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 79525ns (15905 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 79525ns (15905 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 41465ns (8293 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 41465ns (8293 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 41465ns (8293 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 43545ns (8709 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 43545ns (8709 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 43545ns (8709 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 627165ns: start-end pair with latency 710ns (142 clock cycles) and accumulated latency 224995ns (44999 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 627165ns: start-end pair with latency 710ns (142 clock cycles) and accumulated latency 224995ns (44999 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 627165ns: start-end pair with latency 710ns (142 clock cycles) and accumulated latency 224995ns (44999 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 627170ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 627170ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 627170ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 630290ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 82720ns (16544 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 630395ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 630505ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 630555ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 82760ns (16552 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 630700ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 630850ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 630960ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 255590ns (51118 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 630960ns: start-end pair with latency 42485ns (8497 clock cycles) and accumulated latency 209345ns (41869 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 630960ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 83410ns (16682 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 630960ns: start-end pair with latency 42220ns (8444 clock cycles) and accumulated latency 43545ns (8709 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 630965ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 630965ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 630965ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 630965ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 631000ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 631015ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 631015ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 631015ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 631145ns: start-end pair with latency 316560ns (63312 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 302760ns (60552 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 631190ns: start-end pair with latency 316605ns (63321 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 381105ns (76221 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 631235ns: start-end pair with latency 316550ns (63310 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 449500ns (89900 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 41425ns (8285 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 209345ns (41869 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 82760ns (16552 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 83410ns (16682 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 41465ns (8293 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 43545ns (8709 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 631715ns: start-end pair with latency 710ns (142 clock cycles) and accumulated latency 228490ns (45698 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 631720ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 668490ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 124040ns (24808 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 668490ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 124040ns (24808 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 668490ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 124040ns (24808 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 668510ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 668510ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 668510ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 668540ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 668540ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 668540ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 669335ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 790ns (158 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 669335ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 790ns (158 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 669335ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 790ns (158 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 669340ns: start-end pair with latency 354755ns (70951 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 669340ns: start-end pair with latency 354755ns (70951 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 669340ns: start-end pair with latency 354755ns (70951 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 224995ns (44999 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 224995ns (44999 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 224995ns (44999 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 790ns (158 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 790ns (158 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 790ns (158 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 124040ns (24808 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 124040ns (24808 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 124040ns (24808 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 254525ns (50905 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 254525ns (50905 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 254525ns (50905 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 673040ns: start-end pair with latency 41315ns (8263 clock cycles) and accumulated latency 124035ns (24807 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 673060ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 673090ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 673895ns: start-end pair with latency 800ns (160 clock cycles) and accumulated latency 800ns (160 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 673900ns: start-end pair with latency 359315ns (71863 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 228490ns (45698 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 800ns (160 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 124035ns (24807 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255590ns (51118 clock cycles)
# [mhartid 0] **ERROR**: Y[1](=0x5bed) != Z[1](=0x5bd8)
# [mhartid 0] **ERROR**: Y[2](=0x5bdc) != Z[2](=0x5bc8)
# [mhartid 0] **ERROR**: Y[7](=0x5c06) != Z[7](=0x5bf3)
# [mhartid 0] **ERROR**: Y[8](=0x5be9) != Z[8](=0x5bd4)
# [mhartid 0] **ERROR**: Y[10](=0x5bc2) != Z[10](=0x5bb0)
# [mhartid 0] **ERROR**: Y[15](=0x5bee) != Z[15](=0x5bdb)
# [mhartid 0] **ERROR**: Y[23](=0x5c01) != Z[23](=0x5beb)
# [mhartid 0] **ERROR**: Y[24](=0x5bfd) != Z[24](=0x5beb)
# [mhartid 0] **ERROR**: Y[27](=0x5bcc) != Z[27](=0x5bb4)
# [mhartid 0] **ERROR**: Y[30](=0x5bf4) != Z[30](=0x5bd9)
# [mhartid 0] **ERROR**: Y[37](=0x5bc2) != Z[37](=0x5bb0)
# [mhartid 0] **ERROR**: Y[43](=0x5bbb) != Z[43](=0x5ba4)
# [mhartid 0] **ERROR**: Y[52](=0x5bf2) != Z[52](=0x5be0)
# [mhartid 0] **ERROR**: Y[53](=0x5bd0) != Z[53](=0x5bb7)
# [mhartid 0] **ERROR**: Y[65](=0x5bd4) != Z[65](=0x5bbe)
# [mhartid 0] **ERROR**: Y[68](=0x5bfc) != Z[68](=0x5be5)
# [mhartid 0] **ERROR**: Y[79](=0x5bf0) != Z[79](=0x5bda)
# [mhartid 0] **ERROR**: Y[93](=0x5bec) != Z[93](=0x5bd0)
# [mhartid 0] **ERROR**: Y[94](=0x5bd6) != Z[94](=0x5bbe)
# [mhartid 0] **ERROR**: Y[98](=0x5bd2) != Z[98](=0x5bbf)
# [mhartid 0] **ERROR**: Y[108](=0x5bc2) != Z[108](=0x5baa)
# [mhartid 0] **ERROR**: Y[110](=0x5bdc) != Z[110](=0x5bc3)
# [mhartid 0] **ERROR**: Y[112](=0x5bed) != Z[112](=0x5bdb)
# [mhartid 0] **ERROR**: Y[114](=0x5bc2) != Z[114](=0x5bb0)
# [mhartid 0] **ERROR**: Y[119](=0x5be2) != Z[119](=0x5bcb)
# [mhartid 0] **ERROR**: Y[122](=0x5be2) != Z[122](=0x5bd0)
# [mhartid 0] **ERROR**: Y[124](=0x5b9e) != Z[124](=0x5b8a)
# [mhartid 0] **ERROR**: Y[126](=0x5bbb) != Z[126](=0x5b9d)
# [mhartid 0] **ERROR**: Y[138](=0x5be9) != Z[138](=0x5bd7)
# [mhartid 0] **ERROR**: Y[140](=0x5bbc) != Z[140](=0x5ba2)
# [mhartid 0] **ERROR**: Y[143](=0x5bea) != Z[143](=0x5bd1)
# [mhartid 0] **ERROR**: Y[146](=0x5bc6) != Z[146](=0x5baf)
# [mhartid 0] **ERROR**: Y[149](=0x5bb9) != Z[149](=0x5ba2)
# [mhartid 0] **ERROR**: Y[155](=0x5bf9) != Z[155](=0x5be0)
# [mhartid 0] **ERROR**: Y[161](=0x5ba5) != Z[161](=0x5b8e)
# [mhartid 0] **ERROR**: Y[166](=0x5bd4) != Z[166](=0x5bbd)
# [mhartid 0] **ERROR**: Y[169](=0x5bb1) != Z[169](=0x5b9c)
# [mhartid 0] **ERROR**: Y[172](=0x5bf9) != Z[172](=0x5be2)
# [mhartid 0] **ERROR**: Y[176](=0x5be2) != Z[176](=0x5bcf)
# [mhartid 0] **ERROR**: Y[177](=0x5c00) != Z[177](=0x5be8)
# [mhartid 0] **ERROR**: Y[185](=0x5be0) != Z[185](=0x5bcd)
# [mhartid 0] **ERROR**: Y[186](=0x5be2) != Z[186](=0x5bc9)
# [mhartid 0] **ERROR**: Y[197](=0x5bce) != Z[197](=0x5bb9)
# [mhartid 0] **ERROR**: Y[208](=0x5bc6) != Z[208](=0x5bad)
# [mhartid 0] **ERROR**: Y[213](=0x5bbd) != Z[213](=0x5ba1)
# [mhartid 0] **ERROR**: Y[219](=0x5bbc) != Z[219](=0x5ba8)
# [mhartid 0] **ERROR**: Y[220](=0x5c02) != Z[220](=0x5be8)
# [mhartid 0] **ERROR**: Y[221](=0x5bb2) != Z[221](=0x5ba0)
# [mhartid 0] **ERROR**: Y[224](=0x5bd2) != Z[224](=0x5bba)
# [mhartid 0] **ERROR**: Y[231](=0x5bfc) != Z[231](=0x5be5)
# [mhartid 0] **ERROR**: Y[239](=0x5b77) != Z[239](=0x5b5e)
# [mhartid 0] **ERROR**: Y[244](=0x5bea) != Z[244](=0x5bd6)
# [mhartid 0] **ERROR**: Y[247](=0x5b88) != Z[247](=0x5b76)
# [mhartid 0] **ERROR**: Y[249](=0x5bce) != Z[249](=0x5bba)
# [mhartid 0] **ERROR**: Y[250](=0x5bcc) != Z[250](=0x5bb8)
# [mhartid 0] **ERROR**: Y[256](=0x5ba3) != Z[256](=0x5b85)
# [mhartid 0] **ERROR**: Y[267](=0x5bca) != Z[267](=0x5bb5)
# [mhartid 0] **ERROR**: Y[275](=0x5bbf) != Z[275](=0x5ba2)
# [mhartid 0] **ERROR**: Y[279](=0x5bf4) != Z[279](=0x5be0)
# [mhartid 0] **ERROR**: Y[289](=0x5bdd) != Z[289](=0x5bca)
# [mhartid 0] **ERROR**: Y[292](=0x5bb8) != Z[292](=0x5ba5)
# [mhartid 0] **ERROR**: Y[295](=0x5bcc) != Z[295](=0x5bb9)
# [mhartid 0] **ERROR**: Y[297](=0x5bc4) != Z[297](=0x5bae)
# [mhartid 0] **ERROR**: Y[298](=0x5bfd) != Z[298](=0x5be2)
# [mhartid 0] **ERROR**: Y[303](=0x5bfc) != Z[303](=0x5be2)
# [mhartid 0] **ERROR**: Y[307](=0x5bf3) != Z[307](=0x5be0)
# [mhartid 0] **ERROR**: Y[312](=0x5bd1) != Z[312](=0x5bbd)
# [mhartid 0] **ERROR**: Y[316](=0x5bc0) != Z[316](=0x5ba4)
# [mhartid 0] **ERROR**: Y[327](=0x5c04) != Z[327](=0x5bf1)
# [mhartid 0] **ERROR**: Y[339](=0x5bed) != Z[339](=0x5bdb)
# [mhartid 0] **ERROR**: Y[359](=0x5ba5) != Z[359](=0x5b89)
# [mhartid 0] **ERROR**: Y[367](=0x5bb2) != Z[367](=0x5b9b)
# [mhartid 0] **ERROR**: Y[371](=0x5bd0) != Z[371](=0x5bba)
# [mhartid 0] **ERROR**: Y[378](=0x5bde) != Z[378](=0x5bcb)
# [mhartid 0] **ERROR**: Y[379](=0x5c04) != Z[379](=0x5bf1)
# [mhartid 0] **ERROR**: Y[383](=0x5bf6) != Z[383](=0x5be0)
# [mhartid 0] **ERROR**: Y[387](=0x5bd5) != Z[387](=0x5bc2)
# [mhartid 0] **ERROR**: Y[392](=0x5bd0) != Z[392](=0x5bb8)
# [mhartid 0] **ERROR**: Y[398](=0x5bba) != Z[398](=0x5ba5)
# [mhartid 0] **ERROR**: Y[400](=0x5be0) != Z[400](=0x5bcc)
# [mhartid 0] **ERROR**: Y[401](=0x5bef) != Z[401](=0x5bdd)
# [mhartid 0] **ERROR**: Y[407](=0x5be5) != Z[407](=0x5bcf)
# [mhartid 0] **ERROR**: Y[409](=0x5bfa) != Z[409](=0x5be4)
# [mhartid 0] **ERROR**: Y[410](=0x5bba) != Z[410](=0x5ba8)
# [mhartid 0] **ERROR**: Y[414](=0x5bd6) != Z[414](=0x5bc3)
# [mhartid 0] **ERROR**: Y[417](=0x5bbe) != Z[417](=0x5ba9)
# [mhartid 0] **ERROR**: Y[421](=0x5bcc) != Z[421](=0x5bb5)
# [mhartid 0] **ERROR**: Y[425](=0x5c00) != Z[425](=0x5bec)
# [mhartid 0] **ERROR**: Y[428](=0x5bef) != Z[428](=0x5bda)
# [mhartid 0] **ERROR**: Y[433](=0x5bc5) != Z[433](=0x5bad)
# [mhartid 0] **ERROR**: Y[444](=0x5beb) != Z[444](=0x5bd2)
# [mhartid 0] **ERROR**: Y[447](=0x5bf6) != Z[447](=0x5bdd)
# [mhartid 0] **ERROR**: Y[450](=0x5bd7) != Z[450](=0x5bc4)
# [mhartid 0] **ERROR**: Y[451](=0x5bfe) != Z[451](=0x5beb)
# [mhartid 0] **ERROR**: Y[452](=0x5bee) != Z[452](=0x5bd9)
# [mhartid 0] **ERROR**: Y[454](=0x5bc4) != Z[454](=0x5bb0)
# [mhartid 0] **ERROR**: Y[460](=0x5bda) != Z[460](=0x5bc7)
# [mhartid 0] **ERROR**: Y[470](=0x5bd2) != Z[470](=0x5bc0)
# [mhartid 0] **ERROR**: Y[472](=0x5bf3) != Z[472](=0x5bdd)
# [mhartid 0] **ERROR**: Y[474](=0x5bd4) != Z[474](=0x5bc2)
# [mhartid 0] **ERROR**: Y[484](=0x5bd0) != Z[484](=0x5bbe)
# [mhartid 0] **ERROR**: Y[487](=0x5bdc) != Z[487](=0x5bc3)
# [mhartid 0] **ERROR**: Y[488](=0x5bd6) != Z[488](=0x5bc4)
# [mhartid 0] **ERROR**: Y[490](=0x5bad) != Z[490](=0x5b9a)
# [mhartid 0] **ERROR**: Y[493](=0x5bcd) != Z[493](=0x5bba)
# [mhartid 0] **ERROR**: Y[499](=0x5bb5) != Z[499](=0x5ba0)
# [mhartid 0] **ERROR**: Y[500](=0x5bb8) != Z[500](=0x5ba5)
# [mhartid 0] **ERROR**: Y[502](=0x5bf7) != Z[502](=0x5be3)
# [mhartid 0] **ERROR**: Y[507](=0x5bb4) != Z[507](=0x5ba2)
# [mhartid 0] **ERROR**: Y[512](=0x5bc6) != Z[512](=0x5bb1)
# [mhartid 0] **ERROR**: Y[513](=0x5bc6) != Z[513](=0x5bac)
# [mhartid 0] **ERROR**: Y[515](=0x5ba2) != Z[515](=0x5b8f)
# [mhartid 0] **ERROR**: Y[516](=0x5bf0) != Z[516](=0x5bd6)
# [mhartid 0] **ERROR**: Y[521](=0x5bed) != Z[521](=0x5bd8)
# [mhartid 0] **ERROR**: Y[523](=0x5b97) != Z[523](=0x5b85)
# [mhartid 0] **ERROR**: Y[527](=0x5be8) != Z[527](=0x5bd5)
# [mhartid 0] **ERROR**: Y[529](=0x5bd8) != Z[529](=0x5bc3)
# [mhartid 0] **ERROR**: Y[536](=0x5c02) != Z[536](=0x5bee)
# [mhartid 0] **ERROR**: Y[537](=0x5b86) != Z[537](=0x5b65)
# [mhartid 0] **ERROR**: Y[538](=0x5bdc) != Z[538](=0x5bc3)
# [mhartid 0] **ERROR**: Y[539](=0x5be6) != Z[539](=0x5bd3)
# [mhartid 0] **ERROR**: Y[540](=0x5bf2) != Z[540](=0x5bdc)
# [mhartid 0] **ERROR**: Y[542](=0x5bab) != Z[542](=0x5b96)
# [mhartid 0] **ERROR**: Y[543](=0x5bbf) != Z[543](=0x5ba9)
# [mhartid 0] **ERROR**: Y[545](=0x5bf3) != Z[545](=0x5be0)
# [mhartid 0] **ERROR**: Y[546](=0x5bed) != Z[546](=0x5bdb)
# [mhartid 0] **ERROR**: Y[547](=0x5bdc) != Z[547](=0x5bc8)
# [mhartid 0] **ERROR**: Y[555](=0x5bc2) != Z[555](=0x5ba7)
# [mhartid 0] **ERROR**: Y[557](=0x5bb7) != Z[557](=0x5ba3)
# [mhartid 0] **ERROR**: Y[563](=0x5bf8) != Z[563](=0x5be6)
# [mhartid 0] **ERROR**: Y[564](=0x5bc8) != Z[564](=0x5bac)
# [mhartid 0] **ERROR**: Y[565](=0x5be1) != Z[565](=0x5bce)
# [mhartid 0] **ERROR**: Y[566](=0x5bc8) != Z[566](=0x5bb4)
# [mhartid 0] **ERROR**: Y[572](=0x5bb2) != Z[572](=0x5b9e)
# [mhartid 0] **ERROR**: Y[576](=0x5be8) != Z[576](=0x5bd0)
# [mhartid 0] **ERROR**: Y[585](=0x5c04) != Z[585](=0x5bf0)
# [mhartid 0] **ERROR**: Y[587](=0x5bfa) != Z[587](=0x5be8)
# [mhartid 0] **ERROR**: Y[588](=0x5bf6) != Z[588](=0x5bd6)
# [mhartid 0] **ERROR**: Y[598](=0x5bc5) != Z[598](=0x5bb0)
# [mhartid 0] **ERROR**: Y[600](=0x5bad) != Z[600](=0x5b9b)
# [mhartid 0] **ERROR**: Y[604](=0x5bf9) != Z[604](=0x5be5)
# [mhartid 0] **ERROR**: Y[611](=0x5be3) != Z[611](=0x5bca)
# [mhartid 0] **ERROR**: Y[621](=0x5bca) != Z[621](=0x5bb0)
# [mhartid 0] **ERROR**: Y[622](=0x5be2) != Z[622](=0x5bce)
# [mhartid 0] **ERROR**: Y[634](=0x5bb8) != Z[634](=0x5ba6)
# [mhartid 0] **ERROR**: Y[636](=0x5bea) != Z[636](=0x5bd1)
# [mhartid 0] **ERROR**: Y[637](=0x5c00) != Z[637](=0x5be2)
# [mhartid 0] **ERROR**: Y[638](=0x5bd8) != Z[638](=0x5bc0)
# [mhartid 0] **ERROR**: Y[642](=0x5bf2) != Z[642](=0x5be0)
# [mhartid 0] **ERROR**: Y[648](=0x5bcc) != Z[648](=0x5bb7)
# [mhartid 0] **ERROR**: Y[649](=0x5c01) != Z[649](=0x5be3)
# [mhartid 0] **ERROR**: Y[659](=0x5be0) != Z[659](=0x5bce)
# [mhartid 0] **ERROR**: Y[664](=0x5bca) != Z[664](=0x5bb2)
# [mhartid 0] **ERROR**: Y[668](=0x5bca) != Z[668](=0x5bb6)
# [mhartid 0] **ERROR**: Y[669](=0x5be7) != Z[669](=0x5bd1)
# [mhartid 0] **ERROR**: Y[670](=0x5bee) != Z[670](=0x5bdb)
# [mhartid 0] **ERROR**: Y[678](=0x5b91) != Z[678](=0x5b7f)
# [mhartid 0] **ERROR**: Y[681](=0x5bec) != Z[681](=0x5bd0)
# [mhartid 0] **ERROR**: Y[683](=0x5ba0) != Z[683](=0x5b8e)
# [mhartid 0] **ERROR**: Y[693](=0x5bfb) != Z[693](=0x5be5)
# [mhartid 0] **ERROR**: Y[694](=0x5bfa) != Z[694](=0x5be3)
# [mhartid 0] **ERROR**: Y[697](=0x5bfc) != Z[697](=0x5be5)
# [mhartid 0] **ERROR**: Y[707](=0x5bc0) != Z[707](=0x5ba9)
# [mhartid 0] **ERROR**: Y[709](=0x5bb2) != Z[709](=0x5b9f)
# [mhartid 0] **ERROR**: Y[712](=0x5c07) != Z[712](=0x5bf4)
# [mhartid 0] **ERROR**: Y[716](=0x5bfe) != Z[716](=0x5be0)
# [mhartid 0] **ERROR**: Y[724](=0x5bca) != Z[724](=0x5bac)
# [mhartid 0] **ERROR**: Y[726](=0x5bd3) != Z[726](=0x5bb4)
# [mhartid 0] **ERROR**: Y[739](=0x5bde) != Z[739](=0x5bc9)
# [mhartid 0] **ERROR**: Y[741](=0x5bd6) != Z[741](=0x5bbe)
# [mhartid 0] **ERROR**: Y[742](=0x5bfa) != Z[742](=0x5be0)
# [mhartid 0] **ERROR**: Y[744](=0x5bdc) != Z[744](=0x5bc5)
# [mhartid 0] **ERROR**: Y[750](=0x5bd0) != Z[750](=0x5bbb)
# [mhartid 0] **ERROR**: Y[753](=0x5bf2) != Z[753](=0x5bd9)
# [mhartid 0] **ERROR**: Y[754](=0x5ba0) != Z[754](=0x5b8d)
# [mhartid 0] **ERROR**: Y[756](=0x5bf9) != Z[756](=0x5be1)
# [mhartid 0] **ERROR**: Y[759](=0x5bc4) != Z[759](=0x5bb1)
# [mhartid 0] **ERROR**: Y[762](=0x5bdf) != Z[762](=0x5bcb)
# [mhartid 0] **ERROR**: Y[763](=0x5bce) != Z[763](=0x5bb1)
# [mhartid 0] **ERROR**: Y[766](=0x5c05) != Z[766](=0x5bf2)
# [mhartid 0] **ERROR**: Y[774](=0x5b96) != Z[774](=0x5b7e)
# [mhartid 0] **ERROR**: Y[778](=0x5bd8) != Z[778](=0x5bc6)
# [mhartid 0] **ERROR**: Y[781](=0x5ba8) != Z[781](=0x5b95)
# [mhartid 0] **ERROR**: Y[785](=0x5bc6) != Z[785](=0x5bb1)
# [mhartid 0] **ERROR**: Y[795](=0x5b9f) != Z[795](=0x5b8b)
# [mhartid 0] **ERROR**: Y[797](=0x5c01) != Z[797](=0x5bef)
# [mhartid 0] **ERROR**: Y[803](=0x5bbb) != Z[803](=0x5ba7)
# [mhartid 0] **ERROR**: Y[804](=0x5c02) != Z[804](=0x5bec)
# [mhartid 0] **ERROR**: Y[806](=0x5bca) != Z[806](=0x5bb7)
# [mhartid 0] **ERROR**: Y[808](=0x5bcd) != Z[808](=0x5bb5)
# [mhartid 0] **ERROR**: Y[811](=0x5bd6) != Z[811](=0x5bc0)
# [mhartid 0] **ERROR**: Y[813](=0x5bd9) != Z[813](=0x5bc6)
# [mhartid 0] **ERROR**: Y[815](=0x5bd6) != Z[815](=0x5bbb)
# [mhartid 0] **ERROR**: Y[817](=0x5bd2) != Z[817](=0x5bbc)
# [mhartid 0] **ERROR**: Y[827](=0x5bd9) != Z[827](=0x5bc5)
# [mhartid 0] **ERROR**: Y[830](=0x5bf1) != Z[830](=0x5bde)
# [mhartid 0] **ERROR**: Y[837](=0x5bae) != Z[837](=0x5b99)
# [mhartid 0] **ERROR**: Y[838](=0x5bc6) != Z[838](=0x5bb3)
# [mhartid 0] **ERROR**: Y[842](=0x5bee) != Z[842](=0x5bdb)
# [mhartid 0] **ERROR**: Y[846](=0x5be9) != Z[846](=0x5bd3)
# [mhartid 0] **ERROR**: Y[851](=0x5bbf) != Z[851](=0x5bac)
# [mhartid 0] **ERROR**: Y[853](=0x5bda) != Z[853](=0x5bc8)
# [mhartid 0] **ERROR**: Y[859](=0x5c01) != Z[859](=0x5bed)
# [mhartid 0] **ERROR**: Y[861](=0x5c02) != Z[861](=0x5bf0)
# [mhartid 0] **ERROR**: Y[865](=0x5beb) != Z[865](=0x5bd8)
# [mhartid 0] **ERROR**: Y[875](=0x5bee) != Z[875](=0x5bda)
# [mhartid 0] **ERROR**: Y[877](=0x5be2) != Z[877](=0x5bce)
# [mhartid 0] **ERROR**: Y[879](=0x5bc3) != Z[879](=0x5baf)
# [mhartid 0] **ERROR**: Y[881](=0x5bd9) != Z[881](=0x5bc4)
# [mhartid 0] **ERROR**: Y[884](=0x5bac) != Z[884](=0x5b97)
# [mhartid 0] **ERROR**: Y[891](=0x5bf2) != Z[891](=0x5be0)
# [mhartid 0] **ERROR**: Y[892](=0x5b99) != Z[892](=0x5b85)
# [mhartid 0] **ERROR**: Y[896](=0x5bc2) != Z[896](=0x5bad)
# [mhartid 0] **ERROR**: Y[901](=0x5bae) != Z[901](=0x5b9c)
# [mhartid 0] **ERROR**: Y[909](=0x5bde) != Z[909](=0x5bcb)
# [mhartid 0] **ERROR**: Y[916](=0x5be2) != Z[916](=0x5bcf)
# [mhartid 0] **ERROR**: Y[918](=0x5be2) != Z[918](=0x5bce)
# [mhartid 0] **ERROR**: Y[923](=0x5bf6) != Z[923](=0x5bdb)
# [mhartid 0] **ERROR**: Y[927](=0x5be8) != Z[927](=0x5bd6)
# [mhartid 0] **ERROR**: Y[930](=0x5bdd) != Z[930](=0x5bcb)
# [mhartid 0] **ERROR**: Y[937](=0x5bf0) != Z[937](=0x5bde)
# [mhartid 0] **ERROR**: Y[940](=0x5bc8) != Z[940](=0x5bb3)
# [mhartid 0] **ERROR**: Y[943](=0x5bbe) != Z[943](=0x5ba8)
# [mhartid 0] **ERROR**: Y[945](=0x5bdc) != Z[945](=0x5bc9)
# [mhartid 0] **ERROR**: Y[946](=0x5bb6) != Z[946](=0x5ba0)
# [mhartid 0] **ERROR**: Y[951](=0x5b9e) != Z[951](=0x5b8a)
# [mhartid 0] **ERROR**: Y[952](=0x5bf4) != Z[952](=0x5be1)
# [mhartid 0] **ERROR**: Y[961](=0x5be5) != Z[961](=0x5bcf)
# [mhartid 0] **ERROR**: Y[963](=0x5bf1) != Z[963](=0x5bdf)
# [mhartid 0] **ERROR**: Y[975](=0x5bd6) != Z[975](=0x5bc1)
# [mhartid 0] **ERROR**: Y[976](=0x5bf3) != Z[976](=0x5bdc)
# [mhartid 0] **ERROR**: Y[986](=0x5be6) != Z[986](=0x5bd2)
# [mhartid 0] **ERROR**: Y[991](=0x5bd2) != Z[991](=0x5bc0)
# [mhartid 0] **ERROR**: Y[994](=0x5baa) != Z[994](=0x5b94)
# [mhartid 0] **ERROR**: Y[1005](=0x5bc2) != Z[1005](=0x5ba6)
# [mhartid 0] **ERROR**: Y[1007](=0x5ba4) != Z[1007](=0x5b8b)
# [mhartid 0] **ERROR**: Y[1009](=0x5bb6) != Z[1009](=0x5ba3)
# [mhartid 0] **ERROR**: Y[1018](=0x5b8c) != Z[1018](=0x5b7a)
# [mhartid 0] **ERROR**: Y[1019](=0x5bce) != Z[1019](=0x5bb7)
# [mhartid 0] Finished test with 239 errors
# TILE[          0] ERRORS:  239
# ** Fatal: SIMULATION FINISHED WITH EXIT CODE: 1
#    Time: 7112030 ns  Scope: magia_tb File: /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/target/sim/src/mesh/magia_tb.sv Line: 50
# ** Note: $finish    : /scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA/target/sim/src/mesh/magia_tb.sv(50)
#    Time: 7112030 ns  Iteration: 0  Instance: /magia_tb
# End time: 16:46:02 on Nov 21,2025, Elapsed time: 1:58:01
# Errors: 1, Warnings: 16
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/d2_m1024_4x4/MAGIA'
