# Day 1

New project was created to do Nor gate ,Nand gate, Inverter gate using vivado 

# Design sources

![Screenshot 2024-08-16 223118](https://github.com/user-attachments/assets/342b25fe-ac8d-4ed5-b647-560ec0c80050)

 
# Stimulating sources  

![Screenshot 2024-08-16 223108](https://github.com/user-attachments/assets/04d41146-f28a-4af0-87ef-63e28e810dbe)


# Schematic design of logic gates

![Screenshot 2024-08-16 223442](https://github.com/user-attachments/assets/b88ccf38-4e7b-467e-b0ca-b5b4e7aefd4c)


# Run simulation output:
  The waveform output

![Screenshot 2024-08-16 223059](https://github.com/user-attachments/assets/8f06d259-3bdf-4dd6-8c4e-196774323b86)


# Synthesized design
 
![Screenshot 2024-08-16 223401](https://github.com/user-attachments/assets/a54644d7-5758-4f01-a85e-de01ec063e6d)
 

# Power report

![Screenshot 2024-08-17 024909](https://github.com/user-attachments/assets/63be10ae-68ff-4636-9d42-1bb2a00e46d3)


# Utilization report

![Screenshot 2024-08-17 024922](https://github.com/user-attachments/assets/b9d3678e-db93-427c-86cd-a459888b79fd)


# Project summary

![Screenshot 2024-08-17 033416](https://github.com/user-attachments/assets/a447eabd-5f95-4f64-b839-01890a1a9cc1)


The program codes are attached with this file

