# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_2.2.srcs/sources_1/imports/new/Macchina_M.vhd" \
"../../../../Esercizio_2.2.srcs/sources_1/imports/new/ROM_16_8.vhd" \
"../../../../Esercizio_2.2.srcs/sources_1/imports/new/Sistema_S.vhd" \

# Do not sort compile order
nosort
