module boolean_unit (
    input clk,  // clock
    input rst,  // reset
    input a[16],
    input b[16],
    input alufn[6],
    output out
  ) {

  always {
    out = 0;
    case (alufn[3:0]) {
      4b1000: out = a & b; // operation AND
      4b1110: out = a | b; // operation OR
      4b1000: out = a ^ b; // operation XOR
      4b1000: out = a; // operation "A"
    }
  }
}
