#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Mar 05 14:05:04 2019
# Process ID: 9648
# Current directory: C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.runs/synth_1
# Command line: vivado.exe -log SegDisp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SegDisp.tcl
# Log file: C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.runs/synth_1/SegDisp.vds
# Journal file: C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SegDisp.tcl -notrace
Command: synth_design -top SegDisp -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 276.305 ; gain = 66.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SegDisp' [C:/Users/endop/OneDrive/Documents/ENEL373Labs/SegDisp/SegDisp.srcs/sources_1/new/SegDisp.vhd:44]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (1#1) [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-638] synthesizing module 'my_divider' [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/SegmentDisplay.srcs/sources_1/imports/Steves_clock_divider/my_divider.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'my_divider' (2#1) [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/SegmentDisplay.srcs/sources_1/imports/Steves_clock_divider/my_divider.vhd:44]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/new/counter.vhd:45]
	Parameter N bound to: 4 - type: integer 
	Parameter MAX bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/new/counter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/new/counter.vhd:45]
WARNING: [Synth 8-3848] Net clr in module/entity SegDisp does not have driver. [C:/Users/endop/OneDrive/Documents/ENEL373Labs/SegDisp/SegDisp.srcs/sources_1/new/SegDisp.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'SegDisp' (4#1) [C:/Users/endop/OneDrive/Documents/ENEL373Labs/SegDisp/SegDisp.srcs/sources_1/new/SegDisp.vhd:44]
WARNING: [Synth 8-3917] design SegDisp has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 313.523 ; gain = 103.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cntr:clr to constant 0 [C:/Users/endop/OneDrive/Documents/ENEL373Labs/SegDisp/SegDisp.srcs/sources_1/new/SegDisp.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 313.523 ; gain = 103.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'clk2/Clk_in' at site C9, Signal clk2/Clk_in is neither single nor differential [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/SegmentDisplay.srcs/sources_1/imports/Steves_clock_divider/my_divider.vhd:35]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'clk2/Clk_out' at site D4, Signal clk2/Clk_out is neither single nor differential [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/SegmentDisplay.srcs/sources_1/imports/Steves_clock_divider/my_divider.vhd:35]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SegDisp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SegDisp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 605.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design SegDisp has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design SegDisp has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    29|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     9|
|7     |LUT5   |     2|
|8     |LUT6   |     5|
|9     |FDCE   |     4|
|10    |FDRE   |    29|
|11    |IBUF   |     1|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   104|
|2     |  cntr   |counter     |     9|
|3     |  disp   |BCD_to_7SEG |     7|
|4     |  clk2   |my_divider  |    71|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 605.805 ; gain = 396.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 605.805 ; gain = 103.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 605.805 ; gain = 396.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'clk2/temp_clk_reg' at site D4, Illegal site, cannot place non-IO FF/Latch on IO site [C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.srcs/sources_1/imports/SegmentDisplay.srcs/sources_1/imports/Steves_clock_divider/my_divider.vhd:58]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 23 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 605.805 ; gain = 396.270
INFO: [Common 17-1381] The checkpoint 'C:/Users/endop/OneDrive/Documents/ENEL373Labs/segdisp_16.3/segdisp_16.3.runs/synth_1/SegDisp.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 605.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 05 14:06:03 2019...
