{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731910421258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731910421258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:13:41 2024 " "Processing started: Mon Nov 18 14:13:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731910421258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731910421258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off caseg_time_disp_parallel -c caseg_time_disp_parallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off caseg_time_disp_parallel -c caseg_time_disp_parallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731910421258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1731910421482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/caseg_time_disp_parallel/rtl/top_caseg_time_disp_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/caseg_time_disp_parallel/rtl/top_caseg_time_disp_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_caseg_time_disp_parallel " "Found entity 1: top_caseg_time_disp_parallel" {  } { { "../rtl/top_caseg_time_disp_parallel.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/top_caseg_time_disp_parallel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731910421514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731910421514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/caseg_time_disp_parallel/rtl/time_to_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/caseg_time_disp_parallel/rtl/time_to_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_to_bit " "Found entity 1: time_to_bit" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_to_bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731910421516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731910421516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/caseg_time_disp_parallel/rtl/time_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/caseg_time_disp_parallel/rtl/time_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_cnt " "Found entity 1: time_cnt" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_cnt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731910421518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731910421518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/caseg_time_disp_parallel/rtl/bit_to_caseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/caseg_time_disp_parallel/rtl/bit_to_caseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_caseg " "Found entity 1: bit_to_caseg" {  } { { "../rtl/bit_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/bit_to_caseg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731910421520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731910421520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_caseg_time_disp_parallel " "Elaborating entity \"top_caseg_time_disp_parallel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731910421542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_cnt time_cnt:time_cnt_inst " "Elaborating entity \"time_cnt\" for hierarchy \"time_cnt:time_cnt_inst\"" {  } { { "../rtl/top_caseg_time_disp_parallel.v" "time_cnt_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/top_caseg_time_disp_parallel.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731910421544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 time_cnt.v(21) " "Verilog HDL assignment warning at time_cnt.v(21): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_cnt.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421545 "|top_caseg_time_disp_parallel|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_cnt.v(28) " "Verilog HDL assignment warning at time_cnt.v(28): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_cnt.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421545 "|top_caseg_time_disp_parallel|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_cnt.v(39) " "Verilog HDL assignment warning at time_cnt.v(39): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_cnt.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421545 "|top_caseg_time_disp_parallel|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_cnt.v(51) " "Verilog HDL assignment warning at time_cnt.v(51): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_cnt.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421545 "|top_caseg_time_disp_parallel|time_cnt:time_cnt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_to_bit time_to_bit:time_to_bit_inst " "Elaborating entity \"time_to_bit\" for hierarchy \"time_to_bit:time_to_bit_inst\"" {  } { { "../rtl/top_caseg_time_disp_parallel.v" "time_to_bit_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/top_caseg_time_disp_parallel.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731910421547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_to_bit.v(43) " "Verilog HDL assignment warning at time_to_bit.v(43): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_to_bit.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421548 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(69) " "Verilog HDL assignment warning at time_to_bit.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_to_bit.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421548 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(70) " "Verilog HDL assignment warning at time_to_bit.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_to_bit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421548 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(84) " "Verilog HDL assignment warning at time_to_bit.v(84): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_to_bit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421549 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(85) " "Verilog HDL assignment warning at time_to_bit.v(85): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_to_bit.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421549 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(99) " "Verilog HDL assignment warning at time_to_bit.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_to_bit.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421549 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_to_bit.v(100) " "Verilog HDL assignment warning at time_to_bit.v(100): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_to_bit.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421549 "|top_caseg_time_disp_parallel|time_to_bit:time_to_bit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_caseg bit_to_caseg:bit_to_caseg_inst " "Elaborating entity \"bit_to_caseg\" for hierarchy \"bit_to_caseg:bit_to_caseg_inst\"" {  } { { "../rtl/top_caseg_time_disp_parallel.v" "bit_to_caseg_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/top_caseg_time_disp_parallel.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731910421550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_to_caseg.v(34) " "Verilog HDL assignment warning at bit_to_caseg.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/bit_to_caseg.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421551 "|top_caseg_time_disp_parallel|bit_to_caseg:bit_to_caseg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bit_to_caseg.v(55) " "Verilog HDL assignment warning at bit_to_caseg.v(55): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/bit_to_caseg.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731910421551 "|top_caseg_time_disp_parallel|bit_to_caseg:bit_to_caseg_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/time_to_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/caseg_time_disp_parallel/rtl/time_to_bit.v" 116 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731910421910 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731910421910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731910422082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731910422322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731910422322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731910422360 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731910422360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "273 " "Implemented 273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731910422360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731910422360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731910422375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:13:42 2024 " "Processing ended: Mon Nov 18 14:13:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731910422375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731910422375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731910422375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731910422375 ""}
