
PB171_HardwareTasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  0800294c  0800294c  0001294c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002aa8  08002aa8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002aa8  08002aa8  00012aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ab0  08002ab0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ab0  08002ab0  00012ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ab4  08002ab4  00012ab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002ab8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  20000070  08002b28  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08002b28  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000719b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000155b  00000000  00000000  0002723b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004b8  00000000  00000000  00028798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000410  00000000  00000000  00028c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fdcb  00000000  00000000  00029060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005ef7  00000000  00000000  00048e2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0f03  00000000  00000000  0004ed22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010fc25  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a88  00000000  00000000  0010fc78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002934 	.word	0x08002934

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08002934 	.word	0x08002934

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056e:	f000 fa4d 	bl	8000a0c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000572:	f000 f837 	bl	80005e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000576:	f000 f89d 	bl	80006b4 <MX_GPIO_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  int t = rand();
 800057a:	f001 f9d9 	bl	8001930 <rand>
 800057e:	6078      	str	r0, [r7, #4]
	  HAL_Delay(50);
 8000580:	2032      	movs	r0, #50	; 0x32
 8000582:	f000 fab5 	bl	8000af0 <HAL_Delay>
	  if(rand()%2){
 8000586:	f001 f9d3 	bl	8001930 <rand>
 800058a:	4603      	mov	r3, r0
 800058c:	f003 0301 	and.w	r3, r3, #1
 8000590:	2b00      	cmp	r3, #0
 8000592:	d012      	beq.n	80005ba <main+0x52>
		  if(rand()%2){
 8000594:	f001 f9cc 	bl	8001930 <rand>
 8000598:	4603      	mov	r3, r0
 800059a:	f003 0301 	and.w	r3, r3, #1
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d005      	beq.n	80005ae <main+0x46>
			  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80005a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005a6:	480e      	ldr	r0, [pc, #56]	; (80005e0 <main+0x78>)
 80005a8:	f000 fd61 	bl	800106e <HAL_GPIO_TogglePin>
 80005ac:	e7e5      	b.n	800057a <main+0x12>
		  } else {
			  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 80005ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005b2:	480b      	ldr	r0, [pc, #44]	; (80005e0 <main+0x78>)
 80005b4:	f000 fd5b 	bl	800106e <HAL_GPIO_TogglePin>
 80005b8:	e7df      	b.n	800057a <main+0x12>
		  }
	  } else {
		  if(rand()%2){
 80005ba:	f001 f9b9 	bl	8001930 <rand>
 80005be:	4603      	mov	r3, r0
 80005c0:	f003 0301 	and.w	r3, r3, #1
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d005      	beq.n	80005d4 <main+0x6c>
			  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80005c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005cc:	4804      	ldr	r0, [pc, #16]	; (80005e0 <main+0x78>)
 80005ce:	f000 fd4e 	bl	800106e <HAL_GPIO_TogglePin>
 80005d2:	e7d2      	b.n	800057a <main+0x12>
		  } else {
			  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80005d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005d8:	4801      	ldr	r0, [pc, #4]	; (80005e0 <main+0x78>)
 80005da:	f000 fd48 	bl	800106e <HAL_GPIO_TogglePin>
  {
 80005de:	e7cc      	b.n	800057a <main+0x12>
 80005e0:	40020c00 	.word	0x40020c00

080005e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b094      	sub	sp, #80	; 0x50
 80005e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ea:	f107 0320 	add.w	r3, r7, #32
 80005ee:	2230      	movs	r2, #48	; 0x30
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f001 f994 	bl	8001920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f8:	f107 030c 	add.w	r3, r7, #12
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	609a      	str	r2, [r3, #8]
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000608:	2300      	movs	r3, #0
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	4b27      	ldr	r3, [pc, #156]	; (80006ac <SystemClock_Config+0xc8>)
 800060e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000610:	4a26      	ldr	r2, [pc, #152]	; (80006ac <SystemClock_Config+0xc8>)
 8000612:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000616:	6413      	str	r3, [r2, #64]	; 0x40
 8000618:	4b24      	ldr	r3, [pc, #144]	; (80006ac <SystemClock_Config+0xc8>)
 800061a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800061c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000620:	60bb      	str	r3, [r7, #8]
 8000622:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000624:	2300      	movs	r3, #0
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	4b21      	ldr	r3, [pc, #132]	; (80006b0 <SystemClock_Config+0xcc>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a20      	ldr	r2, [pc, #128]	; (80006b0 <SystemClock_Config+0xcc>)
 800062e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000632:	6013      	str	r3, [r2, #0]
 8000634:	4b1e      	ldr	r3, [pc, #120]	; (80006b0 <SystemClock_Config+0xcc>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800063c:	607b      	str	r3, [r7, #4]
 800063e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000640:	2302      	movs	r3, #2
 8000642:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000644:	2301      	movs	r3, #1
 8000646:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000648:	2310      	movs	r3, #16
 800064a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064c:	2302      	movs	r3, #2
 800064e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000650:	2300      	movs	r3, #0
 8000652:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000654:	2308      	movs	r3, #8
 8000656:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000658:	2354      	movs	r3, #84	; 0x54
 800065a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800065c:	2302      	movs	r3, #2
 800065e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000660:	2304      	movs	r3, #4
 8000662:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000664:	f107 0320 	add.w	r3, r7, #32
 8000668:	4618      	mov	r0, r3
 800066a:	f000 fd1b 	bl	80010a4 <HAL_RCC_OscConfig>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000674:	f000 f870 	bl	8000758 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000678:	230f      	movs	r3, #15
 800067a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067c:	2302      	movs	r3, #2
 800067e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000684:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000688:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068a:	2300      	movs	r3, #0
 800068c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	2102      	movs	r1, #2
 8000694:	4618      	mov	r0, r3
 8000696:	f000 ff7d 	bl	8001594 <HAL_RCC_ClockConfig>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006a0:	f000 f85a 	bl	8000758 <Error_Handler>
  }
}
 80006a4:	bf00      	nop
 80006a6:	3750      	adds	r7, #80	; 0x50
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40007000 	.word	0x40007000

080006b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b088      	sub	sp, #32
 80006b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	f107 030c 	add.w	r3, r7, #12
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
 80006c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ca:	2300      	movs	r3, #0
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	4b20      	ldr	r3, [pc, #128]	; (8000750 <MX_GPIO_Init+0x9c>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	4a1f      	ldr	r2, [pc, #124]	; (8000750 <MX_GPIO_Init+0x9c>)
 80006d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006d8:	6313      	str	r3, [r2, #48]	; 0x30
 80006da:	4b1d      	ldr	r3, [pc, #116]	; (8000750 <MX_GPIO_Init+0x9c>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	4b19      	ldr	r3, [pc, #100]	; (8000750 <MX_GPIO_Init+0x9c>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	4a18      	ldr	r2, [pc, #96]	; (8000750 <MX_GPIO_Init+0x9c>)
 80006f0:	f043 0308 	orr.w	r3, r3, #8
 80006f4:	6313      	str	r3, [r2, #48]	; 0x30
 80006f6:	4b16      	ldr	r3, [pc, #88]	; (8000750 <MX_GPIO_Init+0x9c>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	f003 0308 	and.w	r3, r3, #8
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	603b      	str	r3, [r7, #0]
 8000706:	4b12      	ldr	r3, [pc, #72]	; (8000750 <MX_GPIO_Init+0x9c>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a11      	ldr	r2, [pc, #68]	; (8000750 <MX_GPIO_Init+0x9c>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <MX_GPIO_Init+0x9c>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	603b      	str	r3, [r7, #0]
 800071c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800071e:	2200      	movs	r2, #0
 8000720:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000724:	480b      	ldr	r0, [pc, #44]	; (8000754 <MX_GPIO_Init+0xa0>)
 8000726:	f000 fc89 	bl	800103c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800072a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800072e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000730:	2301      	movs	r3, #1
 8000732:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000738:	2300      	movs	r3, #0
 800073a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	4619      	mov	r1, r3
 8000742:	4804      	ldr	r0, [pc, #16]	; (8000754 <MX_GPIO_Init+0xa0>)
 8000744:	f000 fade 	bl	8000d04 <HAL_GPIO_Init>

}
 8000748:	bf00      	nop
 800074a:	3720      	adds	r7, #32
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	40023800 	.word	0x40023800
 8000754:	40020c00 	.word	0x40020c00

08000758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800075c:	b672      	cpsid	i
}
 800075e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000760:	e7fe      	b.n	8000760 <Error_Handler+0x8>
	...

08000764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <HAL_MspInit+0x4c>)
 8000770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000772:	4a0f      	ldr	r2, [pc, #60]	; (80007b0 <HAL_MspInit+0x4c>)
 8000774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000778:	6453      	str	r3, [r2, #68]	; 0x44
 800077a:	4b0d      	ldr	r3, [pc, #52]	; (80007b0 <HAL_MspInit+0x4c>)
 800077c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800077e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	603b      	str	r3, [r7, #0]
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <HAL_MspInit+0x4c>)
 800078c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800078e:	4a08      	ldr	r2, [pc, #32]	; (80007b0 <HAL_MspInit+0x4c>)
 8000790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000794:	6413      	str	r3, [r2, #64]	; 0x40
 8000796:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <HAL_MspInit+0x4c>)
 8000798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800079a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800079e:	603b      	str	r3, [r7, #0]
 80007a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007a2:	bf00      	nop
 80007a4:	370c      	adds	r7, #12
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800

080007b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007b8:	e7fe      	b.n	80007b8 <NMI_Handler+0x4>

080007ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ba:	b480      	push	{r7}
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007be:	e7fe      	b.n	80007be <HardFault_Handler+0x4>

080007c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007c4:	e7fe      	b.n	80007c4 <MemManage_Handler+0x4>

080007c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007c6:	b480      	push	{r7}
 80007c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ca:	e7fe      	b.n	80007ca <BusFault_Handler+0x4>

080007cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <UsageFault_Handler+0x4>

080007d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007d2:	b480      	push	{r7}
 80007d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007d6:	bf00      	nop
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr

080007ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ee:	b480      	push	{r7}
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007f2:	bf00      	nop
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000800:	f000 f956 	bl	8000ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}

08000808 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
	return 1;
 800080c:	2301      	movs	r3, #1
}
 800080e:	4618      	mov	r0, r3
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr

08000818 <_kill>:

int _kill(int pid, int sig)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000822:	f001 f853 	bl	80018cc <__errno>
 8000826:	4603      	mov	r3, r0
 8000828:	2216      	movs	r2, #22
 800082a:	601a      	str	r2, [r3, #0]
	return -1;
 800082c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000830:	4618      	mov	r0, r3
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <_exit>:

void _exit (int status)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000840:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f7ff ffe7 	bl	8000818 <_kill>
	while (1) {}		/* Make sure we hang here */
 800084a:	e7fe      	b.n	800084a <_exit+0x12>

0800084c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b086      	sub	sp, #24
 8000850:	af00      	add	r7, sp, #0
 8000852:	60f8      	str	r0, [r7, #12]
 8000854:	60b9      	str	r1, [r7, #8]
 8000856:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]
 800085c:	e00a      	b.n	8000874 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800085e:	f3af 8000 	nop.w
 8000862:	4601      	mov	r1, r0
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	1c5a      	adds	r2, r3, #1
 8000868:	60ba      	str	r2, [r7, #8]
 800086a:	b2ca      	uxtb	r2, r1
 800086c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	3301      	adds	r3, #1
 8000872:	617b      	str	r3, [r7, #20]
 8000874:	697a      	ldr	r2, [r7, #20]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	429a      	cmp	r2, r3
 800087a:	dbf0      	blt.n	800085e <_read+0x12>
	}

return len;
 800087c:	687b      	ldr	r3, [r7, #4]
}
 800087e:	4618      	mov	r0, r3
 8000880:	3718      	adds	r7, #24
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b086      	sub	sp, #24
 800088a:	af00      	add	r7, sp, #0
 800088c:	60f8      	str	r0, [r7, #12]
 800088e:	60b9      	str	r1, [r7, #8]
 8000890:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000892:	2300      	movs	r3, #0
 8000894:	617b      	str	r3, [r7, #20]
 8000896:	e009      	b.n	80008ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	1c5a      	adds	r2, r3, #1
 800089c:	60ba      	str	r2, [r7, #8]
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	3301      	adds	r3, #1
 80008aa:	617b      	str	r3, [r7, #20]
 80008ac:	697a      	ldr	r2, [r7, #20]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	dbf1      	blt.n	8000898 <_write+0x12>
	}
	return len;
 80008b4:	687b      	ldr	r3, [r7, #4]
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <_close>:

int _close(int file)
{
 80008be:	b480      	push	{r7}
 80008c0:	b083      	sub	sp, #12
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
	return -1;
 80008c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr

080008d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008d6:	b480      	push	{r7}
 80008d8:	b083      	sub	sp, #12
 80008da:	af00      	add	r7, sp, #0
 80008dc:	6078      	str	r0, [r7, #4]
 80008de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008e6:	605a      	str	r2, [r3, #4]
	return 0;
 80008e8:	2300      	movs	r3, #0
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr

080008f6 <_isatty>:

int _isatty(int file)
{
 80008f6:	b480      	push	{r7}
 80008f8:	b083      	sub	sp, #12
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
	return 1;
 80008fe:	2301      	movs	r3, #1
}
 8000900:	4618      	mov	r0, r3
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800090c:	b480      	push	{r7}
 800090e:	b085      	sub	sp, #20
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	607a      	str	r2, [r7, #4]
	return 0;
 8000918:	2300      	movs	r3, #0
}
 800091a:	4618      	mov	r0, r3
 800091c:	3714      	adds	r7, #20
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
	...

08000928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000930:	4a14      	ldr	r2, [pc, #80]	; (8000984 <_sbrk+0x5c>)
 8000932:	4b15      	ldr	r3, [pc, #84]	; (8000988 <_sbrk+0x60>)
 8000934:	1ad3      	subs	r3, r2, r3
 8000936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800093c:	4b13      	ldr	r3, [pc, #76]	; (800098c <_sbrk+0x64>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d102      	bne.n	800094a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000944:	4b11      	ldr	r3, [pc, #68]	; (800098c <_sbrk+0x64>)
 8000946:	4a12      	ldr	r2, [pc, #72]	; (8000990 <_sbrk+0x68>)
 8000948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800094a:	4b10      	ldr	r3, [pc, #64]	; (800098c <_sbrk+0x64>)
 800094c:	681a      	ldr	r2, [r3, #0]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	4413      	add	r3, r2
 8000952:	693a      	ldr	r2, [r7, #16]
 8000954:	429a      	cmp	r2, r3
 8000956:	d207      	bcs.n	8000968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000958:	f000 ffb8 	bl	80018cc <__errno>
 800095c:	4603      	mov	r3, r0
 800095e:	220c      	movs	r2, #12
 8000960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000962:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000966:	e009      	b.n	800097c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000968:	4b08      	ldr	r3, [pc, #32]	; (800098c <_sbrk+0x64>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800096e:	4b07      	ldr	r3, [pc, #28]	; (800098c <_sbrk+0x64>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4413      	add	r3, r2
 8000976:	4a05      	ldr	r2, [pc, #20]	; (800098c <_sbrk+0x64>)
 8000978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800097a:	68fb      	ldr	r3, [r7, #12]
}
 800097c:	4618      	mov	r0, r3
 800097e:	3718      	adds	r7, #24
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20020000 	.word	0x20020000
 8000988:	00000400 	.word	0x00000400
 800098c:	2000008c 	.word	0x2000008c
 8000990:	200000b0 	.word	0x200000b0

08000994 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000998:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <SystemInit+0x20>)
 800099a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800099e:	4a05      	ldr	r2, [pc, #20]	; (80009b4 <SystemInit+0x20>)
 80009a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	e000ed00 	.word	0xe000ed00

080009b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80009b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009bc:	480d      	ldr	r0, [pc, #52]	; (80009f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009be:	490e      	ldr	r1, [pc, #56]	; (80009f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009c0:	4a0e      	ldr	r2, [pc, #56]	; (80009fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009c4:	e002      	b.n	80009cc <LoopCopyDataInit>

080009c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ca:	3304      	adds	r3, #4

080009cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009d0:	d3f9      	bcc.n	80009c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009d2:	4a0b      	ldr	r2, [pc, #44]	; (8000a00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80009d4:	4c0b      	ldr	r4, [pc, #44]	; (8000a04 <LoopFillZerobss+0x26>)
  movs r3, #0
 80009d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009d8:	e001      	b.n	80009de <LoopFillZerobss>

080009da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009dc:	3204      	adds	r2, #4

080009de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009e0:	d3fb      	bcc.n	80009da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009e2:	f7ff ffd7 	bl	8000994 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009e6:	f000 ff77 	bl	80018d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009ea:	f7ff fdbd 	bl	8000568 <main>
  bx  lr    
 80009ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80009f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009fc:	08002ab8 	.word	0x08002ab8
  ldr r2, =_sbss
 8000a00:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a04:	200000ac 	.word	0x200000ac

08000a08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a08:	e7fe      	b.n	8000a08 <ADC_IRQHandler>
	...

08000a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a10:	4b0e      	ldr	r3, [pc, #56]	; (8000a4c <HAL_Init+0x40>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a0d      	ldr	r2, [pc, #52]	; (8000a4c <HAL_Init+0x40>)
 8000a16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a1c:	4b0b      	ldr	r3, [pc, #44]	; (8000a4c <HAL_Init+0x40>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a0a      	ldr	r2, [pc, #40]	; (8000a4c <HAL_Init+0x40>)
 8000a22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a28:	4b08      	ldr	r3, [pc, #32]	; (8000a4c <HAL_Init+0x40>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a07      	ldr	r2, [pc, #28]	; (8000a4c <HAL_Init+0x40>)
 8000a2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a34:	2003      	movs	r0, #3
 8000a36:	f000 f931 	bl	8000c9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f000 f808 	bl	8000a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a40:	f7ff fe90 	bl	8000764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40023c00 	.word	0x40023c00

08000a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a58:	4b12      	ldr	r3, [pc, #72]	; (8000aa4 <HAL_InitTick+0x54>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4b12      	ldr	r3, [pc, #72]	; (8000aa8 <HAL_InitTick+0x58>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4619      	mov	r1, r3
 8000a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 f93b 	bl	8000cea <HAL_SYSTICK_Config>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e00e      	b.n	8000a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b0f      	cmp	r3, #15
 8000a82:	d80a      	bhi.n	8000a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a84:	2200      	movs	r2, #0
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a8c:	f000 f911 	bl	8000cb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a90:	4a06      	ldr	r2, [pc, #24]	; (8000aac <HAL_InitTick+0x5c>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a96:	2300      	movs	r3, #0
 8000a98:	e000      	b.n	8000a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000000 	.word	0x20000000
 8000aa8:	20000008 	.word	0x20000008
 8000aac:	20000004 	.word	0x20000004

08000ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab4:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <HAL_IncTick+0x20>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <HAL_IncTick+0x24>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4413      	add	r3, r2
 8000ac0:	4a04      	ldr	r2, [pc, #16]	; (8000ad4 <HAL_IncTick+0x24>)
 8000ac2:	6013      	str	r3, [r2, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	20000008 	.word	0x20000008
 8000ad4:	20000098 	.word	0x20000098

08000ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  return uwTick;
 8000adc:	4b03      	ldr	r3, [pc, #12]	; (8000aec <HAL_GetTick+0x14>)
 8000ade:	681b      	ldr	r3, [r3, #0]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	20000098 	.word	0x20000098

08000af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af8:	f7ff ffee 	bl	8000ad8 <HAL_GetTick>
 8000afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b08:	d005      	beq.n	8000b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b0a:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <HAL_Delay+0x44>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	4413      	add	r3, r2
 8000b14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b16:	bf00      	nop
 8000b18:	f7ff ffde 	bl	8000ad8 <HAL_GetTick>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d8f7      	bhi.n	8000b18 <HAL_Delay+0x28>
  {
  }
}
 8000b28:	bf00      	nop
 8000b2a:	bf00      	nop
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000008 	.word	0x20000008

08000b38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	f003 0307 	and.w	r3, r3, #7
 8000b46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b48:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4e:	68ba      	ldr	r2, [r7, #8]
 8000b50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b54:	4013      	ands	r3, r2
 8000b56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b6a:	4a04      	ldr	r2, [pc, #16]	; (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	60d3      	str	r3, [r2, #12]
}
 8000b70:	bf00      	nop
 8000b72:	3714      	adds	r7, #20
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b84:	4b04      	ldr	r3, [pc, #16]	; (8000b98 <__NVIC_GetPriorityGrouping+0x18>)
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	0a1b      	lsrs	r3, r3, #8
 8000b8a:	f003 0307 	and.w	r3, r3, #7
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	6039      	str	r1, [r7, #0]
 8000ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	db0a      	blt.n	8000bc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	b2da      	uxtb	r2, r3
 8000bb4:	490c      	ldr	r1, [pc, #48]	; (8000be8 <__NVIC_SetPriority+0x4c>)
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	0112      	lsls	r2, r2, #4
 8000bbc:	b2d2      	uxtb	r2, r2
 8000bbe:	440b      	add	r3, r1
 8000bc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc4:	e00a      	b.n	8000bdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4908      	ldr	r1, [pc, #32]	; (8000bec <__NVIC_SetPriority+0x50>)
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	f003 030f 	and.w	r3, r3, #15
 8000bd2:	3b04      	subs	r3, #4
 8000bd4:	0112      	lsls	r2, r2, #4
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	440b      	add	r3, r1
 8000bda:	761a      	strb	r2, [r3, #24]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	e000e100 	.word	0xe000e100
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b089      	sub	sp, #36	; 0x24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	60f8      	str	r0, [r7, #12]
 8000bf8:	60b9      	str	r1, [r7, #8]
 8000bfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f003 0307 	and.w	r3, r3, #7
 8000c02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	f1c3 0307 	rsb	r3, r3, #7
 8000c0a:	2b04      	cmp	r3, #4
 8000c0c:	bf28      	it	cs
 8000c0e:	2304      	movcs	r3, #4
 8000c10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	3304      	adds	r3, #4
 8000c16:	2b06      	cmp	r3, #6
 8000c18:	d902      	bls.n	8000c20 <NVIC_EncodePriority+0x30>
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	3b03      	subs	r3, #3
 8000c1e:	e000      	b.n	8000c22 <NVIC_EncodePriority+0x32>
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	43da      	mvns	r2, r3
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	401a      	ands	r2, r3
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c42:	43d9      	mvns	r1, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c48:	4313      	orrs	r3, r2
         );
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3724      	adds	r7, #36	; 0x24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c68:	d301      	bcc.n	8000c6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e00f      	b.n	8000c8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c6e:	4a0a      	ldr	r2, [pc, #40]	; (8000c98 <SysTick_Config+0x40>)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c76:	210f      	movs	r1, #15
 8000c78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c7c:	f7ff ff8e 	bl	8000b9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c80:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <SysTick_Config+0x40>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c86:	4b04      	ldr	r3, [pc, #16]	; (8000c98 <SysTick_Config+0x40>)
 8000c88:	2207      	movs	r2, #7
 8000c8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	e000e010 	.word	0xe000e010

08000c9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ca4:	6878      	ldr	r0, [r7, #4]
 8000ca6:	f7ff ff47 	bl	8000b38 <__NVIC_SetPriorityGrouping>
}
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b086      	sub	sp, #24
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	4603      	mov	r3, r0
 8000cba:	60b9      	str	r1, [r7, #8]
 8000cbc:	607a      	str	r2, [r7, #4]
 8000cbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cc4:	f7ff ff5c 	bl	8000b80 <__NVIC_GetPriorityGrouping>
 8000cc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	68b9      	ldr	r1, [r7, #8]
 8000cce:	6978      	ldr	r0, [r7, #20]
 8000cd0:	f7ff ff8e 	bl	8000bf0 <NVIC_EncodePriority>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cda:	4611      	mov	r1, r2
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff ff5d 	bl	8000b9c <__NVIC_SetPriority>
}
 8000ce2:	bf00      	nop
 8000ce4:	3718      	adds	r7, #24
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cea:	b580      	push	{r7, lr}
 8000cec:	b082      	sub	sp, #8
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff ffb0 	bl	8000c58 <SysTick_Config>
 8000cf8:	4603      	mov	r3, r0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b089      	sub	sp, #36	; 0x24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d12:	2300      	movs	r3, #0
 8000d14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
 8000d1e:	e16b      	b.n	8000ff8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d20:	2201      	movs	r2, #1
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	fa02 f303 	lsl.w	r3, r2, r3
 8000d28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	697a      	ldr	r2, [r7, #20]
 8000d30:	4013      	ands	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d34:	693a      	ldr	r2, [r7, #16]
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	f040 815a 	bne.w	8000ff2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	f003 0303 	and.w	r3, r3, #3
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d005      	beq.n	8000d56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	d130      	bne.n	8000db8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	689b      	ldr	r3, [r3, #8]
 8000d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d5c:	69fb      	ldr	r3, [r7, #28]
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	2203      	movs	r2, #3
 8000d62:	fa02 f303 	lsl.w	r3, r2, r3
 8000d66:	43db      	mvns	r3, r3
 8000d68:	69ba      	ldr	r2, [r7, #24]
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	68da      	ldr	r2, [r3, #12]
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	005b      	lsls	r3, r3, #1
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	69ba      	ldr	r2, [r7, #24]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	69ba      	ldr	r2, [r7, #24]
 8000d84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	43db      	mvns	r3, r3
 8000d96:	69ba      	ldr	r2, [r7, #24]
 8000d98:	4013      	ands	r3, r2
 8000d9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	091b      	lsrs	r3, r3, #4
 8000da2:	f003 0201 	and.w	r2, r3, #1
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dac:	69ba      	ldr	r2, [r7, #24]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	69ba      	ldr	r2, [r7, #24]
 8000db6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f003 0303 	and.w	r3, r3, #3
 8000dc0:	2b03      	cmp	r3, #3
 8000dc2:	d017      	beq.n	8000df4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	2203      	movs	r2, #3
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	69ba      	ldr	r2, [r7, #24]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	689a      	ldr	r2, [r3, #8]
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	69ba      	ldr	r2, [r7, #24]
 8000dea:	4313      	orrs	r3, r2
 8000dec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	69ba      	ldr	r2, [r7, #24]
 8000df2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f003 0303 	and.w	r3, r3, #3
 8000dfc:	2b02      	cmp	r3, #2
 8000dfe:	d123      	bne.n	8000e48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	08da      	lsrs	r2, r3, #3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3208      	adds	r2, #8
 8000e08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	f003 0307 	and.w	r3, r3, #7
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	220f      	movs	r2, #15
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	4013      	ands	r3, r2
 8000e22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	691a      	ldr	r2, [r3, #16]
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	08da      	lsrs	r2, r3, #3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	3208      	adds	r2, #8
 8000e42:	69b9      	ldr	r1, [r7, #24]
 8000e44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	2203      	movs	r2, #3
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f003 0203 	and.w	r2, r3, #3
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	4313      	orrs	r3, r2
 8000e74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	f000 80b4 	beq.w	8000ff2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	4b60      	ldr	r3, [pc, #384]	; (8001010 <HAL_GPIO_Init+0x30c>)
 8000e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e92:	4a5f      	ldr	r2, [pc, #380]	; (8001010 <HAL_GPIO_Init+0x30c>)
 8000e94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e98:	6453      	str	r3, [r2, #68]	; 0x44
 8000e9a:	4b5d      	ldr	r3, [pc, #372]	; (8001010 <HAL_GPIO_Init+0x30c>)
 8000e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ea6:	4a5b      	ldr	r2, [pc, #364]	; (8001014 <HAL_GPIO_Init+0x310>)
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	089b      	lsrs	r3, r3, #2
 8000eac:	3302      	adds	r3, #2
 8000eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	f003 0303 	and.w	r3, r3, #3
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	220f      	movs	r2, #15
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a52      	ldr	r2, [pc, #328]	; (8001018 <HAL_GPIO_Init+0x314>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d02b      	beq.n	8000f2a <HAL_GPIO_Init+0x226>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a51      	ldr	r2, [pc, #324]	; (800101c <HAL_GPIO_Init+0x318>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d025      	beq.n	8000f26 <HAL_GPIO_Init+0x222>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a50      	ldr	r2, [pc, #320]	; (8001020 <HAL_GPIO_Init+0x31c>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d01f      	beq.n	8000f22 <HAL_GPIO_Init+0x21e>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a4f      	ldr	r2, [pc, #316]	; (8001024 <HAL_GPIO_Init+0x320>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d019      	beq.n	8000f1e <HAL_GPIO_Init+0x21a>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a4e      	ldr	r2, [pc, #312]	; (8001028 <HAL_GPIO_Init+0x324>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d013      	beq.n	8000f1a <HAL_GPIO_Init+0x216>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a4d      	ldr	r2, [pc, #308]	; (800102c <HAL_GPIO_Init+0x328>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d00d      	beq.n	8000f16 <HAL_GPIO_Init+0x212>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a4c      	ldr	r2, [pc, #304]	; (8001030 <HAL_GPIO_Init+0x32c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d007      	beq.n	8000f12 <HAL_GPIO_Init+0x20e>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4a4b      	ldr	r2, [pc, #300]	; (8001034 <HAL_GPIO_Init+0x330>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d101      	bne.n	8000f0e <HAL_GPIO_Init+0x20a>
 8000f0a:	2307      	movs	r3, #7
 8000f0c:	e00e      	b.n	8000f2c <HAL_GPIO_Init+0x228>
 8000f0e:	2308      	movs	r3, #8
 8000f10:	e00c      	b.n	8000f2c <HAL_GPIO_Init+0x228>
 8000f12:	2306      	movs	r3, #6
 8000f14:	e00a      	b.n	8000f2c <HAL_GPIO_Init+0x228>
 8000f16:	2305      	movs	r3, #5
 8000f18:	e008      	b.n	8000f2c <HAL_GPIO_Init+0x228>
 8000f1a:	2304      	movs	r3, #4
 8000f1c:	e006      	b.n	8000f2c <HAL_GPIO_Init+0x228>
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e004      	b.n	8000f2c <HAL_GPIO_Init+0x228>
 8000f22:	2302      	movs	r3, #2
 8000f24:	e002      	b.n	8000f2c <HAL_GPIO_Init+0x228>
 8000f26:	2301      	movs	r3, #1
 8000f28:	e000      	b.n	8000f2c <HAL_GPIO_Init+0x228>
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	69fa      	ldr	r2, [r7, #28]
 8000f2e:	f002 0203 	and.w	r2, r2, #3
 8000f32:	0092      	lsls	r2, r2, #2
 8000f34:	4093      	lsls	r3, r2
 8000f36:	69ba      	ldr	r2, [r7, #24]
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f3c:	4935      	ldr	r1, [pc, #212]	; (8001014 <HAL_GPIO_Init+0x310>)
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	089b      	lsrs	r3, r3, #2
 8000f42:	3302      	adds	r3, #2
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f4a:	4b3b      	ldr	r3, [pc, #236]	; (8001038 <HAL_GPIO_Init+0x334>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	43db      	mvns	r3, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4013      	ands	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d003      	beq.n	8000f6e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f6e:	4a32      	ldr	r2, [pc, #200]	; (8001038 <HAL_GPIO_Init+0x334>)
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f74:	4b30      	ldr	r3, [pc, #192]	; (8001038 <HAL_GPIO_Init+0x334>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	43db      	mvns	r3, r3
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4013      	ands	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d003      	beq.n	8000f98 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f98:	4a27      	ldr	r2, [pc, #156]	; (8001038 <HAL_GPIO_Init+0x334>)
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f9e:	4b26      	ldr	r3, [pc, #152]	; (8001038 <HAL_GPIO_Init+0x334>)
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4013      	ands	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d003      	beq.n	8000fc2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fc2:	4a1d      	ldr	r2, [pc, #116]	; (8001038 <HAL_GPIO_Init+0x334>)
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fc8:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <HAL_GPIO_Init+0x334>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d003      	beq.n	8000fec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fec:	4a12      	ldr	r2, [pc, #72]	; (8001038 <HAL_GPIO_Init+0x334>)
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	61fb      	str	r3, [r7, #28]
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	2b0f      	cmp	r3, #15
 8000ffc:	f67f ae90 	bls.w	8000d20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	3724      	adds	r7, #36	; 0x24
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	40023800 	.word	0x40023800
 8001014:	40013800 	.word	0x40013800
 8001018:	40020000 	.word	0x40020000
 800101c:	40020400 	.word	0x40020400
 8001020:	40020800 	.word	0x40020800
 8001024:	40020c00 	.word	0x40020c00
 8001028:	40021000 	.word	0x40021000
 800102c:	40021400 	.word	0x40021400
 8001030:	40021800 	.word	0x40021800
 8001034:	40021c00 	.word	0x40021c00
 8001038:	40013c00 	.word	0x40013c00

0800103c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	460b      	mov	r3, r1
 8001046:	807b      	strh	r3, [r7, #2]
 8001048:	4613      	mov	r3, r2
 800104a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800104c:	787b      	ldrb	r3, [r7, #1]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001052:	887a      	ldrh	r2, [r7, #2]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001058:	e003      	b.n	8001062 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	041a      	lsls	r2, r3, #16
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	619a      	str	r2, [r3, #24]
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr

0800106e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800106e:	b480      	push	{r7}
 8001070:	b085      	sub	sp, #20
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
 8001076:	460b      	mov	r3, r1
 8001078:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001080:	887a      	ldrh	r2, [r7, #2]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4013      	ands	r3, r2
 8001086:	041a      	lsls	r2, r3, #16
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	43d9      	mvns	r1, r3
 800108c:	887b      	ldrh	r3, [r7, #2]
 800108e:	400b      	ands	r3, r1
 8001090:	431a      	orrs	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	619a      	str	r2, [r3, #24]
}
 8001096:	bf00      	nop
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
	...

080010a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d101      	bne.n	80010b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e264      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d075      	beq.n	80011ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010c2:	4ba3      	ldr	r3, [pc, #652]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	f003 030c 	and.w	r3, r3, #12
 80010ca:	2b04      	cmp	r3, #4
 80010cc:	d00c      	beq.n	80010e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ce:	4ba0      	ldr	r3, [pc, #640]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010d6:	2b08      	cmp	r3, #8
 80010d8:	d112      	bne.n	8001100 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010da:	4b9d      	ldr	r3, [pc, #628]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010e6:	d10b      	bne.n	8001100 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010e8:	4b99      	ldr	r3, [pc, #612]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d05b      	beq.n	80011ac <HAL_RCC_OscConfig+0x108>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d157      	bne.n	80011ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e23f      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001108:	d106      	bne.n	8001118 <HAL_RCC_OscConfig+0x74>
 800110a:	4b91      	ldr	r3, [pc, #580]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a90      	ldr	r2, [pc, #576]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001114:	6013      	str	r3, [r2, #0]
 8001116:	e01d      	b.n	8001154 <HAL_RCC_OscConfig+0xb0>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001120:	d10c      	bne.n	800113c <HAL_RCC_OscConfig+0x98>
 8001122:	4b8b      	ldr	r3, [pc, #556]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4a8a      	ldr	r2, [pc, #552]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001128:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800112c:	6013      	str	r3, [r2, #0]
 800112e:	4b88      	ldr	r3, [pc, #544]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a87      	ldr	r2, [pc, #540]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001138:	6013      	str	r3, [r2, #0]
 800113a:	e00b      	b.n	8001154 <HAL_RCC_OscConfig+0xb0>
 800113c:	4b84      	ldr	r3, [pc, #528]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a83      	ldr	r2, [pc, #524]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001142:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4b81      	ldr	r3, [pc, #516]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a80      	ldr	r2, [pc, #512]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 800114e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001152:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d013      	beq.n	8001184 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800115c:	f7ff fcbc 	bl	8000ad8 <HAL_GetTick>
 8001160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001162:	e008      	b.n	8001176 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001164:	f7ff fcb8 	bl	8000ad8 <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	2b64      	cmp	r3, #100	; 0x64
 8001170:	d901      	bls.n	8001176 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001172:	2303      	movs	r3, #3
 8001174:	e204      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001176:	4b76      	ldr	r3, [pc, #472]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d0f0      	beq.n	8001164 <HAL_RCC_OscConfig+0xc0>
 8001182:	e014      	b.n	80011ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001184:	f7ff fca8 	bl	8000ad8 <HAL_GetTick>
 8001188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800118a:	e008      	b.n	800119e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800118c:	f7ff fca4 	bl	8000ad8 <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	2b64      	cmp	r3, #100	; 0x64
 8001198:	d901      	bls.n	800119e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e1f0      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800119e:	4b6c      	ldr	r3, [pc, #432]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d1f0      	bne.n	800118c <HAL_RCC_OscConfig+0xe8>
 80011aa:	e000      	b.n	80011ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d063      	beq.n	8001282 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011ba:	4b65      	ldr	r3, [pc, #404]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 030c 	and.w	r3, r3, #12
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d00b      	beq.n	80011de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011c6:	4b62      	ldr	r3, [pc, #392]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011ce:	2b08      	cmp	r3, #8
 80011d0:	d11c      	bne.n	800120c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011d2:	4b5f      	ldr	r3, [pc, #380]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d116      	bne.n	800120c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011de:	4b5c      	ldr	r3, [pc, #368]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d005      	beq.n	80011f6 <HAL_RCC_OscConfig+0x152>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d001      	beq.n	80011f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e1c4      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f6:	4b56      	ldr	r3, [pc, #344]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	691b      	ldr	r3, [r3, #16]
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	4952      	ldr	r1, [pc, #328]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001206:	4313      	orrs	r3, r2
 8001208:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800120a:	e03a      	b.n	8001282 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d020      	beq.n	8001256 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001214:	4b4f      	ldr	r3, [pc, #316]	; (8001354 <HAL_RCC_OscConfig+0x2b0>)
 8001216:	2201      	movs	r2, #1
 8001218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800121a:	f7ff fc5d 	bl	8000ad8 <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001220:	e008      	b.n	8001234 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001222:	f7ff fc59 	bl	8000ad8 <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	2b02      	cmp	r3, #2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e1a5      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001234:	4b46      	ldr	r3, [pc, #280]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 0302 	and.w	r3, r3, #2
 800123c:	2b00      	cmp	r3, #0
 800123e:	d0f0      	beq.n	8001222 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001240:	4b43      	ldr	r3, [pc, #268]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	691b      	ldr	r3, [r3, #16]
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	4940      	ldr	r1, [pc, #256]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001250:	4313      	orrs	r3, r2
 8001252:	600b      	str	r3, [r1, #0]
 8001254:	e015      	b.n	8001282 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001256:	4b3f      	ldr	r3, [pc, #252]	; (8001354 <HAL_RCC_OscConfig+0x2b0>)
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800125c:	f7ff fc3c 	bl	8000ad8 <HAL_GetTick>
 8001260:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001262:	e008      	b.n	8001276 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001264:	f7ff fc38 	bl	8000ad8 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b02      	cmp	r3, #2
 8001270:	d901      	bls.n	8001276 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e184      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001276:	4b36      	ldr	r3, [pc, #216]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1f0      	bne.n	8001264 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 0308 	and.w	r3, r3, #8
 800128a:	2b00      	cmp	r3, #0
 800128c:	d030      	beq.n	80012f0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	695b      	ldr	r3, [r3, #20]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d016      	beq.n	80012c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001296:	4b30      	ldr	r3, [pc, #192]	; (8001358 <HAL_RCC_OscConfig+0x2b4>)
 8001298:	2201      	movs	r2, #1
 800129a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800129c:	f7ff fc1c 	bl	8000ad8 <HAL_GetTick>
 80012a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012a4:	f7ff fc18 	bl	8000ad8 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e164      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012b6:	4b26      	ldr	r3, [pc, #152]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80012b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d0f0      	beq.n	80012a4 <HAL_RCC_OscConfig+0x200>
 80012c2:	e015      	b.n	80012f0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012c4:	4b24      	ldr	r3, [pc, #144]	; (8001358 <HAL_RCC_OscConfig+0x2b4>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ca:	f7ff fc05 	bl	8000ad8 <HAL_GetTick>
 80012ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012d0:	e008      	b.n	80012e4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012d2:	f7ff fc01 	bl	8000ad8 <HAL_GetTick>
 80012d6:	4602      	mov	r2, r0
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d901      	bls.n	80012e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e14d      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012e4:	4b1a      	ldr	r3, [pc, #104]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 80012e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1f0      	bne.n	80012d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 80a0 	beq.w	800143e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012fe:	2300      	movs	r3, #0
 8001300:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001302:	4b13      	ldr	r3, [pc, #76]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d10f      	bne.n	800132e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001316:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800131c:	6413      	str	r3, [r2, #64]	; 0x40
 800131e:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <HAL_RCC_OscConfig+0x2ac>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800132a:	2301      	movs	r3, #1
 800132c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132e:	4b0b      	ldr	r3, [pc, #44]	; (800135c <HAL_RCC_OscConfig+0x2b8>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001336:	2b00      	cmp	r3, #0
 8001338:	d121      	bne.n	800137e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800133a:	4b08      	ldr	r3, [pc, #32]	; (800135c <HAL_RCC_OscConfig+0x2b8>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a07      	ldr	r2, [pc, #28]	; (800135c <HAL_RCC_OscConfig+0x2b8>)
 8001340:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001344:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001346:	f7ff fbc7 	bl	8000ad8 <HAL_GetTick>
 800134a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800134c:	e011      	b.n	8001372 <HAL_RCC_OscConfig+0x2ce>
 800134e:	bf00      	nop
 8001350:	40023800 	.word	0x40023800
 8001354:	42470000 	.word	0x42470000
 8001358:	42470e80 	.word	0x42470e80
 800135c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001360:	f7ff fbba 	bl	8000ad8 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b02      	cmp	r3, #2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e106      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001372:	4b85      	ldr	r3, [pc, #532]	; (8001588 <HAL_RCC_OscConfig+0x4e4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f0      	beq.n	8001360 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d106      	bne.n	8001394 <HAL_RCC_OscConfig+0x2f0>
 8001386:	4b81      	ldr	r3, [pc, #516]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 8001388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800138a:	4a80      	ldr	r2, [pc, #512]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6713      	str	r3, [r2, #112]	; 0x70
 8001392:	e01c      	b.n	80013ce <HAL_RCC_OscConfig+0x32a>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	2b05      	cmp	r3, #5
 800139a:	d10c      	bne.n	80013b6 <HAL_RCC_OscConfig+0x312>
 800139c:	4b7b      	ldr	r3, [pc, #492]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 800139e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013a0:	4a7a      	ldr	r2, [pc, #488]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80013a2:	f043 0304 	orr.w	r3, r3, #4
 80013a6:	6713      	str	r3, [r2, #112]	; 0x70
 80013a8:	4b78      	ldr	r3, [pc, #480]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80013aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ac:	4a77      	ldr	r2, [pc, #476]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80013ae:	f043 0301 	orr.w	r3, r3, #1
 80013b2:	6713      	str	r3, [r2, #112]	; 0x70
 80013b4:	e00b      	b.n	80013ce <HAL_RCC_OscConfig+0x32a>
 80013b6:	4b75      	ldr	r3, [pc, #468]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80013b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ba:	4a74      	ldr	r2, [pc, #464]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80013bc:	f023 0301 	bic.w	r3, r3, #1
 80013c0:	6713      	str	r3, [r2, #112]	; 0x70
 80013c2:	4b72      	ldr	r3, [pc, #456]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80013c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013c6:	4a71      	ldr	r2, [pc, #452]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80013c8:	f023 0304 	bic.w	r3, r3, #4
 80013cc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d015      	beq.n	8001402 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013d6:	f7ff fb7f 	bl	8000ad8 <HAL_GetTick>
 80013da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013dc:	e00a      	b.n	80013f4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013de:	f7ff fb7b 	bl	8000ad8 <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d901      	bls.n	80013f4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80013f0:	2303      	movs	r3, #3
 80013f2:	e0c5      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013f4:	4b65      	ldr	r3, [pc, #404]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80013f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013f8:	f003 0302 	and.w	r3, r3, #2
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d0ee      	beq.n	80013de <HAL_RCC_OscConfig+0x33a>
 8001400:	e014      	b.n	800142c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001402:	f7ff fb69 	bl	8000ad8 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001408:	e00a      	b.n	8001420 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800140a:	f7ff fb65 	bl	8000ad8 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	f241 3288 	movw	r2, #5000	; 0x1388
 8001418:	4293      	cmp	r3, r2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e0af      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001420:	4b5a      	ldr	r3, [pc, #360]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 8001422:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1ee      	bne.n	800140a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800142c:	7dfb      	ldrb	r3, [r7, #23]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d105      	bne.n	800143e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001432:	4b56      	ldr	r3, [pc, #344]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001436:	4a55      	ldr	r2, [pc, #340]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 8001438:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800143c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	2b00      	cmp	r3, #0
 8001444:	f000 809b 	beq.w	800157e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001448:	4b50      	ldr	r3, [pc, #320]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f003 030c 	and.w	r3, r3, #12
 8001450:	2b08      	cmp	r3, #8
 8001452:	d05c      	beq.n	800150e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	2b02      	cmp	r3, #2
 800145a:	d141      	bne.n	80014e0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800145c:	4b4c      	ldr	r3, [pc, #304]	; (8001590 <HAL_RCC_OscConfig+0x4ec>)
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001462:	f7ff fb39 	bl	8000ad8 <HAL_GetTick>
 8001466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001468:	e008      	b.n	800147c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800146a:	f7ff fb35 	bl	8000ad8 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e081      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800147c:	4b43      	ldr	r3, [pc, #268]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001484:	2b00      	cmp	r3, #0
 8001486:	d1f0      	bne.n	800146a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	69da      	ldr	r2, [r3, #28]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	431a      	orrs	r2, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001496:	019b      	lsls	r3, r3, #6
 8001498:	431a      	orrs	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800149e:	085b      	lsrs	r3, r3, #1
 80014a0:	3b01      	subs	r3, #1
 80014a2:	041b      	lsls	r3, r3, #16
 80014a4:	431a      	orrs	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014aa:	061b      	lsls	r3, r3, #24
 80014ac:	4937      	ldr	r1, [pc, #220]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80014ae:	4313      	orrs	r3, r2
 80014b0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014b2:	4b37      	ldr	r3, [pc, #220]	; (8001590 <HAL_RCC_OscConfig+0x4ec>)
 80014b4:	2201      	movs	r2, #1
 80014b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b8:	f7ff fb0e 	bl	8000ad8 <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014be:	e008      	b.n	80014d2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014c0:	f7ff fb0a 	bl	8000ad8 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e056      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014d2:	4b2e      	ldr	r3, [pc, #184]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0f0      	beq.n	80014c0 <HAL_RCC_OscConfig+0x41c>
 80014de:	e04e      	b.n	800157e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014e0:	4b2b      	ldr	r3, [pc, #172]	; (8001590 <HAL_RCC_OscConfig+0x4ec>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e6:	f7ff faf7 	bl	8000ad8 <HAL_GetTick>
 80014ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014ec:	e008      	b.n	8001500 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ee:	f7ff faf3 	bl	8000ad8 <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e03f      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001500:	4b22      	ldr	r3, [pc, #136]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d1f0      	bne.n	80014ee <HAL_RCC_OscConfig+0x44a>
 800150c:	e037      	b.n	800157e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d101      	bne.n	800151a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e032      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800151a:	4b1c      	ldr	r3, [pc, #112]	; (800158c <HAL_RCC_OscConfig+0x4e8>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	2b01      	cmp	r3, #1
 8001526:	d028      	beq.n	800157a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001532:	429a      	cmp	r2, r3
 8001534:	d121      	bne.n	800157a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001540:	429a      	cmp	r2, r3
 8001542:	d11a      	bne.n	800157a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001544:	68fa      	ldr	r2, [r7, #12]
 8001546:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800154a:	4013      	ands	r3, r2
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001550:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001552:	4293      	cmp	r3, r2
 8001554:	d111      	bne.n	800157a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001560:	085b      	lsrs	r3, r3, #1
 8001562:	3b01      	subs	r3, #1
 8001564:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001566:	429a      	cmp	r2, r3
 8001568:	d107      	bne.n	800157a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001574:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001576:	429a      	cmp	r2, r3
 8001578:	d001      	beq.n	800157e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e000      	b.n	8001580 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40007000 	.word	0x40007000
 800158c:	40023800 	.word	0x40023800
 8001590:	42470060 	.word	0x42470060

08001594 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d101      	bne.n	80015a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e0cc      	b.n	8001742 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015a8:	4b68      	ldr	r3, [pc, #416]	; (800174c <HAL_RCC_ClockConfig+0x1b8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0307 	and.w	r3, r3, #7
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d90c      	bls.n	80015d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015b6:	4b65      	ldr	r3, [pc, #404]	; (800174c <HAL_RCC_ClockConfig+0x1b8>)
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	b2d2      	uxtb	r2, r2
 80015bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015be:	4b63      	ldr	r3, [pc, #396]	; (800174c <HAL_RCC_ClockConfig+0x1b8>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0307 	and.w	r3, r3, #7
 80015c6:	683a      	ldr	r2, [r7, #0]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d001      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e0b8      	b.n	8001742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d020      	beq.n	800161e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0304 	and.w	r3, r3, #4
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d005      	beq.n	80015f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015e8:	4b59      	ldr	r3, [pc, #356]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	4a58      	ldr	r2, [pc, #352]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 80015ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 0308 	and.w	r3, r3, #8
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d005      	beq.n	800160c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001600:	4b53      	ldr	r3, [pc, #332]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	4a52      	ldr	r2, [pc, #328]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001606:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800160a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800160c:	4b50      	ldr	r3, [pc, #320]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	494d      	ldr	r1, [pc, #308]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 800161a:	4313      	orrs	r3, r2
 800161c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	2b00      	cmp	r3, #0
 8001628:	d044      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d107      	bne.n	8001642 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001632:	4b47      	ldr	r3, [pc, #284]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d119      	bne.n	8001672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e07f      	b.n	8001742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	2b02      	cmp	r3, #2
 8001648:	d003      	beq.n	8001652 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800164e:	2b03      	cmp	r3, #3
 8001650:	d107      	bne.n	8001662 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001652:	4b3f      	ldr	r3, [pc, #252]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d109      	bne.n	8001672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e06f      	b.n	8001742 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001662:	4b3b      	ldr	r3, [pc, #236]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e067      	b.n	8001742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001672:	4b37      	ldr	r3, [pc, #220]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f023 0203 	bic.w	r2, r3, #3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	4934      	ldr	r1, [pc, #208]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001680:	4313      	orrs	r3, r2
 8001682:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001684:	f7ff fa28 	bl	8000ad8 <HAL_GetTick>
 8001688:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800168a:	e00a      	b.n	80016a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800168c:	f7ff fa24 	bl	8000ad8 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	f241 3288 	movw	r2, #5000	; 0x1388
 800169a:	4293      	cmp	r3, r2
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e04f      	b.n	8001742 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016a2:	4b2b      	ldr	r3, [pc, #172]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 020c 	and.w	r2, r3, #12
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d1eb      	bne.n	800168c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016b4:	4b25      	ldr	r3, [pc, #148]	; (800174c <HAL_RCC_ClockConfig+0x1b8>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0307 	and.w	r3, r3, #7
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d20c      	bcs.n	80016dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016c2:	4b22      	ldr	r3, [pc, #136]	; (800174c <HAL_RCC_ClockConfig+0x1b8>)
 80016c4:	683a      	ldr	r2, [r7, #0]
 80016c6:	b2d2      	uxtb	r2, r2
 80016c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ca:	4b20      	ldr	r3, [pc, #128]	; (800174c <HAL_RCC_ClockConfig+0x1b8>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0307 	and.w	r3, r3, #7
 80016d2:	683a      	ldr	r2, [r7, #0]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d001      	beq.n	80016dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e032      	b.n	8001742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0304 	and.w	r3, r3, #4
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d008      	beq.n	80016fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016e8:	4b19      	ldr	r3, [pc, #100]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	4916      	ldr	r1, [pc, #88]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 80016f6:	4313      	orrs	r3, r2
 80016f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0308 	and.w	r3, r3, #8
 8001702:	2b00      	cmp	r3, #0
 8001704:	d009      	beq.n	800171a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001706:	4b12      	ldr	r3, [pc, #72]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	00db      	lsls	r3, r3, #3
 8001714:	490e      	ldr	r1, [pc, #56]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001716:	4313      	orrs	r3, r2
 8001718:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800171a:	f000 f821 	bl	8001760 <HAL_RCC_GetSysClockFreq>
 800171e:	4602      	mov	r2, r0
 8001720:	4b0b      	ldr	r3, [pc, #44]	; (8001750 <HAL_RCC_ClockConfig+0x1bc>)
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	091b      	lsrs	r3, r3, #4
 8001726:	f003 030f 	and.w	r3, r3, #15
 800172a:	490a      	ldr	r1, [pc, #40]	; (8001754 <HAL_RCC_ClockConfig+0x1c0>)
 800172c:	5ccb      	ldrb	r3, [r1, r3]
 800172e:	fa22 f303 	lsr.w	r3, r2, r3
 8001732:	4a09      	ldr	r2, [pc, #36]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 8001734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001736:	4b09      	ldr	r3, [pc, #36]	; (800175c <HAL_RCC_ClockConfig+0x1c8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff f988 	bl	8000a50 <HAL_InitTick>

  return HAL_OK;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40023c00 	.word	0x40023c00
 8001750:	40023800 	.word	0x40023800
 8001754:	0800294c 	.word	0x0800294c
 8001758:	20000000 	.word	0x20000000
 800175c:	20000004 	.word	0x20000004

08001760 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001760:	b5b0      	push	{r4, r5, r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001766:	2100      	movs	r1, #0
 8001768:	6079      	str	r1, [r7, #4]
 800176a:	2100      	movs	r1, #0
 800176c:	60f9      	str	r1, [r7, #12]
 800176e:	2100      	movs	r1, #0
 8001770:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001772:	2100      	movs	r1, #0
 8001774:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001776:	4952      	ldr	r1, [pc, #328]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x160>)
 8001778:	6889      	ldr	r1, [r1, #8]
 800177a:	f001 010c 	and.w	r1, r1, #12
 800177e:	2908      	cmp	r1, #8
 8001780:	d00d      	beq.n	800179e <HAL_RCC_GetSysClockFreq+0x3e>
 8001782:	2908      	cmp	r1, #8
 8001784:	f200 8094 	bhi.w	80018b0 <HAL_RCC_GetSysClockFreq+0x150>
 8001788:	2900      	cmp	r1, #0
 800178a:	d002      	beq.n	8001792 <HAL_RCC_GetSysClockFreq+0x32>
 800178c:	2904      	cmp	r1, #4
 800178e:	d003      	beq.n	8001798 <HAL_RCC_GetSysClockFreq+0x38>
 8001790:	e08e      	b.n	80018b0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001792:	4b4c      	ldr	r3, [pc, #304]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x164>)
 8001794:	60bb      	str	r3, [r7, #8]
       break;
 8001796:	e08e      	b.n	80018b6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001798:	4b4b      	ldr	r3, [pc, #300]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x168>)
 800179a:	60bb      	str	r3, [r7, #8]
      break;
 800179c:	e08b      	b.n	80018b6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800179e:	4948      	ldr	r1, [pc, #288]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x160>)
 80017a0:	6849      	ldr	r1, [r1, #4]
 80017a2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80017a6:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017a8:	4945      	ldr	r1, [pc, #276]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x160>)
 80017aa:	6849      	ldr	r1, [r1, #4]
 80017ac:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80017b0:	2900      	cmp	r1, #0
 80017b2:	d024      	beq.n	80017fe <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017b4:	4942      	ldr	r1, [pc, #264]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x160>)
 80017b6:	6849      	ldr	r1, [r1, #4]
 80017b8:	0989      	lsrs	r1, r1, #6
 80017ba:	4608      	mov	r0, r1
 80017bc:	f04f 0100 	mov.w	r1, #0
 80017c0:	f240 14ff 	movw	r4, #511	; 0x1ff
 80017c4:	f04f 0500 	mov.w	r5, #0
 80017c8:	ea00 0204 	and.w	r2, r0, r4
 80017cc:	ea01 0305 	and.w	r3, r1, r5
 80017d0:	493d      	ldr	r1, [pc, #244]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x168>)
 80017d2:	fb01 f003 	mul.w	r0, r1, r3
 80017d6:	2100      	movs	r1, #0
 80017d8:	fb01 f102 	mul.w	r1, r1, r2
 80017dc:	1844      	adds	r4, r0, r1
 80017de:	493a      	ldr	r1, [pc, #232]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x168>)
 80017e0:	fba2 0101 	umull	r0, r1, r2, r1
 80017e4:	1863      	adds	r3, r4, r1
 80017e6:	4619      	mov	r1, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	461a      	mov	r2, r3
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	f7fe fd3e 	bl	8000270 <__aeabi_uldivmod>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4613      	mov	r3, r2
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	e04a      	b.n	8001894 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017fe:	4b30      	ldr	r3, [pc, #192]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x160>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	099b      	lsrs	r3, r3, #6
 8001804:	461a      	mov	r2, r3
 8001806:	f04f 0300 	mov.w	r3, #0
 800180a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800180e:	f04f 0100 	mov.w	r1, #0
 8001812:	ea02 0400 	and.w	r4, r2, r0
 8001816:	ea03 0501 	and.w	r5, r3, r1
 800181a:	4620      	mov	r0, r4
 800181c:	4629      	mov	r1, r5
 800181e:	f04f 0200 	mov.w	r2, #0
 8001822:	f04f 0300 	mov.w	r3, #0
 8001826:	014b      	lsls	r3, r1, #5
 8001828:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800182c:	0142      	lsls	r2, r0, #5
 800182e:	4610      	mov	r0, r2
 8001830:	4619      	mov	r1, r3
 8001832:	1b00      	subs	r0, r0, r4
 8001834:	eb61 0105 	sbc.w	r1, r1, r5
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	f04f 0300 	mov.w	r3, #0
 8001840:	018b      	lsls	r3, r1, #6
 8001842:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001846:	0182      	lsls	r2, r0, #6
 8001848:	1a12      	subs	r2, r2, r0
 800184a:	eb63 0301 	sbc.w	r3, r3, r1
 800184e:	f04f 0000 	mov.w	r0, #0
 8001852:	f04f 0100 	mov.w	r1, #0
 8001856:	00d9      	lsls	r1, r3, #3
 8001858:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800185c:	00d0      	lsls	r0, r2, #3
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	1912      	adds	r2, r2, r4
 8001864:	eb45 0303 	adc.w	r3, r5, r3
 8001868:	f04f 0000 	mov.w	r0, #0
 800186c:	f04f 0100 	mov.w	r1, #0
 8001870:	0299      	lsls	r1, r3, #10
 8001872:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001876:	0290      	lsls	r0, r2, #10
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	4610      	mov	r0, r2
 800187e:	4619      	mov	r1, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	461a      	mov	r2, r3
 8001884:	f04f 0300 	mov.w	r3, #0
 8001888:	f7fe fcf2 	bl	8000270 <__aeabi_uldivmod>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4613      	mov	r3, r2
 8001892:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001894:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x160>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	0c1b      	lsrs	r3, r3, #16
 800189a:	f003 0303 	and.w	r3, r3, #3
 800189e:	3301      	adds	r3, #1
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80018a4:	68fa      	ldr	r2, [r7, #12]
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ac:	60bb      	str	r3, [r7, #8]
      break;
 80018ae:	e002      	b.n	80018b6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018b0:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x164>)
 80018b2:	60bb      	str	r3, [r7, #8]
      break;
 80018b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018b6:	68bb      	ldr	r3, [r7, #8]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bdb0      	pop	{r4, r5, r7, pc}
 80018c0:	40023800 	.word	0x40023800
 80018c4:	00f42400 	.word	0x00f42400
 80018c8:	017d7840 	.word	0x017d7840

080018cc <__errno>:
 80018cc:	4b01      	ldr	r3, [pc, #4]	; (80018d4 <__errno+0x8>)
 80018ce:	6818      	ldr	r0, [r3, #0]
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	2000000c 	.word	0x2000000c

080018d8 <__libc_init_array>:
 80018d8:	b570      	push	{r4, r5, r6, lr}
 80018da:	4d0d      	ldr	r5, [pc, #52]	; (8001910 <__libc_init_array+0x38>)
 80018dc:	4c0d      	ldr	r4, [pc, #52]	; (8001914 <__libc_init_array+0x3c>)
 80018de:	1b64      	subs	r4, r4, r5
 80018e0:	10a4      	asrs	r4, r4, #2
 80018e2:	2600      	movs	r6, #0
 80018e4:	42a6      	cmp	r6, r4
 80018e6:	d109      	bne.n	80018fc <__libc_init_array+0x24>
 80018e8:	4d0b      	ldr	r5, [pc, #44]	; (8001918 <__libc_init_array+0x40>)
 80018ea:	4c0c      	ldr	r4, [pc, #48]	; (800191c <__libc_init_array+0x44>)
 80018ec:	f001 f822 	bl	8002934 <_init>
 80018f0:	1b64      	subs	r4, r4, r5
 80018f2:	10a4      	asrs	r4, r4, #2
 80018f4:	2600      	movs	r6, #0
 80018f6:	42a6      	cmp	r6, r4
 80018f8:	d105      	bne.n	8001906 <__libc_init_array+0x2e>
 80018fa:	bd70      	pop	{r4, r5, r6, pc}
 80018fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001900:	4798      	blx	r3
 8001902:	3601      	adds	r6, #1
 8001904:	e7ee      	b.n	80018e4 <__libc_init_array+0xc>
 8001906:	f855 3b04 	ldr.w	r3, [r5], #4
 800190a:	4798      	blx	r3
 800190c:	3601      	adds	r6, #1
 800190e:	e7f2      	b.n	80018f6 <__libc_init_array+0x1e>
 8001910:	08002ab0 	.word	0x08002ab0
 8001914:	08002ab0 	.word	0x08002ab0
 8001918:	08002ab0 	.word	0x08002ab0
 800191c:	08002ab4 	.word	0x08002ab4

08001920 <memset>:
 8001920:	4402      	add	r2, r0
 8001922:	4603      	mov	r3, r0
 8001924:	4293      	cmp	r3, r2
 8001926:	d100      	bne.n	800192a <memset+0xa>
 8001928:	4770      	bx	lr
 800192a:	f803 1b01 	strb.w	r1, [r3], #1
 800192e:	e7f9      	b.n	8001924 <memset+0x4>

08001930 <rand>:
 8001930:	4b17      	ldr	r3, [pc, #92]	; (8001990 <rand+0x60>)
 8001932:	b510      	push	{r4, lr}
 8001934:	681c      	ldr	r4, [r3, #0]
 8001936:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001938:	b9b3      	cbnz	r3, 8001968 <rand+0x38>
 800193a:	2018      	movs	r0, #24
 800193c:	f000 f868 	bl	8001a10 <malloc>
 8001940:	63a0      	str	r0, [r4, #56]	; 0x38
 8001942:	b928      	cbnz	r0, 8001950 <rand+0x20>
 8001944:	4602      	mov	r2, r0
 8001946:	4b13      	ldr	r3, [pc, #76]	; (8001994 <rand+0x64>)
 8001948:	4813      	ldr	r0, [pc, #76]	; (8001998 <rand+0x68>)
 800194a:	214e      	movs	r1, #78	; 0x4e
 800194c:	f000 f830 	bl	80019b0 <__assert_func>
 8001950:	4a12      	ldr	r2, [pc, #72]	; (800199c <rand+0x6c>)
 8001952:	4b13      	ldr	r3, [pc, #76]	; (80019a0 <rand+0x70>)
 8001954:	e9c0 2300 	strd	r2, r3, [r0]
 8001958:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <rand+0x74>)
 800195a:	6083      	str	r3, [r0, #8]
 800195c:	230b      	movs	r3, #11
 800195e:	8183      	strh	r3, [r0, #12]
 8001960:	2201      	movs	r2, #1
 8001962:	2300      	movs	r3, #0
 8001964:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8001968:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800196a:	480f      	ldr	r0, [pc, #60]	; (80019a8 <rand+0x78>)
 800196c:	690a      	ldr	r2, [r1, #16]
 800196e:	694b      	ldr	r3, [r1, #20]
 8001970:	4c0e      	ldr	r4, [pc, #56]	; (80019ac <rand+0x7c>)
 8001972:	4350      	muls	r0, r2
 8001974:	fb04 0003 	mla	r0, r4, r3, r0
 8001978:	fba2 3404 	umull	r3, r4, r2, r4
 800197c:	1c5a      	adds	r2, r3, #1
 800197e:	4404      	add	r4, r0
 8001980:	f144 0000 	adc.w	r0, r4, #0
 8001984:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8001988:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800198c:	bd10      	pop	{r4, pc}
 800198e:	bf00      	nop
 8001990:	2000000c 	.word	0x2000000c
 8001994:	08002960 	.word	0x08002960
 8001998:	08002977 	.word	0x08002977
 800199c:	abcd330e 	.word	0xabcd330e
 80019a0:	e66d1234 	.word	0xe66d1234
 80019a4:	0005deec 	.word	0x0005deec
 80019a8:	5851f42d 	.word	0x5851f42d
 80019ac:	4c957f2d 	.word	0x4c957f2d

080019b0 <__assert_func>:
 80019b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80019b2:	4614      	mov	r4, r2
 80019b4:	461a      	mov	r2, r3
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <__assert_func+0x2c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4605      	mov	r5, r0
 80019bc:	68d8      	ldr	r0, [r3, #12]
 80019be:	b14c      	cbz	r4, 80019d4 <__assert_func+0x24>
 80019c0:	4b07      	ldr	r3, [pc, #28]	; (80019e0 <__assert_func+0x30>)
 80019c2:	9100      	str	r1, [sp, #0]
 80019c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80019c8:	4906      	ldr	r1, [pc, #24]	; (80019e4 <__assert_func+0x34>)
 80019ca:	462b      	mov	r3, r5
 80019cc:	f000 f80e 	bl	80019ec <fiprintf>
 80019d0:	f000 fc8e 	bl	80022f0 <abort>
 80019d4:	4b04      	ldr	r3, [pc, #16]	; (80019e8 <__assert_func+0x38>)
 80019d6:	461c      	mov	r4, r3
 80019d8:	e7f3      	b.n	80019c2 <__assert_func+0x12>
 80019da:	bf00      	nop
 80019dc:	2000000c 	.word	0x2000000c
 80019e0:	080029d6 	.word	0x080029d6
 80019e4:	080029e3 	.word	0x080029e3
 80019e8:	08002a11 	.word	0x08002a11

080019ec <fiprintf>:
 80019ec:	b40e      	push	{r1, r2, r3}
 80019ee:	b503      	push	{r0, r1, lr}
 80019f0:	4601      	mov	r1, r0
 80019f2:	ab03      	add	r3, sp, #12
 80019f4:	4805      	ldr	r0, [pc, #20]	; (8001a0c <fiprintf+0x20>)
 80019f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80019fa:	6800      	ldr	r0, [r0, #0]
 80019fc:	9301      	str	r3, [sp, #4]
 80019fe:	f000 f8e3 	bl	8001bc8 <_vfiprintf_r>
 8001a02:	b002      	add	sp, #8
 8001a04:	f85d eb04 	ldr.w	lr, [sp], #4
 8001a08:	b003      	add	sp, #12
 8001a0a:	4770      	bx	lr
 8001a0c:	2000000c 	.word	0x2000000c

08001a10 <malloc>:
 8001a10:	4b02      	ldr	r3, [pc, #8]	; (8001a1c <malloc+0xc>)
 8001a12:	4601      	mov	r1, r0
 8001a14:	6818      	ldr	r0, [r3, #0]
 8001a16:	f000 b853 	b.w	8001ac0 <_malloc_r>
 8001a1a:	bf00      	nop
 8001a1c:	2000000c 	.word	0x2000000c

08001a20 <_free_r>:
 8001a20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001a22:	2900      	cmp	r1, #0
 8001a24:	d048      	beq.n	8001ab8 <_free_r+0x98>
 8001a26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a2a:	9001      	str	r0, [sp, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f1a1 0404 	sub.w	r4, r1, #4
 8001a32:	bfb8      	it	lt
 8001a34:	18e4      	addlt	r4, r4, r3
 8001a36:	f000 fe81 	bl	800273c <__malloc_lock>
 8001a3a:	4a20      	ldr	r2, [pc, #128]	; (8001abc <_free_r+0x9c>)
 8001a3c:	9801      	ldr	r0, [sp, #4]
 8001a3e:	6813      	ldr	r3, [r2, #0]
 8001a40:	4615      	mov	r5, r2
 8001a42:	b933      	cbnz	r3, 8001a52 <_free_r+0x32>
 8001a44:	6063      	str	r3, [r4, #4]
 8001a46:	6014      	str	r4, [r2, #0]
 8001a48:	b003      	add	sp, #12
 8001a4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001a4e:	f000 be7b 	b.w	8002748 <__malloc_unlock>
 8001a52:	42a3      	cmp	r3, r4
 8001a54:	d90b      	bls.n	8001a6e <_free_r+0x4e>
 8001a56:	6821      	ldr	r1, [r4, #0]
 8001a58:	1862      	adds	r2, r4, r1
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	bf04      	itt	eq
 8001a5e:	681a      	ldreq	r2, [r3, #0]
 8001a60:	685b      	ldreq	r3, [r3, #4]
 8001a62:	6063      	str	r3, [r4, #4]
 8001a64:	bf04      	itt	eq
 8001a66:	1852      	addeq	r2, r2, r1
 8001a68:	6022      	streq	r2, [r4, #0]
 8001a6a:	602c      	str	r4, [r5, #0]
 8001a6c:	e7ec      	b.n	8001a48 <_free_r+0x28>
 8001a6e:	461a      	mov	r2, r3
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	b10b      	cbz	r3, 8001a78 <_free_r+0x58>
 8001a74:	42a3      	cmp	r3, r4
 8001a76:	d9fa      	bls.n	8001a6e <_free_r+0x4e>
 8001a78:	6811      	ldr	r1, [r2, #0]
 8001a7a:	1855      	adds	r5, r2, r1
 8001a7c:	42a5      	cmp	r5, r4
 8001a7e:	d10b      	bne.n	8001a98 <_free_r+0x78>
 8001a80:	6824      	ldr	r4, [r4, #0]
 8001a82:	4421      	add	r1, r4
 8001a84:	1854      	adds	r4, r2, r1
 8001a86:	42a3      	cmp	r3, r4
 8001a88:	6011      	str	r1, [r2, #0]
 8001a8a:	d1dd      	bne.n	8001a48 <_free_r+0x28>
 8001a8c:	681c      	ldr	r4, [r3, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	6053      	str	r3, [r2, #4]
 8001a92:	4421      	add	r1, r4
 8001a94:	6011      	str	r1, [r2, #0]
 8001a96:	e7d7      	b.n	8001a48 <_free_r+0x28>
 8001a98:	d902      	bls.n	8001aa0 <_free_r+0x80>
 8001a9a:	230c      	movs	r3, #12
 8001a9c:	6003      	str	r3, [r0, #0]
 8001a9e:	e7d3      	b.n	8001a48 <_free_r+0x28>
 8001aa0:	6825      	ldr	r5, [r4, #0]
 8001aa2:	1961      	adds	r1, r4, r5
 8001aa4:	428b      	cmp	r3, r1
 8001aa6:	bf04      	itt	eq
 8001aa8:	6819      	ldreq	r1, [r3, #0]
 8001aaa:	685b      	ldreq	r3, [r3, #4]
 8001aac:	6063      	str	r3, [r4, #4]
 8001aae:	bf04      	itt	eq
 8001ab0:	1949      	addeq	r1, r1, r5
 8001ab2:	6021      	streq	r1, [r4, #0]
 8001ab4:	6054      	str	r4, [r2, #4]
 8001ab6:	e7c7      	b.n	8001a48 <_free_r+0x28>
 8001ab8:	b003      	add	sp, #12
 8001aba:	bd30      	pop	{r4, r5, pc}
 8001abc:	20000090 	.word	0x20000090

08001ac0 <_malloc_r>:
 8001ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ac2:	1ccd      	adds	r5, r1, #3
 8001ac4:	f025 0503 	bic.w	r5, r5, #3
 8001ac8:	3508      	adds	r5, #8
 8001aca:	2d0c      	cmp	r5, #12
 8001acc:	bf38      	it	cc
 8001ace:	250c      	movcc	r5, #12
 8001ad0:	2d00      	cmp	r5, #0
 8001ad2:	4606      	mov	r6, r0
 8001ad4:	db01      	blt.n	8001ada <_malloc_r+0x1a>
 8001ad6:	42a9      	cmp	r1, r5
 8001ad8:	d903      	bls.n	8001ae2 <_malloc_r+0x22>
 8001ada:	230c      	movs	r3, #12
 8001adc:	6033      	str	r3, [r6, #0]
 8001ade:	2000      	movs	r0, #0
 8001ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ae2:	f000 fe2b 	bl	800273c <__malloc_lock>
 8001ae6:	4921      	ldr	r1, [pc, #132]	; (8001b6c <_malloc_r+0xac>)
 8001ae8:	680a      	ldr	r2, [r1, #0]
 8001aea:	4614      	mov	r4, r2
 8001aec:	b99c      	cbnz	r4, 8001b16 <_malloc_r+0x56>
 8001aee:	4f20      	ldr	r7, [pc, #128]	; (8001b70 <_malloc_r+0xb0>)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	b923      	cbnz	r3, 8001afe <_malloc_r+0x3e>
 8001af4:	4621      	mov	r1, r4
 8001af6:	4630      	mov	r0, r6
 8001af8:	f000 fb2a 	bl	8002150 <_sbrk_r>
 8001afc:	6038      	str	r0, [r7, #0]
 8001afe:	4629      	mov	r1, r5
 8001b00:	4630      	mov	r0, r6
 8001b02:	f000 fb25 	bl	8002150 <_sbrk_r>
 8001b06:	1c43      	adds	r3, r0, #1
 8001b08:	d123      	bne.n	8001b52 <_malloc_r+0x92>
 8001b0a:	230c      	movs	r3, #12
 8001b0c:	6033      	str	r3, [r6, #0]
 8001b0e:	4630      	mov	r0, r6
 8001b10:	f000 fe1a 	bl	8002748 <__malloc_unlock>
 8001b14:	e7e3      	b.n	8001ade <_malloc_r+0x1e>
 8001b16:	6823      	ldr	r3, [r4, #0]
 8001b18:	1b5b      	subs	r3, r3, r5
 8001b1a:	d417      	bmi.n	8001b4c <_malloc_r+0x8c>
 8001b1c:	2b0b      	cmp	r3, #11
 8001b1e:	d903      	bls.n	8001b28 <_malloc_r+0x68>
 8001b20:	6023      	str	r3, [r4, #0]
 8001b22:	441c      	add	r4, r3
 8001b24:	6025      	str	r5, [r4, #0]
 8001b26:	e004      	b.n	8001b32 <_malloc_r+0x72>
 8001b28:	6863      	ldr	r3, [r4, #4]
 8001b2a:	42a2      	cmp	r2, r4
 8001b2c:	bf0c      	ite	eq
 8001b2e:	600b      	streq	r3, [r1, #0]
 8001b30:	6053      	strne	r3, [r2, #4]
 8001b32:	4630      	mov	r0, r6
 8001b34:	f000 fe08 	bl	8002748 <__malloc_unlock>
 8001b38:	f104 000b 	add.w	r0, r4, #11
 8001b3c:	1d23      	adds	r3, r4, #4
 8001b3e:	f020 0007 	bic.w	r0, r0, #7
 8001b42:	1ac2      	subs	r2, r0, r3
 8001b44:	d0cc      	beq.n	8001ae0 <_malloc_r+0x20>
 8001b46:	1a1b      	subs	r3, r3, r0
 8001b48:	50a3      	str	r3, [r4, r2]
 8001b4a:	e7c9      	b.n	8001ae0 <_malloc_r+0x20>
 8001b4c:	4622      	mov	r2, r4
 8001b4e:	6864      	ldr	r4, [r4, #4]
 8001b50:	e7cc      	b.n	8001aec <_malloc_r+0x2c>
 8001b52:	1cc4      	adds	r4, r0, #3
 8001b54:	f024 0403 	bic.w	r4, r4, #3
 8001b58:	42a0      	cmp	r0, r4
 8001b5a:	d0e3      	beq.n	8001b24 <_malloc_r+0x64>
 8001b5c:	1a21      	subs	r1, r4, r0
 8001b5e:	4630      	mov	r0, r6
 8001b60:	f000 faf6 	bl	8002150 <_sbrk_r>
 8001b64:	3001      	adds	r0, #1
 8001b66:	d1dd      	bne.n	8001b24 <_malloc_r+0x64>
 8001b68:	e7cf      	b.n	8001b0a <_malloc_r+0x4a>
 8001b6a:	bf00      	nop
 8001b6c:	20000090 	.word	0x20000090
 8001b70:	20000094 	.word	0x20000094

08001b74 <__sfputc_r>:
 8001b74:	6893      	ldr	r3, [r2, #8]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	b410      	push	{r4}
 8001b7c:	6093      	str	r3, [r2, #8]
 8001b7e:	da08      	bge.n	8001b92 <__sfputc_r+0x1e>
 8001b80:	6994      	ldr	r4, [r2, #24]
 8001b82:	42a3      	cmp	r3, r4
 8001b84:	db01      	blt.n	8001b8a <__sfputc_r+0x16>
 8001b86:	290a      	cmp	r1, #10
 8001b88:	d103      	bne.n	8001b92 <__sfputc_r+0x1e>
 8001b8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b8e:	f000 baef 	b.w	8002170 <__swbuf_r>
 8001b92:	6813      	ldr	r3, [r2, #0]
 8001b94:	1c58      	adds	r0, r3, #1
 8001b96:	6010      	str	r0, [r2, #0]
 8001b98:	7019      	strb	r1, [r3, #0]
 8001b9a:	4608      	mov	r0, r1
 8001b9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <__sfputs_r>:
 8001ba2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ba4:	4606      	mov	r6, r0
 8001ba6:	460f      	mov	r7, r1
 8001ba8:	4614      	mov	r4, r2
 8001baa:	18d5      	adds	r5, r2, r3
 8001bac:	42ac      	cmp	r4, r5
 8001bae:	d101      	bne.n	8001bb4 <__sfputs_r+0x12>
 8001bb0:	2000      	movs	r0, #0
 8001bb2:	e007      	b.n	8001bc4 <__sfputs_r+0x22>
 8001bb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001bb8:	463a      	mov	r2, r7
 8001bba:	4630      	mov	r0, r6
 8001bbc:	f7ff ffda 	bl	8001b74 <__sfputc_r>
 8001bc0:	1c43      	adds	r3, r0, #1
 8001bc2:	d1f3      	bne.n	8001bac <__sfputs_r+0xa>
 8001bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001bc8 <_vfiprintf_r>:
 8001bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bcc:	460d      	mov	r5, r1
 8001bce:	b09d      	sub	sp, #116	; 0x74
 8001bd0:	4614      	mov	r4, r2
 8001bd2:	4698      	mov	r8, r3
 8001bd4:	4606      	mov	r6, r0
 8001bd6:	b118      	cbz	r0, 8001be0 <_vfiprintf_r+0x18>
 8001bd8:	6983      	ldr	r3, [r0, #24]
 8001bda:	b90b      	cbnz	r3, 8001be0 <_vfiprintf_r+0x18>
 8001bdc:	f000 fcaa 	bl	8002534 <__sinit>
 8001be0:	4b89      	ldr	r3, [pc, #548]	; (8001e08 <_vfiprintf_r+0x240>)
 8001be2:	429d      	cmp	r5, r3
 8001be4:	d11b      	bne.n	8001c1e <_vfiprintf_r+0x56>
 8001be6:	6875      	ldr	r5, [r6, #4]
 8001be8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001bea:	07d9      	lsls	r1, r3, #31
 8001bec:	d405      	bmi.n	8001bfa <_vfiprintf_r+0x32>
 8001bee:	89ab      	ldrh	r3, [r5, #12]
 8001bf0:	059a      	lsls	r2, r3, #22
 8001bf2:	d402      	bmi.n	8001bfa <_vfiprintf_r+0x32>
 8001bf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001bf6:	f000 fd3b 	bl	8002670 <__retarget_lock_acquire_recursive>
 8001bfa:	89ab      	ldrh	r3, [r5, #12]
 8001bfc:	071b      	lsls	r3, r3, #28
 8001bfe:	d501      	bpl.n	8001c04 <_vfiprintf_r+0x3c>
 8001c00:	692b      	ldr	r3, [r5, #16]
 8001c02:	b9eb      	cbnz	r3, 8001c40 <_vfiprintf_r+0x78>
 8001c04:	4629      	mov	r1, r5
 8001c06:	4630      	mov	r0, r6
 8001c08:	f000 fb04 	bl	8002214 <__swsetup_r>
 8001c0c:	b1c0      	cbz	r0, 8001c40 <_vfiprintf_r+0x78>
 8001c0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001c10:	07dc      	lsls	r4, r3, #31
 8001c12:	d50e      	bpl.n	8001c32 <_vfiprintf_r+0x6a>
 8001c14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c18:	b01d      	add	sp, #116	; 0x74
 8001c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c1e:	4b7b      	ldr	r3, [pc, #492]	; (8001e0c <_vfiprintf_r+0x244>)
 8001c20:	429d      	cmp	r5, r3
 8001c22:	d101      	bne.n	8001c28 <_vfiprintf_r+0x60>
 8001c24:	68b5      	ldr	r5, [r6, #8]
 8001c26:	e7df      	b.n	8001be8 <_vfiprintf_r+0x20>
 8001c28:	4b79      	ldr	r3, [pc, #484]	; (8001e10 <_vfiprintf_r+0x248>)
 8001c2a:	429d      	cmp	r5, r3
 8001c2c:	bf08      	it	eq
 8001c2e:	68f5      	ldreq	r5, [r6, #12]
 8001c30:	e7da      	b.n	8001be8 <_vfiprintf_r+0x20>
 8001c32:	89ab      	ldrh	r3, [r5, #12]
 8001c34:	0598      	lsls	r0, r3, #22
 8001c36:	d4ed      	bmi.n	8001c14 <_vfiprintf_r+0x4c>
 8001c38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001c3a:	f000 fd1a 	bl	8002672 <__retarget_lock_release_recursive>
 8001c3e:	e7e9      	b.n	8001c14 <_vfiprintf_r+0x4c>
 8001c40:	2300      	movs	r3, #0
 8001c42:	9309      	str	r3, [sp, #36]	; 0x24
 8001c44:	2320      	movs	r3, #32
 8001c46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001c4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8001c4e:	2330      	movs	r3, #48	; 0x30
 8001c50:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001e14 <_vfiprintf_r+0x24c>
 8001c54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001c58:	f04f 0901 	mov.w	r9, #1
 8001c5c:	4623      	mov	r3, r4
 8001c5e:	469a      	mov	sl, r3
 8001c60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001c64:	b10a      	cbz	r2, 8001c6a <_vfiprintf_r+0xa2>
 8001c66:	2a25      	cmp	r2, #37	; 0x25
 8001c68:	d1f9      	bne.n	8001c5e <_vfiprintf_r+0x96>
 8001c6a:	ebba 0b04 	subs.w	fp, sl, r4
 8001c6e:	d00b      	beq.n	8001c88 <_vfiprintf_r+0xc0>
 8001c70:	465b      	mov	r3, fp
 8001c72:	4622      	mov	r2, r4
 8001c74:	4629      	mov	r1, r5
 8001c76:	4630      	mov	r0, r6
 8001c78:	f7ff ff93 	bl	8001ba2 <__sfputs_r>
 8001c7c:	3001      	adds	r0, #1
 8001c7e:	f000 80aa 	beq.w	8001dd6 <_vfiprintf_r+0x20e>
 8001c82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001c84:	445a      	add	r2, fp
 8001c86:	9209      	str	r2, [sp, #36]	; 0x24
 8001c88:	f89a 3000 	ldrb.w	r3, [sl]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 80a2 	beq.w	8001dd6 <_vfiprintf_r+0x20e>
 8001c92:	2300      	movs	r3, #0
 8001c94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001c9c:	f10a 0a01 	add.w	sl, sl, #1
 8001ca0:	9304      	str	r3, [sp, #16]
 8001ca2:	9307      	str	r3, [sp, #28]
 8001ca4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001ca8:	931a      	str	r3, [sp, #104]	; 0x68
 8001caa:	4654      	mov	r4, sl
 8001cac:	2205      	movs	r2, #5
 8001cae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001cb2:	4858      	ldr	r0, [pc, #352]	; (8001e14 <_vfiprintf_r+0x24c>)
 8001cb4:	f7fe fa8c 	bl	80001d0 <memchr>
 8001cb8:	9a04      	ldr	r2, [sp, #16]
 8001cba:	b9d8      	cbnz	r0, 8001cf4 <_vfiprintf_r+0x12c>
 8001cbc:	06d1      	lsls	r1, r2, #27
 8001cbe:	bf44      	itt	mi
 8001cc0:	2320      	movmi	r3, #32
 8001cc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001cc6:	0713      	lsls	r3, r2, #28
 8001cc8:	bf44      	itt	mi
 8001cca:	232b      	movmi	r3, #43	; 0x2b
 8001ccc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001cd0:	f89a 3000 	ldrb.w	r3, [sl]
 8001cd4:	2b2a      	cmp	r3, #42	; 0x2a
 8001cd6:	d015      	beq.n	8001d04 <_vfiprintf_r+0x13c>
 8001cd8:	9a07      	ldr	r2, [sp, #28]
 8001cda:	4654      	mov	r4, sl
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f04f 0c0a 	mov.w	ip, #10
 8001ce2:	4621      	mov	r1, r4
 8001ce4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001ce8:	3b30      	subs	r3, #48	; 0x30
 8001cea:	2b09      	cmp	r3, #9
 8001cec:	d94e      	bls.n	8001d8c <_vfiprintf_r+0x1c4>
 8001cee:	b1b0      	cbz	r0, 8001d1e <_vfiprintf_r+0x156>
 8001cf0:	9207      	str	r2, [sp, #28]
 8001cf2:	e014      	b.n	8001d1e <_vfiprintf_r+0x156>
 8001cf4:	eba0 0308 	sub.w	r3, r0, r8
 8001cf8:	fa09 f303 	lsl.w	r3, r9, r3
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	9304      	str	r3, [sp, #16]
 8001d00:	46a2      	mov	sl, r4
 8001d02:	e7d2      	b.n	8001caa <_vfiprintf_r+0xe2>
 8001d04:	9b03      	ldr	r3, [sp, #12]
 8001d06:	1d19      	adds	r1, r3, #4
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	9103      	str	r1, [sp, #12]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	bfbb      	ittet	lt
 8001d10:	425b      	neglt	r3, r3
 8001d12:	f042 0202 	orrlt.w	r2, r2, #2
 8001d16:	9307      	strge	r3, [sp, #28]
 8001d18:	9307      	strlt	r3, [sp, #28]
 8001d1a:	bfb8      	it	lt
 8001d1c:	9204      	strlt	r2, [sp, #16]
 8001d1e:	7823      	ldrb	r3, [r4, #0]
 8001d20:	2b2e      	cmp	r3, #46	; 0x2e
 8001d22:	d10c      	bne.n	8001d3e <_vfiprintf_r+0x176>
 8001d24:	7863      	ldrb	r3, [r4, #1]
 8001d26:	2b2a      	cmp	r3, #42	; 0x2a
 8001d28:	d135      	bne.n	8001d96 <_vfiprintf_r+0x1ce>
 8001d2a:	9b03      	ldr	r3, [sp, #12]
 8001d2c:	1d1a      	adds	r2, r3, #4
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	9203      	str	r2, [sp, #12]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	bfb8      	it	lt
 8001d36:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001d3a:	3402      	adds	r4, #2
 8001d3c:	9305      	str	r3, [sp, #20]
 8001d3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8001e24 <_vfiprintf_r+0x25c>
 8001d42:	7821      	ldrb	r1, [r4, #0]
 8001d44:	2203      	movs	r2, #3
 8001d46:	4650      	mov	r0, sl
 8001d48:	f7fe fa42 	bl	80001d0 <memchr>
 8001d4c:	b140      	cbz	r0, 8001d60 <_vfiprintf_r+0x198>
 8001d4e:	2340      	movs	r3, #64	; 0x40
 8001d50:	eba0 000a 	sub.w	r0, r0, sl
 8001d54:	fa03 f000 	lsl.w	r0, r3, r0
 8001d58:	9b04      	ldr	r3, [sp, #16]
 8001d5a:	4303      	orrs	r3, r0
 8001d5c:	3401      	adds	r4, #1
 8001d5e:	9304      	str	r3, [sp, #16]
 8001d60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d64:	482c      	ldr	r0, [pc, #176]	; (8001e18 <_vfiprintf_r+0x250>)
 8001d66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001d6a:	2206      	movs	r2, #6
 8001d6c:	f7fe fa30 	bl	80001d0 <memchr>
 8001d70:	2800      	cmp	r0, #0
 8001d72:	d03f      	beq.n	8001df4 <_vfiprintf_r+0x22c>
 8001d74:	4b29      	ldr	r3, [pc, #164]	; (8001e1c <_vfiprintf_r+0x254>)
 8001d76:	bb1b      	cbnz	r3, 8001dc0 <_vfiprintf_r+0x1f8>
 8001d78:	9b03      	ldr	r3, [sp, #12]
 8001d7a:	3307      	adds	r3, #7
 8001d7c:	f023 0307 	bic.w	r3, r3, #7
 8001d80:	3308      	adds	r3, #8
 8001d82:	9303      	str	r3, [sp, #12]
 8001d84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001d86:	443b      	add	r3, r7
 8001d88:	9309      	str	r3, [sp, #36]	; 0x24
 8001d8a:	e767      	b.n	8001c5c <_vfiprintf_r+0x94>
 8001d8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8001d90:	460c      	mov	r4, r1
 8001d92:	2001      	movs	r0, #1
 8001d94:	e7a5      	b.n	8001ce2 <_vfiprintf_r+0x11a>
 8001d96:	2300      	movs	r3, #0
 8001d98:	3401      	adds	r4, #1
 8001d9a:	9305      	str	r3, [sp, #20]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	f04f 0c0a 	mov.w	ip, #10
 8001da2:	4620      	mov	r0, r4
 8001da4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001da8:	3a30      	subs	r2, #48	; 0x30
 8001daa:	2a09      	cmp	r2, #9
 8001dac:	d903      	bls.n	8001db6 <_vfiprintf_r+0x1ee>
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0c5      	beq.n	8001d3e <_vfiprintf_r+0x176>
 8001db2:	9105      	str	r1, [sp, #20]
 8001db4:	e7c3      	b.n	8001d3e <_vfiprintf_r+0x176>
 8001db6:	fb0c 2101 	mla	r1, ip, r1, r2
 8001dba:	4604      	mov	r4, r0
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e7f0      	b.n	8001da2 <_vfiprintf_r+0x1da>
 8001dc0:	ab03      	add	r3, sp, #12
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	462a      	mov	r2, r5
 8001dc6:	4b16      	ldr	r3, [pc, #88]	; (8001e20 <_vfiprintf_r+0x258>)
 8001dc8:	a904      	add	r1, sp, #16
 8001dca:	4630      	mov	r0, r6
 8001dcc:	f3af 8000 	nop.w
 8001dd0:	4607      	mov	r7, r0
 8001dd2:	1c78      	adds	r0, r7, #1
 8001dd4:	d1d6      	bne.n	8001d84 <_vfiprintf_r+0x1bc>
 8001dd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001dd8:	07d9      	lsls	r1, r3, #31
 8001dda:	d405      	bmi.n	8001de8 <_vfiprintf_r+0x220>
 8001ddc:	89ab      	ldrh	r3, [r5, #12]
 8001dde:	059a      	lsls	r2, r3, #22
 8001de0:	d402      	bmi.n	8001de8 <_vfiprintf_r+0x220>
 8001de2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001de4:	f000 fc45 	bl	8002672 <__retarget_lock_release_recursive>
 8001de8:	89ab      	ldrh	r3, [r5, #12]
 8001dea:	065b      	lsls	r3, r3, #25
 8001dec:	f53f af12 	bmi.w	8001c14 <_vfiprintf_r+0x4c>
 8001df0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001df2:	e711      	b.n	8001c18 <_vfiprintf_r+0x50>
 8001df4:	ab03      	add	r3, sp, #12
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	462a      	mov	r2, r5
 8001dfa:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <_vfiprintf_r+0x258>)
 8001dfc:	a904      	add	r1, sp, #16
 8001dfe:	4630      	mov	r0, r6
 8001e00:	f000 f880 	bl	8001f04 <_printf_i>
 8001e04:	e7e4      	b.n	8001dd0 <_vfiprintf_r+0x208>
 8001e06:	bf00      	nop
 8001e08:	08002a68 	.word	0x08002a68
 8001e0c:	08002a88 	.word	0x08002a88
 8001e10:	08002a48 	.word	0x08002a48
 8001e14:	08002a12 	.word	0x08002a12
 8001e18:	08002a1c 	.word	0x08002a1c
 8001e1c:	00000000 	.word	0x00000000
 8001e20:	08001ba3 	.word	0x08001ba3
 8001e24:	08002a18 	.word	0x08002a18

08001e28 <_printf_common>:
 8001e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e2c:	4616      	mov	r6, r2
 8001e2e:	4699      	mov	r9, r3
 8001e30:	688a      	ldr	r2, [r1, #8]
 8001e32:	690b      	ldr	r3, [r1, #16]
 8001e34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	bfb8      	it	lt
 8001e3c:	4613      	movlt	r3, r2
 8001e3e:	6033      	str	r3, [r6, #0]
 8001e40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001e44:	4607      	mov	r7, r0
 8001e46:	460c      	mov	r4, r1
 8001e48:	b10a      	cbz	r2, 8001e4e <_printf_common+0x26>
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	6033      	str	r3, [r6, #0]
 8001e4e:	6823      	ldr	r3, [r4, #0]
 8001e50:	0699      	lsls	r1, r3, #26
 8001e52:	bf42      	ittt	mi
 8001e54:	6833      	ldrmi	r3, [r6, #0]
 8001e56:	3302      	addmi	r3, #2
 8001e58:	6033      	strmi	r3, [r6, #0]
 8001e5a:	6825      	ldr	r5, [r4, #0]
 8001e5c:	f015 0506 	ands.w	r5, r5, #6
 8001e60:	d106      	bne.n	8001e70 <_printf_common+0x48>
 8001e62:	f104 0a19 	add.w	sl, r4, #25
 8001e66:	68e3      	ldr	r3, [r4, #12]
 8001e68:	6832      	ldr	r2, [r6, #0]
 8001e6a:	1a9b      	subs	r3, r3, r2
 8001e6c:	42ab      	cmp	r3, r5
 8001e6e:	dc26      	bgt.n	8001ebe <_printf_common+0x96>
 8001e70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001e74:	1e13      	subs	r3, r2, #0
 8001e76:	6822      	ldr	r2, [r4, #0]
 8001e78:	bf18      	it	ne
 8001e7a:	2301      	movne	r3, #1
 8001e7c:	0692      	lsls	r2, r2, #26
 8001e7e:	d42b      	bmi.n	8001ed8 <_printf_common+0xb0>
 8001e80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001e84:	4649      	mov	r1, r9
 8001e86:	4638      	mov	r0, r7
 8001e88:	47c0      	blx	r8
 8001e8a:	3001      	adds	r0, #1
 8001e8c:	d01e      	beq.n	8001ecc <_printf_common+0xa4>
 8001e8e:	6823      	ldr	r3, [r4, #0]
 8001e90:	68e5      	ldr	r5, [r4, #12]
 8001e92:	6832      	ldr	r2, [r6, #0]
 8001e94:	f003 0306 	and.w	r3, r3, #6
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	bf08      	it	eq
 8001e9c:	1aad      	subeq	r5, r5, r2
 8001e9e:	68a3      	ldr	r3, [r4, #8]
 8001ea0:	6922      	ldr	r2, [r4, #16]
 8001ea2:	bf0c      	ite	eq
 8001ea4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ea8:	2500      	movne	r5, #0
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	bfc4      	itt	gt
 8001eae:	1a9b      	subgt	r3, r3, r2
 8001eb0:	18ed      	addgt	r5, r5, r3
 8001eb2:	2600      	movs	r6, #0
 8001eb4:	341a      	adds	r4, #26
 8001eb6:	42b5      	cmp	r5, r6
 8001eb8:	d11a      	bne.n	8001ef0 <_printf_common+0xc8>
 8001eba:	2000      	movs	r0, #0
 8001ebc:	e008      	b.n	8001ed0 <_printf_common+0xa8>
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	4652      	mov	r2, sl
 8001ec2:	4649      	mov	r1, r9
 8001ec4:	4638      	mov	r0, r7
 8001ec6:	47c0      	blx	r8
 8001ec8:	3001      	adds	r0, #1
 8001eca:	d103      	bne.n	8001ed4 <_printf_common+0xac>
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ed4:	3501      	adds	r5, #1
 8001ed6:	e7c6      	b.n	8001e66 <_printf_common+0x3e>
 8001ed8:	18e1      	adds	r1, r4, r3
 8001eda:	1c5a      	adds	r2, r3, #1
 8001edc:	2030      	movs	r0, #48	; 0x30
 8001ede:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001ee2:	4422      	add	r2, r4
 8001ee4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001ee8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001eec:	3302      	adds	r3, #2
 8001eee:	e7c7      	b.n	8001e80 <_printf_common+0x58>
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	4622      	mov	r2, r4
 8001ef4:	4649      	mov	r1, r9
 8001ef6:	4638      	mov	r0, r7
 8001ef8:	47c0      	blx	r8
 8001efa:	3001      	adds	r0, #1
 8001efc:	d0e6      	beq.n	8001ecc <_printf_common+0xa4>
 8001efe:	3601      	adds	r6, #1
 8001f00:	e7d9      	b.n	8001eb6 <_printf_common+0x8e>
	...

08001f04 <_printf_i>:
 8001f04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001f08:	460c      	mov	r4, r1
 8001f0a:	4691      	mov	r9, r2
 8001f0c:	7e27      	ldrb	r7, [r4, #24]
 8001f0e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001f10:	2f78      	cmp	r7, #120	; 0x78
 8001f12:	4680      	mov	r8, r0
 8001f14:	469a      	mov	sl, r3
 8001f16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f1a:	d807      	bhi.n	8001f2c <_printf_i+0x28>
 8001f1c:	2f62      	cmp	r7, #98	; 0x62
 8001f1e:	d80a      	bhi.n	8001f36 <_printf_i+0x32>
 8001f20:	2f00      	cmp	r7, #0
 8001f22:	f000 80d8 	beq.w	80020d6 <_printf_i+0x1d2>
 8001f26:	2f58      	cmp	r7, #88	; 0x58
 8001f28:	f000 80a3 	beq.w	8002072 <_printf_i+0x16e>
 8001f2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001f30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001f34:	e03a      	b.n	8001fac <_printf_i+0xa8>
 8001f36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001f3a:	2b15      	cmp	r3, #21
 8001f3c:	d8f6      	bhi.n	8001f2c <_printf_i+0x28>
 8001f3e:	a001      	add	r0, pc, #4	; (adr r0, 8001f44 <_printf_i+0x40>)
 8001f40:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001f44:	08001f9d 	.word	0x08001f9d
 8001f48:	08001fb1 	.word	0x08001fb1
 8001f4c:	08001f2d 	.word	0x08001f2d
 8001f50:	08001f2d 	.word	0x08001f2d
 8001f54:	08001f2d 	.word	0x08001f2d
 8001f58:	08001f2d 	.word	0x08001f2d
 8001f5c:	08001fb1 	.word	0x08001fb1
 8001f60:	08001f2d 	.word	0x08001f2d
 8001f64:	08001f2d 	.word	0x08001f2d
 8001f68:	08001f2d 	.word	0x08001f2d
 8001f6c:	08001f2d 	.word	0x08001f2d
 8001f70:	080020bd 	.word	0x080020bd
 8001f74:	08001fe1 	.word	0x08001fe1
 8001f78:	0800209f 	.word	0x0800209f
 8001f7c:	08001f2d 	.word	0x08001f2d
 8001f80:	08001f2d 	.word	0x08001f2d
 8001f84:	080020df 	.word	0x080020df
 8001f88:	08001f2d 	.word	0x08001f2d
 8001f8c:	08001fe1 	.word	0x08001fe1
 8001f90:	08001f2d 	.word	0x08001f2d
 8001f94:	08001f2d 	.word	0x08001f2d
 8001f98:	080020a7 	.word	0x080020a7
 8001f9c:	680b      	ldr	r3, [r1, #0]
 8001f9e:	1d1a      	adds	r2, r3, #4
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	600a      	str	r2, [r1, #0]
 8001fa4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001fa8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001fac:	2301      	movs	r3, #1
 8001fae:	e0a3      	b.n	80020f8 <_printf_i+0x1f4>
 8001fb0:	6825      	ldr	r5, [r4, #0]
 8001fb2:	6808      	ldr	r0, [r1, #0]
 8001fb4:	062e      	lsls	r6, r5, #24
 8001fb6:	f100 0304 	add.w	r3, r0, #4
 8001fba:	d50a      	bpl.n	8001fd2 <_printf_i+0xce>
 8001fbc:	6805      	ldr	r5, [r0, #0]
 8001fbe:	600b      	str	r3, [r1, #0]
 8001fc0:	2d00      	cmp	r5, #0
 8001fc2:	da03      	bge.n	8001fcc <_printf_i+0xc8>
 8001fc4:	232d      	movs	r3, #45	; 0x2d
 8001fc6:	426d      	negs	r5, r5
 8001fc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001fcc:	485e      	ldr	r0, [pc, #376]	; (8002148 <_printf_i+0x244>)
 8001fce:	230a      	movs	r3, #10
 8001fd0:	e019      	b.n	8002006 <_printf_i+0x102>
 8001fd2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001fd6:	6805      	ldr	r5, [r0, #0]
 8001fd8:	600b      	str	r3, [r1, #0]
 8001fda:	bf18      	it	ne
 8001fdc:	b22d      	sxthne	r5, r5
 8001fde:	e7ef      	b.n	8001fc0 <_printf_i+0xbc>
 8001fe0:	680b      	ldr	r3, [r1, #0]
 8001fe2:	6825      	ldr	r5, [r4, #0]
 8001fe4:	1d18      	adds	r0, r3, #4
 8001fe6:	6008      	str	r0, [r1, #0]
 8001fe8:	0628      	lsls	r0, r5, #24
 8001fea:	d501      	bpl.n	8001ff0 <_printf_i+0xec>
 8001fec:	681d      	ldr	r5, [r3, #0]
 8001fee:	e002      	b.n	8001ff6 <_printf_i+0xf2>
 8001ff0:	0669      	lsls	r1, r5, #25
 8001ff2:	d5fb      	bpl.n	8001fec <_printf_i+0xe8>
 8001ff4:	881d      	ldrh	r5, [r3, #0]
 8001ff6:	4854      	ldr	r0, [pc, #336]	; (8002148 <_printf_i+0x244>)
 8001ff8:	2f6f      	cmp	r7, #111	; 0x6f
 8001ffa:	bf0c      	ite	eq
 8001ffc:	2308      	moveq	r3, #8
 8001ffe:	230a      	movne	r3, #10
 8002000:	2100      	movs	r1, #0
 8002002:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002006:	6866      	ldr	r6, [r4, #4]
 8002008:	60a6      	str	r6, [r4, #8]
 800200a:	2e00      	cmp	r6, #0
 800200c:	bfa2      	ittt	ge
 800200e:	6821      	ldrge	r1, [r4, #0]
 8002010:	f021 0104 	bicge.w	r1, r1, #4
 8002014:	6021      	strge	r1, [r4, #0]
 8002016:	b90d      	cbnz	r5, 800201c <_printf_i+0x118>
 8002018:	2e00      	cmp	r6, #0
 800201a:	d04d      	beq.n	80020b8 <_printf_i+0x1b4>
 800201c:	4616      	mov	r6, r2
 800201e:	fbb5 f1f3 	udiv	r1, r5, r3
 8002022:	fb03 5711 	mls	r7, r3, r1, r5
 8002026:	5dc7      	ldrb	r7, [r0, r7]
 8002028:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800202c:	462f      	mov	r7, r5
 800202e:	42bb      	cmp	r3, r7
 8002030:	460d      	mov	r5, r1
 8002032:	d9f4      	bls.n	800201e <_printf_i+0x11a>
 8002034:	2b08      	cmp	r3, #8
 8002036:	d10b      	bne.n	8002050 <_printf_i+0x14c>
 8002038:	6823      	ldr	r3, [r4, #0]
 800203a:	07df      	lsls	r7, r3, #31
 800203c:	d508      	bpl.n	8002050 <_printf_i+0x14c>
 800203e:	6923      	ldr	r3, [r4, #16]
 8002040:	6861      	ldr	r1, [r4, #4]
 8002042:	4299      	cmp	r1, r3
 8002044:	bfde      	ittt	le
 8002046:	2330      	movle	r3, #48	; 0x30
 8002048:	f806 3c01 	strble.w	r3, [r6, #-1]
 800204c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8002050:	1b92      	subs	r2, r2, r6
 8002052:	6122      	str	r2, [r4, #16]
 8002054:	f8cd a000 	str.w	sl, [sp]
 8002058:	464b      	mov	r3, r9
 800205a:	aa03      	add	r2, sp, #12
 800205c:	4621      	mov	r1, r4
 800205e:	4640      	mov	r0, r8
 8002060:	f7ff fee2 	bl	8001e28 <_printf_common>
 8002064:	3001      	adds	r0, #1
 8002066:	d14c      	bne.n	8002102 <_printf_i+0x1fe>
 8002068:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800206c:	b004      	add	sp, #16
 800206e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002072:	4835      	ldr	r0, [pc, #212]	; (8002148 <_printf_i+0x244>)
 8002074:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002078:	6823      	ldr	r3, [r4, #0]
 800207a:	680e      	ldr	r6, [r1, #0]
 800207c:	061f      	lsls	r7, r3, #24
 800207e:	f856 5b04 	ldr.w	r5, [r6], #4
 8002082:	600e      	str	r6, [r1, #0]
 8002084:	d514      	bpl.n	80020b0 <_printf_i+0x1ac>
 8002086:	07d9      	lsls	r1, r3, #31
 8002088:	bf44      	itt	mi
 800208a:	f043 0320 	orrmi.w	r3, r3, #32
 800208e:	6023      	strmi	r3, [r4, #0]
 8002090:	b91d      	cbnz	r5, 800209a <_printf_i+0x196>
 8002092:	6823      	ldr	r3, [r4, #0]
 8002094:	f023 0320 	bic.w	r3, r3, #32
 8002098:	6023      	str	r3, [r4, #0]
 800209a:	2310      	movs	r3, #16
 800209c:	e7b0      	b.n	8002000 <_printf_i+0xfc>
 800209e:	6823      	ldr	r3, [r4, #0]
 80020a0:	f043 0320 	orr.w	r3, r3, #32
 80020a4:	6023      	str	r3, [r4, #0]
 80020a6:	2378      	movs	r3, #120	; 0x78
 80020a8:	4828      	ldr	r0, [pc, #160]	; (800214c <_printf_i+0x248>)
 80020aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80020ae:	e7e3      	b.n	8002078 <_printf_i+0x174>
 80020b0:	065e      	lsls	r6, r3, #25
 80020b2:	bf48      	it	mi
 80020b4:	b2ad      	uxthmi	r5, r5
 80020b6:	e7e6      	b.n	8002086 <_printf_i+0x182>
 80020b8:	4616      	mov	r6, r2
 80020ba:	e7bb      	b.n	8002034 <_printf_i+0x130>
 80020bc:	680b      	ldr	r3, [r1, #0]
 80020be:	6826      	ldr	r6, [r4, #0]
 80020c0:	6960      	ldr	r0, [r4, #20]
 80020c2:	1d1d      	adds	r5, r3, #4
 80020c4:	600d      	str	r5, [r1, #0]
 80020c6:	0635      	lsls	r5, r6, #24
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	d501      	bpl.n	80020d0 <_printf_i+0x1cc>
 80020cc:	6018      	str	r0, [r3, #0]
 80020ce:	e002      	b.n	80020d6 <_printf_i+0x1d2>
 80020d0:	0671      	lsls	r1, r6, #25
 80020d2:	d5fb      	bpl.n	80020cc <_printf_i+0x1c8>
 80020d4:	8018      	strh	r0, [r3, #0]
 80020d6:	2300      	movs	r3, #0
 80020d8:	6123      	str	r3, [r4, #16]
 80020da:	4616      	mov	r6, r2
 80020dc:	e7ba      	b.n	8002054 <_printf_i+0x150>
 80020de:	680b      	ldr	r3, [r1, #0]
 80020e0:	1d1a      	adds	r2, r3, #4
 80020e2:	600a      	str	r2, [r1, #0]
 80020e4:	681e      	ldr	r6, [r3, #0]
 80020e6:	6862      	ldr	r2, [r4, #4]
 80020e8:	2100      	movs	r1, #0
 80020ea:	4630      	mov	r0, r6
 80020ec:	f7fe f870 	bl	80001d0 <memchr>
 80020f0:	b108      	cbz	r0, 80020f6 <_printf_i+0x1f2>
 80020f2:	1b80      	subs	r0, r0, r6
 80020f4:	6060      	str	r0, [r4, #4]
 80020f6:	6863      	ldr	r3, [r4, #4]
 80020f8:	6123      	str	r3, [r4, #16]
 80020fa:	2300      	movs	r3, #0
 80020fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002100:	e7a8      	b.n	8002054 <_printf_i+0x150>
 8002102:	6923      	ldr	r3, [r4, #16]
 8002104:	4632      	mov	r2, r6
 8002106:	4649      	mov	r1, r9
 8002108:	4640      	mov	r0, r8
 800210a:	47d0      	blx	sl
 800210c:	3001      	adds	r0, #1
 800210e:	d0ab      	beq.n	8002068 <_printf_i+0x164>
 8002110:	6823      	ldr	r3, [r4, #0]
 8002112:	079b      	lsls	r3, r3, #30
 8002114:	d413      	bmi.n	800213e <_printf_i+0x23a>
 8002116:	68e0      	ldr	r0, [r4, #12]
 8002118:	9b03      	ldr	r3, [sp, #12]
 800211a:	4298      	cmp	r0, r3
 800211c:	bfb8      	it	lt
 800211e:	4618      	movlt	r0, r3
 8002120:	e7a4      	b.n	800206c <_printf_i+0x168>
 8002122:	2301      	movs	r3, #1
 8002124:	4632      	mov	r2, r6
 8002126:	4649      	mov	r1, r9
 8002128:	4640      	mov	r0, r8
 800212a:	47d0      	blx	sl
 800212c:	3001      	adds	r0, #1
 800212e:	d09b      	beq.n	8002068 <_printf_i+0x164>
 8002130:	3501      	adds	r5, #1
 8002132:	68e3      	ldr	r3, [r4, #12]
 8002134:	9903      	ldr	r1, [sp, #12]
 8002136:	1a5b      	subs	r3, r3, r1
 8002138:	42ab      	cmp	r3, r5
 800213a:	dcf2      	bgt.n	8002122 <_printf_i+0x21e>
 800213c:	e7eb      	b.n	8002116 <_printf_i+0x212>
 800213e:	2500      	movs	r5, #0
 8002140:	f104 0619 	add.w	r6, r4, #25
 8002144:	e7f5      	b.n	8002132 <_printf_i+0x22e>
 8002146:	bf00      	nop
 8002148:	08002a23 	.word	0x08002a23
 800214c:	08002a34 	.word	0x08002a34

08002150 <_sbrk_r>:
 8002150:	b538      	push	{r3, r4, r5, lr}
 8002152:	4d06      	ldr	r5, [pc, #24]	; (800216c <_sbrk_r+0x1c>)
 8002154:	2300      	movs	r3, #0
 8002156:	4604      	mov	r4, r0
 8002158:	4608      	mov	r0, r1
 800215a:	602b      	str	r3, [r5, #0]
 800215c:	f7fe fbe4 	bl	8000928 <_sbrk>
 8002160:	1c43      	adds	r3, r0, #1
 8002162:	d102      	bne.n	800216a <_sbrk_r+0x1a>
 8002164:	682b      	ldr	r3, [r5, #0]
 8002166:	b103      	cbz	r3, 800216a <_sbrk_r+0x1a>
 8002168:	6023      	str	r3, [r4, #0]
 800216a:	bd38      	pop	{r3, r4, r5, pc}
 800216c:	200000a8 	.word	0x200000a8

08002170 <__swbuf_r>:
 8002170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002172:	460e      	mov	r6, r1
 8002174:	4614      	mov	r4, r2
 8002176:	4605      	mov	r5, r0
 8002178:	b118      	cbz	r0, 8002182 <__swbuf_r+0x12>
 800217a:	6983      	ldr	r3, [r0, #24]
 800217c:	b90b      	cbnz	r3, 8002182 <__swbuf_r+0x12>
 800217e:	f000 f9d9 	bl	8002534 <__sinit>
 8002182:	4b21      	ldr	r3, [pc, #132]	; (8002208 <__swbuf_r+0x98>)
 8002184:	429c      	cmp	r4, r3
 8002186:	d12b      	bne.n	80021e0 <__swbuf_r+0x70>
 8002188:	686c      	ldr	r4, [r5, #4]
 800218a:	69a3      	ldr	r3, [r4, #24]
 800218c:	60a3      	str	r3, [r4, #8]
 800218e:	89a3      	ldrh	r3, [r4, #12]
 8002190:	071a      	lsls	r2, r3, #28
 8002192:	d52f      	bpl.n	80021f4 <__swbuf_r+0x84>
 8002194:	6923      	ldr	r3, [r4, #16]
 8002196:	b36b      	cbz	r3, 80021f4 <__swbuf_r+0x84>
 8002198:	6923      	ldr	r3, [r4, #16]
 800219a:	6820      	ldr	r0, [r4, #0]
 800219c:	1ac0      	subs	r0, r0, r3
 800219e:	6963      	ldr	r3, [r4, #20]
 80021a0:	b2f6      	uxtb	r6, r6
 80021a2:	4283      	cmp	r3, r0
 80021a4:	4637      	mov	r7, r6
 80021a6:	dc04      	bgt.n	80021b2 <__swbuf_r+0x42>
 80021a8:	4621      	mov	r1, r4
 80021aa:	4628      	mov	r0, r5
 80021ac:	f000 f92e 	bl	800240c <_fflush_r>
 80021b0:	bb30      	cbnz	r0, 8002200 <__swbuf_r+0x90>
 80021b2:	68a3      	ldr	r3, [r4, #8]
 80021b4:	3b01      	subs	r3, #1
 80021b6:	60a3      	str	r3, [r4, #8]
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	1c5a      	adds	r2, r3, #1
 80021bc:	6022      	str	r2, [r4, #0]
 80021be:	701e      	strb	r6, [r3, #0]
 80021c0:	6963      	ldr	r3, [r4, #20]
 80021c2:	3001      	adds	r0, #1
 80021c4:	4283      	cmp	r3, r0
 80021c6:	d004      	beq.n	80021d2 <__swbuf_r+0x62>
 80021c8:	89a3      	ldrh	r3, [r4, #12]
 80021ca:	07db      	lsls	r3, r3, #31
 80021cc:	d506      	bpl.n	80021dc <__swbuf_r+0x6c>
 80021ce:	2e0a      	cmp	r6, #10
 80021d0:	d104      	bne.n	80021dc <__swbuf_r+0x6c>
 80021d2:	4621      	mov	r1, r4
 80021d4:	4628      	mov	r0, r5
 80021d6:	f000 f919 	bl	800240c <_fflush_r>
 80021da:	b988      	cbnz	r0, 8002200 <__swbuf_r+0x90>
 80021dc:	4638      	mov	r0, r7
 80021de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021e0:	4b0a      	ldr	r3, [pc, #40]	; (800220c <__swbuf_r+0x9c>)
 80021e2:	429c      	cmp	r4, r3
 80021e4:	d101      	bne.n	80021ea <__swbuf_r+0x7a>
 80021e6:	68ac      	ldr	r4, [r5, #8]
 80021e8:	e7cf      	b.n	800218a <__swbuf_r+0x1a>
 80021ea:	4b09      	ldr	r3, [pc, #36]	; (8002210 <__swbuf_r+0xa0>)
 80021ec:	429c      	cmp	r4, r3
 80021ee:	bf08      	it	eq
 80021f0:	68ec      	ldreq	r4, [r5, #12]
 80021f2:	e7ca      	b.n	800218a <__swbuf_r+0x1a>
 80021f4:	4621      	mov	r1, r4
 80021f6:	4628      	mov	r0, r5
 80021f8:	f000 f80c 	bl	8002214 <__swsetup_r>
 80021fc:	2800      	cmp	r0, #0
 80021fe:	d0cb      	beq.n	8002198 <__swbuf_r+0x28>
 8002200:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002204:	e7ea      	b.n	80021dc <__swbuf_r+0x6c>
 8002206:	bf00      	nop
 8002208:	08002a68 	.word	0x08002a68
 800220c:	08002a88 	.word	0x08002a88
 8002210:	08002a48 	.word	0x08002a48

08002214 <__swsetup_r>:
 8002214:	4b32      	ldr	r3, [pc, #200]	; (80022e0 <__swsetup_r+0xcc>)
 8002216:	b570      	push	{r4, r5, r6, lr}
 8002218:	681d      	ldr	r5, [r3, #0]
 800221a:	4606      	mov	r6, r0
 800221c:	460c      	mov	r4, r1
 800221e:	b125      	cbz	r5, 800222a <__swsetup_r+0x16>
 8002220:	69ab      	ldr	r3, [r5, #24]
 8002222:	b913      	cbnz	r3, 800222a <__swsetup_r+0x16>
 8002224:	4628      	mov	r0, r5
 8002226:	f000 f985 	bl	8002534 <__sinit>
 800222a:	4b2e      	ldr	r3, [pc, #184]	; (80022e4 <__swsetup_r+0xd0>)
 800222c:	429c      	cmp	r4, r3
 800222e:	d10f      	bne.n	8002250 <__swsetup_r+0x3c>
 8002230:	686c      	ldr	r4, [r5, #4]
 8002232:	89a3      	ldrh	r3, [r4, #12]
 8002234:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002238:	0719      	lsls	r1, r3, #28
 800223a:	d42c      	bmi.n	8002296 <__swsetup_r+0x82>
 800223c:	06dd      	lsls	r5, r3, #27
 800223e:	d411      	bmi.n	8002264 <__swsetup_r+0x50>
 8002240:	2309      	movs	r3, #9
 8002242:	6033      	str	r3, [r6, #0]
 8002244:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002248:	81a3      	strh	r3, [r4, #12]
 800224a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800224e:	e03e      	b.n	80022ce <__swsetup_r+0xba>
 8002250:	4b25      	ldr	r3, [pc, #148]	; (80022e8 <__swsetup_r+0xd4>)
 8002252:	429c      	cmp	r4, r3
 8002254:	d101      	bne.n	800225a <__swsetup_r+0x46>
 8002256:	68ac      	ldr	r4, [r5, #8]
 8002258:	e7eb      	b.n	8002232 <__swsetup_r+0x1e>
 800225a:	4b24      	ldr	r3, [pc, #144]	; (80022ec <__swsetup_r+0xd8>)
 800225c:	429c      	cmp	r4, r3
 800225e:	bf08      	it	eq
 8002260:	68ec      	ldreq	r4, [r5, #12]
 8002262:	e7e6      	b.n	8002232 <__swsetup_r+0x1e>
 8002264:	0758      	lsls	r0, r3, #29
 8002266:	d512      	bpl.n	800228e <__swsetup_r+0x7a>
 8002268:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800226a:	b141      	cbz	r1, 800227e <__swsetup_r+0x6a>
 800226c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002270:	4299      	cmp	r1, r3
 8002272:	d002      	beq.n	800227a <__swsetup_r+0x66>
 8002274:	4630      	mov	r0, r6
 8002276:	f7ff fbd3 	bl	8001a20 <_free_r>
 800227a:	2300      	movs	r3, #0
 800227c:	6363      	str	r3, [r4, #52]	; 0x34
 800227e:	89a3      	ldrh	r3, [r4, #12]
 8002280:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002284:	81a3      	strh	r3, [r4, #12]
 8002286:	2300      	movs	r3, #0
 8002288:	6063      	str	r3, [r4, #4]
 800228a:	6923      	ldr	r3, [r4, #16]
 800228c:	6023      	str	r3, [r4, #0]
 800228e:	89a3      	ldrh	r3, [r4, #12]
 8002290:	f043 0308 	orr.w	r3, r3, #8
 8002294:	81a3      	strh	r3, [r4, #12]
 8002296:	6923      	ldr	r3, [r4, #16]
 8002298:	b94b      	cbnz	r3, 80022ae <__swsetup_r+0x9a>
 800229a:	89a3      	ldrh	r3, [r4, #12]
 800229c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80022a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022a4:	d003      	beq.n	80022ae <__swsetup_r+0x9a>
 80022a6:	4621      	mov	r1, r4
 80022a8:	4630      	mov	r0, r6
 80022aa:	f000 fa07 	bl	80026bc <__smakebuf_r>
 80022ae:	89a0      	ldrh	r0, [r4, #12]
 80022b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80022b4:	f010 0301 	ands.w	r3, r0, #1
 80022b8:	d00a      	beq.n	80022d0 <__swsetup_r+0xbc>
 80022ba:	2300      	movs	r3, #0
 80022bc:	60a3      	str	r3, [r4, #8]
 80022be:	6963      	ldr	r3, [r4, #20]
 80022c0:	425b      	negs	r3, r3
 80022c2:	61a3      	str	r3, [r4, #24]
 80022c4:	6923      	ldr	r3, [r4, #16]
 80022c6:	b943      	cbnz	r3, 80022da <__swsetup_r+0xc6>
 80022c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80022cc:	d1ba      	bne.n	8002244 <__swsetup_r+0x30>
 80022ce:	bd70      	pop	{r4, r5, r6, pc}
 80022d0:	0781      	lsls	r1, r0, #30
 80022d2:	bf58      	it	pl
 80022d4:	6963      	ldrpl	r3, [r4, #20]
 80022d6:	60a3      	str	r3, [r4, #8]
 80022d8:	e7f4      	b.n	80022c4 <__swsetup_r+0xb0>
 80022da:	2000      	movs	r0, #0
 80022dc:	e7f7      	b.n	80022ce <__swsetup_r+0xba>
 80022de:	bf00      	nop
 80022e0:	2000000c 	.word	0x2000000c
 80022e4:	08002a68 	.word	0x08002a68
 80022e8:	08002a88 	.word	0x08002a88
 80022ec:	08002a48 	.word	0x08002a48

080022f0 <abort>:
 80022f0:	b508      	push	{r3, lr}
 80022f2:	2006      	movs	r0, #6
 80022f4:	f000 fa56 	bl	80027a4 <raise>
 80022f8:	2001      	movs	r0, #1
 80022fa:	f7fe fa9d 	bl	8000838 <_exit>
	...

08002300 <__sflush_r>:
 8002300:	898a      	ldrh	r2, [r1, #12]
 8002302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002306:	4605      	mov	r5, r0
 8002308:	0710      	lsls	r0, r2, #28
 800230a:	460c      	mov	r4, r1
 800230c:	d458      	bmi.n	80023c0 <__sflush_r+0xc0>
 800230e:	684b      	ldr	r3, [r1, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	dc05      	bgt.n	8002320 <__sflush_r+0x20>
 8002314:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002316:	2b00      	cmp	r3, #0
 8002318:	dc02      	bgt.n	8002320 <__sflush_r+0x20>
 800231a:	2000      	movs	r0, #0
 800231c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002320:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002322:	2e00      	cmp	r6, #0
 8002324:	d0f9      	beq.n	800231a <__sflush_r+0x1a>
 8002326:	2300      	movs	r3, #0
 8002328:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800232c:	682f      	ldr	r7, [r5, #0]
 800232e:	602b      	str	r3, [r5, #0]
 8002330:	d032      	beq.n	8002398 <__sflush_r+0x98>
 8002332:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002334:	89a3      	ldrh	r3, [r4, #12]
 8002336:	075a      	lsls	r2, r3, #29
 8002338:	d505      	bpl.n	8002346 <__sflush_r+0x46>
 800233a:	6863      	ldr	r3, [r4, #4]
 800233c:	1ac0      	subs	r0, r0, r3
 800233e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002340:	b10b      	cbz	r3, 8002346 <__sflush_r+0x46>
 8002342:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002344:	1ac0      	subs	r0, r0, r3
 8002346:	2300      	movs	r3, #0
 8002348:	4602      	mov	r2, r0
 800234a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800234c:	6a21      	ldr	r1, [r4, #32]
 800234e:	4628      	mov	r0, r5
 8002350:	47b0      	blx	r6
 8002352:	1c43      	adds	r3, r0, #1
 8002354:	89a3      	ldrh	r3, [r4, #12]
 8002356:	d106      	bne.n	8002366 <__sflush_r+0x66>
 8002358:	6829      	ldr	r1, [r5, #0]
 800235a:	291d      	cmp	r1, #29
 800235c:	d82c      	bhi.n	80023b8 <__sflush_r+0xb8>
 800235e:	4a2a      	ldr	r2, [pc, #168]	; (8002408 <__sflush_r+0x108>)
 8002360:	40ca      	lsrs	r2, r1
 8002362:	07d6      	lsls	r6, r2, #31
 8002364:	d528      	bpl.n	80023b8 <__sflush_r+0xb8>
 8002366:	2200      	movs	r2, #0
 8002368:	6062      	str	r2, [r4, #4]
 800236a:	04d9      	lsls	r1, r3, #19
 800236c:	6922      	ldr	r2, [r4, #16]
 800236e:	6022      	str	r2, [r4, #0]
 8002370:	d504      	bpl.n	800237c <__sflush_r+0x7c>
 8002372:	1c42      	adds	r2, r0, #1
 8002374:	d101      	bne.n	800237a <__sflush_r+0x7a>
 8002376:	682b      	ldr	r3, [r5, #0]
 8002378:	b903      	cbnz	r3, 800237c <__sflush_r+0x7c>
 800237a:	6560      	str	r0, [r4, #84]	; 0x54
 800237c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800237e:	602f      	str	r7, [r5, #0]
 8002380:	2900      	cmp	r1, #0
 8002382:	d0ca      	beq.n	800231a <__sflush_r+0x1a>
 8002384:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002388:	4299      	cmp	r1, r3
 800238a:	d002      	beq.n	8002392 <__sflush_r+0x92>
 800238c:	4628      	mov	r0, r5
 800238e:	f7ff fb47 	bl	8001a20 <_free_r>
 8002392:	2000      	movs	r0, #0
 8002394:	6360      	str	r0, [r4, #52]	; 0x34
 8002396:	e7c1      	b.n	800231c <__sflush_r+0x1c>
 8002398:	6a21      	ldr	r1, [r4, #32]
 800239a:	2301      	movs	r3, #1
 800239c:	4628      	mov	r0, r5
 800239e:	47b0      	blx	r6
 80023a0:	1c41      	adds	r1, r0, #1
 80023a2:	d1c7      	bne.n	8002334 <__sflush_r+0x34>
 80023a4:	682b      	ldr	r3, [r5, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d0c4      	beq.n	8002334 <__sflush_r+0x34>
 80023aa:	2b1d      	cmp	r3, #29
 80023ac:	d001      	beq.n	80023b2 <__sflush_r+0xb2>
 80023ae:	2b16      	cmp	r3, #22
 80023b0:	d101      	bne.n	80023b6 <__sflush_r+0xb6>
 80023b2:	602f      	str	r7, [r5, #0]
 80023b4:	e7b1      	b.n	800231a <__sflush_r+0x1a>
 80023b6:	89a3      	ldrh	r3, [r4, #12]
 80023b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023bc:	81a3      	strh	r3, [r4, #12]
 80023be:	e7ad      	b.n	800231c <__sflush_r+0x1c>
 80023c0:	690f      	ldr	r7, [r1, #16]
 80023c2:	2f00      	cmp	r7, #0
 80023c4:	d0a9      	beq.n	800231a <__sflush_r+0x1a>
 80023c6:	0793      	lsls	r3, r2, #30
 80023c8:	680e      	ldr	r6, [r1, #0]
 80023ca:	bf08      	it	eq
 80023cc:	694b      	ldreq	r3, [r1, #20]
 80023ce:	600f      	str	r7, [r1, #0]
 80023d0:	bf18      	it	ne
 80023d2:	2300      	movne	r3, #0
 80023d4:	eba6 0807 	sub.w	r8, r6, r7
 80023d8:	608b      	str	r3, [r1, #8]
 80023da:	f1b8 0f00 	cmp.w	r8, #0
 80023de:	dd9c      	ble.n	800231a <__sflush_r+0x1a>
 80023e0:	6a21      	ldr	r1, [r4, #32]
 80023e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80023e4:	4643      	mov	r3, r8
 80023e6:	463a      	mov	r2, r7
 80023e8:	4628      	mov	r0, r5
 80023ea:	47b0      	blx	r6
 80023ec:	2800      	cmp	r0, #0
 80023ee:	dc06      	bgt.n	80023fe <__sflush_r+0xfe>
 80023f0:	89a3      	ldrh	r3, [r4, #12]
 80023f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023f6:	81a3      	strh	r3, [r4, #12]
 80023f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023fc:	e78e      	b.n	800231c <__sflush_r+0x1c>
 80023fe:	4407      	add	r7, r0
 8002400:	eba8 0800 	sub.w	r8, r8, r0
 8002404:	e7e9      	b.n	80023da <__sflush_r+0xda>
 8002406:	bf00      	nop
 8002408:	20400001 	.word	0x20400001

0800240c <_fflush_r>:
 800240c:	b538      	push	{r3, r4, r5, lr}
 800240e:	690b      	ldr	r3, [r1, #16]
 8002410:	4605      	mov	r5, r0
 8002412:	460c      	mov	r4, r1
 8002414:	b913      	cbnz	r3, 800241c <_fflush_r+0x10>
 8002416:	2500      	movs	r5, #0
 8002418:	4628      	mov	r0, r5
 800241a:	bd38      	pop	{r3, r4, r5, pc}
 800241c:	b118      	cbz	r0, 8002426 <_fflush_r+0x1a>
 800241e:	6983      	ldr	r3, [r0, #24]
 8002420:	b90b      	cbnz	r3, 8002426 <_fflush_r+0x1a>
 8002422:	f000 f887 	bl	8002534 <__sinit>
 8002426:	4b14      	ldr	r3, [pc, #80]	; (8002478 <_fflush_r+0x6c>)
 8002428:	429c      	cmp	r4, r3
 800242a:	d11b      	bne.n	8002464 <_fflush_r+0x58>
 800242c:	686c      	ldr	r4, [r5, #4]
 800242e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d0ef      	beq.n	8002416 <_fflush_r+0xa>
 8002436:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002438:	07d0      	lsls	r0, r2, #31
 800243a:	d404      	bmi.n	8002446 <_fflush_r+0x3a>
 800243c:	0599      	lsls	r1, r3, #22
 800243e:	d402      	bmi.n	8002446 <_fflush_r+0x3a>
 8002440:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002442:	f000 f915 	bl	8002670 <__retarget_lock_acquire_recursive>
 8002446:	4628      	mov	r0, r5
 8002448:	4621      	mov	r1, r4
 800244a:	f7ff ff59 	bl	8002300 <__sflush_r>
 800244e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002450:	07da      	lsls	r2, r3, #31
 8002452:	4605      	mov	r5, r0
 8002454:	d4e0      	bmi.n	8002418 <_fflush_r+0xc>
 8002456:	89a3      	ldrh	r3, [r4, #12]
 8002458:	059b      	lsls	r3, r3, #22
 800245a:	d4dd      	bmi.n	8002418 <_fflush_r+0xc>
 800245c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800245e:	f000 f908 	bl	8002672 <__retarget_lock_release_recursive>
 8002462:	e7d9      	b.n	8002418 <_fflush_r+0xc>
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <_fflush_r+0x70>)
 8002466:	429c      	cmp	r4, r3
 8002468:	d101      	bne.n	800246e <_fflush_r+0x62>
 800246a:	68ac      	ldr	r4, [r5, #8]
 800246c:	e7df      	b.n	800242e <_fflush_r+0x22>
 800246e:	4b04      	ldr	r3, [pc, #16]	; (8002480 <_fflush_r+0x74>)
 8002470:	429c      	cmp	r4, r3
 8002472:	bf08      	it	eq
 8002474:	68ec      	ldreq	r4, [r5, #12]
 8002476:	e7da      	b.n	800242e <_fflush_r+0x22>
 8002478:	08002a68 	.word	0x08002a68
 800247c:	08002a88 	.word	0x08002a88
 8002480:	08002a48 	.word	0x08002a48

08002484 <std>:
 8002484:	2300      	movs	r3, #0
 8002486:	b510      	push	{r4, lr}
 8002488:	4604      	mov	r4, r0
 800248a:	e9c0 3300 	strd	r3, r3, [r0]
 800248e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002492:	6083      	str	r3, [r0, #8]
 8002494:	8181      	strh	r1, [r0, #12]
 8002496:	6643      	str	r3, [r0, #100]	; 0x64
 8002498:	81c2      	strh	r2, [r0, #14]
 800249a:	6183      	str	r3, [r0, #24]
 800249c:	4619      	mov	r1, r3
 800249e:	2208      	movs	r2, #8
 80024a0:	305c      	adds	r0, #92	; 0x5c
 80024a2:	f7ff fa3d 	bl	8001920 <memset>
 80024a6:	4b05      	ldr	r3, [pc, #20]	; (80024bc <std+0x38>)
 80024a8:	6263      	str	r3, [r4, #36]	; 0x24
 80024aa:	4b05      	ldr	r3, [pc, #20]	; (80024c0 <std+0x3c>)
 80024ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80024ae:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <std+0x40>)
 80024b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80024b2:	4b05      	ldr	r3, [pc, #20]	; (80024c8 <std+0x44>)
 80024b4:	6224      	str	r4, [r4, #32]
 80024b6:	6323      	str	r3, [r4, #48]	; 0x30
 80024b8:	bd10      	pop	{r4, pc}
 80024ba:	bf00      	nop
 80024bc:	080027dd 	.word	0x080027dd
 80024c0:	080027ff 	.word	0x080027ff
 80024c4:	08002837 	.word	0x08002837
 80024c8:	0800285b 	.word	0x0800285b

080024cc <_cleanup_r>:
 80024cc:	4901      	ldr	r1, [pc, #4]	; (80024d4 <_cleanup_r+0x8>)
 80024ce:	f000 b8af 	b.w	8002630 <_fwalk_reent>
 80024d2:	bf00      	nop
 80024d4:	0800240d 	.word	0x0800240d

080024d8 <__sfmoreglue>:
 80024d8:	b570      	push	{r4, r5, r6, lr}
 80024da:	1e4a      	subs	r2, r1, #1
 80024dc:	2568      	movs	r5, #104	; 0x68
 80024de:	4355      	muls	r5, r2
 80024e0:	460e      	mov	r6, r1
 80024e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80024e6:	f7ff faeb 	bl	8001ac0 <_malloc_r>
 80024ea:	4604      	mov	r4, r0
 80024ec:	b140      	cbz	r0, 8002500 <__sfmoreglue+0x28>
 80024ee:	2100      	movs	r1, #0
 80024f0:	e9c0 1600 	strd	r1, r6, [r0]
 80024f4:	300c      	adds	r0, #12
 80024f6:	60a0      	str	r0, [r4, #8]
 80024f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80024fc:	f7ff fa10 	bl	8001920 <memset>
 8002500:	4620      	mov	r0, r4
 8002502:	bd70      	pop	{r4, r5, r6, pc}

08002504 <__sfp_lock_acquire>:
 8002504:	4801      	ldr	r0, [pc, #4]	; (800250c <__sfp_lock_acquire+0x8>)
 8002506:	f000 b8b3 	b.w	8002670 <__retarget_lock_acquire_recursive>
 800250a:	bf00      	nop
 800250c:	200000a4 	.word	0x200000a4

08002510 <__sfp_lock_release>:
 8002510:	4801      	ldr	r0, [pc, #4]	; (8002518 <__sfp_lock_release+0x8>)
 8002512:	f000 b8ae 	b.w	8002672 <__retarget_lock_release_recursive>
 8002516:	bf00      	nop
 8002518:	200000a4 	.word	0x200000a4

0800251c <__sinit_lock_acquire>:
 800251c:	4801      	ldr	r0, [pc, #4]	; (8002524 <__sinit_lock_acquire+0x8>)
 800251e:	f000 b8a7 	b.w	8002670 <__retarget_lock_acquire_recursive>
 8002522:	bf00      	nop
 8002524:	2000009f 	.word	0x2000009f

08002528 <__sinit_lock_release>:
 8002528:	4801      	ldr	r0, [pc, #4]	; (8002530 <__sinit_lock_release+0x8>)
 800252a:	f000 b8a2 	b.w	8002672 <__retarget_lock_release_recursive>
 800252e:	bf00      	nop
 8002530:	2000009f 	.word	0x2000009f

08002534 <__sinit>:
 8002534:	b510      	push	{r4, lr}
 8002536:	4604      	mov	r4, r0
 8002538:	f7ff fff0 	bl	800251c <__sinit_lock_acquire>
 800253c:	69a3      	ldr	r3, [r4, #24]
 800253e:	b11b      	cbz	r3, 8002548 <__sinit+0x14>
 8002540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002544:	f7ff bff0 	b.w	8002528 <__sinit_lock_release>
 8002548:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800254c:	6523      	str	r3, [r4, #80]	; 0x50
 800254e:	4b13      	ldr	r3, [pc, #76]	; (800259c <__sinit+0x68>)
 8002550:	4a13      	ldr	r2, [pc, #76]	; (80025a0 <__sinit+0x6c>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	62a2      	str	r2, [r4, #40]	; 0x28
 8002556:	42a3      	cmp	r3, r4
 8002558:	bf04      	itt	eq
 800255a:	2301      	moveq	r3, #1
 800255c:	61a3      	streq	r3, [r4, #24]
 800255e:	4620      	mov	r0, r4
 8002560:	f000 f820 	bl	80025a4 <__sfp>
 8002564:	6060      	str	r0, [r4, #4]
 8002566:	4620      	mov	r0, r4
 8002568:	f000 f81c 	bl	80025a4 <__sfp>
 800256c:	60a0      	str	r0, [r4, #8]
 800256e:	4620      	mov	r0, r4
 8002570:	f000 f818 	bl	80025a4 <__sfp>
 8002574:	2200      	movs	r2, #0
 8002576:	60e0      	str	r0, [r4, #12]
 8002578:	2104      	movs	r1, #4
 800257a:	6860      	ldr	r0, [r4, #4]
 800257c:	f7ff ff82 	bl	8002484 <std>
 8002580:	68a0      	ldr	r0, [r4, #8]
 8002582:	2201      	movs	r2, #1
 8002584:	2109      	movs	r1, #9
 8002586:	f7ff ff7d 	bl	8002484 <std>
 800258a:	68e0      	ldr	r0, [r4, #12]
 800258c:	2202      	movs	r2, #2
 800258e:	2112      	movs	r1, #18
 8002590:	f7ff ff78 	bl	8002484 <std>
 8002594:	2301      	movs	r3, #1
 8002596:	61a3      	str	r3, [r4, #24]
 8002598:	e7d2      	b.n	8002540 <__sinit+0xc>
 800259a:	bf00      	nop
 800259c:	0800295c 	.word	0x0800295c
 80025a0:	080024cd 	.word	0x080024cd

080025a4 <__sfp>:
 80025a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025a6:	4607      	mov	r7, r0
 80025a8:	f7ff ffac 	bl	8002504 <__sfp_lock_acquire>
 80025ac:	4b1e      	ldr	r3, [pc, #120]	; (8002628 <__sfp+0x84>)
 80025ae:	681e      	ldr	r6, [r3, #0]
 80025b0:	69b3      	ldr	r3, [r6, #24]
 80025b2:	b913      	cbnz	r3, 80025ba <__sfp+0x16>
 80025b4:	4630      	mov	r0, r6
 80025b6:	f7ff ffbd 	bl	8002534 <__sinit>
 80025ba:	3648      	adds	r6, #72	; 0x48
 80025bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80025c0:	3b01      	subs	r3, #1
 80025c2:	d503      	bpl.n	80025cc <__sfp+0x28>
 80025c4:	6833      	ldr	r3, [r6, #0]
 80025c6:	b30b      	cbz	r3, 800260c <__sfp+0x68>
 80025c8:	6836      	ldr	r6, [r6, #0]
 80025ca:	e7f7      	b.n	80025bc <__sfp+0x18>
 80025cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80025d0:	b9d5      	cbnz	r5, 8002608 <__sfp+0x64>
 80025d2:	4b16      	ldr	r3, [pc, #88]	; (800262c <__sfp+0x88>)
 80025d4:	60e3      	str	r3, [r4, #12]
 80025d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80025da:	6665      	str	r5, [r4, #100]	; 0x64
 80025dc:	f000 f847 	bl	800266e <__retarget_lock_init_recursive>
 80025e0:	f7ff ff96 	bl	8002510 <__sfp_lock_release>
 80025e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80025e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80025ec:	6025      	str	r5, [r4, #0]
 80025ee:	61a5      	str	r5, [r4, #24]
 80025f0:	2208      	movs	r2, #8
 80025f2:	4629      	mov	r1, r5
 80025f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80025f8:	f7ff f992 	bl	8001920 <memset>
 80025fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002600:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002604:	4620      	mov	r0, r4
 8002606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002608:	3468      	adds	r4, #104	; 0x68
 800260a:	e7d9      	b.n	80025c0 <__sfp+0x1c>
 800260c:	2104      	movs	r1, #4
 800260e:	4638      	mov	r0, r7
 8002610:	f7ff ff62 	bl	80024d8 <__sfmoreglue>
 8002614:	4604      	mov	r4, r0
 8002616:	6030      	str	r0, [r6, #0]
 8002618:	2800      	cmp	r0, #0
 800261a:	d1d5      	bne.n	80025c8 <__sfp+0x24>
 800261c:	f7ff ff78 	bl	8002510 <__sfp_lock_release>
 8002620:	230c      	movs	r3, #12
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	e7ee      	b.n	8002604 <__sfp+0x60>
 8002626:	bf00      	nop
 8002628:	0800295c 	.word	0x0800295c
 800262c:	ffff0001 	.word	0xffff0001

08002630 <_fwalk_reent>:
 8002630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002634:	4606      	mov	r6, r0
 8002636:	4688      	mov	r8, r1
 8002638:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800263c:	2700      	movs	r7, #0
 800263e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002642:	f1b9 0901 	subs.w	r9, r9, #1
 8002646:	d505      	bpl.n	8002654 <_fwalk_reent+0x24>
 8002648:	6824      	ldr	r4, [r4, #0]
 800264a:	2c00      	cmp	r4, #0
 800264c:	d1f7      	bne.n	800263e <_fwalk_reent+0xe>
 800264e:	4638      	mov	r0, r7
 8002650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002654:	89ab      	ldrh	r3, [r5, #12]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d907      	bls.n	800266a <_fwalk_reent+0x3a>
 800265a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800265e:	3301      	adds	r3, #1
 8002660:	d003      	beq.n	800266a <_fwalk_reent+0x3a>
 8002662:	4629      	mov	r1, r5
 8002664:	4630      	mov	r0, r6
 8002666:	47c0      	blx	r8
 8002668:	4307      	orrs	r7, r0
 800266a:	3568      	adds	r5, #104	; 0x68
 800266c:	e7e9      	b.n	8002642 <_fwalk_reent+0x12>

0800266e <__retarget_lock_init_recursive>:
 800266e:	4770      	bx	lr

08002670 <__retarget_lock_acquire_recursive>:
 8002670:	4770      	bx	lr

08002672 <__retarget_lock_release_recursive>:
 8002672:	4770      	bx	lr

08002674 <__swhatbuf_r>:
 8002674:	b570      	push	{r4, r5, r6, lr}
 8002676:	460e      	mov	r6, r1
 8002678:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800267c:	2900      	cmp	r1, #0
 800267e:	b096      	sub	sp, #88	; 0x58
 8002680:	4614      	mov	r4, r2
 8002682:	461d      	mov	r5, r3
 8002684:	da07      	bge.n	8002696 <__swhatbuf_r+0x22>
 8002686:	2300      	movs	r3, #0
 8002688:	602b      	str	r3, [r5, #0]
 800268a:	89b3      	ldrh	r3, [r6, #12]
 800268c:	061a      	lsls	r2, r3, #24
 800268e:	d410      	bmi.n	80026b2 <__swhatbuf_r+0x3e>
 8002690:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002694:	e00e      	b.n	80026b4 <__swhatbuf_r+0x40>
 8002696:	466a      	mov	r2, sp
 8002698:	f000 f906 	bl	80028a8 <_fstat_r>
 800269c:	2800      	cmp	r0, #0
 800269e:	dbf2      	blt.n	8002686 <__swhatbuf_r+0x12>
 80026a0:	9a01      	ldr	r2, [sp, #4]
 80026a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80026a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80026aa:	425a      	negs	r2, r3
 80026ac:	415a      	adcs	r2, r3
 80026ae:	602a      	str	r2, [r5, #0]
 80026b0:	e7ee      	b.n	8002690 <__swhatbuf_r+0x1c>
 80026b2:	2340      	movs	r3, #64	; 0x40
 80026b4:	2000      	movs	r0, #0
 80026b6:	6023      	str	r3, [r4, #0]
 80026b8:	b016      	add	sp, #88	; 0x58
 80026ba:	bd70      	pop	{r4, r5, r6, pc}

080026bc <__smakebuf_r>:
 80026bc:	898b      	ldrh	r3, [r1, #12]
 80026be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80026c0:	079d      	lsls	r5, r3, #30
 80026c2:	4606      	mov	r6, r0
 80026c4:	460c      	mov	r4, r1
 80026c6:	d507      	bpl.n	80026d8 <__smakebuf_r+0x1c>
 80026c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80026cc:	6023      	str	r3, [r4, #0]
 80026ce:	6123      	str	r3, [r4, #16]
 80026d0:	2301      	movs	r3, #1
 80026d2:	6163      	str	r3, [r4, #20]
 80026d4:	b002      	add	sp, #8
 80026d6:	bd70      	pop	{r4, r5, r6, pc}
 80026d8:	ab01      	add	r3, sp, #4
 80026da:	466a      	mov	r2, sp
 80026dc:	f7ff ffca 	bl	8002674 <__swhatbuf_r>
 80026e0:	9900      	ldr	r1, [sp, #0]
 80026e2:	4605      	mov	r5, r0
 80026e4:	4630      	mov	r0, r6
 80026e6:	f7ff f9eb 	bl	8001ac0 <_malloc_r>
 80026ea:	b948      	cbnz	r0, 8002700 <__smakebuf_r+0x44>
 80026ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026f0:	059a      	lsls	r2, r3, #22
 80026f2:	d4ef      	bmi.n	80026d4 <__smakebuf_r+0x18>
 80026f4:	f023 0303 	bic.w	r3, r3, #3
 80026f8:	f043 0302 	orr.w	r3, r3, #2
 80026fc:	81a3      	strh	r3, [r4, #12]
 80026fe:	e7e3      	b.n	80026c8 <__smakebuf_r+0xc>
 8002700:	4b0d      	ldr	r3, [pc, #52]	; (8002738 <__smakebuf_r+0x7c>)
 8002702:	62b3      	str	r3, [r6, #40]	; 0x28
 8002704:	89a3      	ldrh	r3, [r4, #12]
 8002706:	6020      	str	r0, [r4, #0]
 8002708:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800270c:	81a3      	strh	r3, [r4, #12]
 800270e:	9b00      	ldr	r3, [sp, #0]
 8002710:	6163      	str	r3, [r4, #20]
 8002712:	9b01      	ldr	r3, [sp, #4]
 8002714:	6120      	str	r0, [r4, #16]
 8002716:	b15b      	cbz	r3, 8002730 <__smakebuf_r+0x74>
 8002718:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800271c:	4630      	mov	r0, r6
 800271e:	f000 f8d5 	bl	80028cc <_isatty_r>
 8002722:	b128      	cbz	r0, 8002730 <__smakebuf_r+0x74>
 8002724:	89a3      	ldrh	r3, [r4, #12]
 8002726:	f023 0303 	bic.w	r3, r3, #3
 800272a:	f043 0301 	orr.w	r3, r3, #1
 800272e:	81a3      	strh	r3, [r4, #12]
 8002730:	89a0      	ldrh	r0, [r4, #12]
 8002732:	4305      	orrs	r5, r0
 8002734:	81a5      	strh	r5, [r4, #12]
 8002736:	e7cd      	b.n	80026d4 <__smakebuf_r+0x18>
 8002738:	080024cd 	.word	0x080024cd

0800273c <__malloc_lock>:
 800273c:	4801      	ldr	r0, [pc, #4]	; (8002744 <__malloc_lock+0x8>)
 800273e:	f7ff bf97 	b.w	8002670 <__retarget_lock_acquire_recursive>
 8002742:	bf00      	nop
 8002744:	200000a0 	.word	0x200000a0

08002748 <__malloc_unlock>:
 8002748:	4801      	ldr	r0, [pc, #4]	; (8002750 <__malloc_unlock+0x8>)
 800274a:	f7ff bf92 	b.w	8002672 <__retarget_lock_release_recursive>
 800274e:	bf00      	nop
 8002750:	200000a0 	.word	0x200000a0

08002754 <_raise_r>:
 8002754:	291f      	cmp	r1, #31
 8002756:	b538      	push	{r3, r4, r5, lr}
 8002758:	4604      	mov	r4, r0
 800275a:	460d      	mov	r5, r1
 800275c:	d904      	bls.n	8002768 <_raise_r+0x14>
 800275e:	2316      	movs	r3, #22
 8002760:	6003      	str	r3, [r0, #0]
 8002762:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002766:	bd38      	pop	{r3, r4, r5, pc}
 8002768:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800276a:	b112      	cbz	r2, 8002772 <_raise_r+0x1e>
 800276c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002770:	b94b      	cbnz	r3, 8002786 <_raise_r+0x32>
 8002772:	4620      	mov	r0, r4
 8002774:	f000 f830 	bl	80027d8 <_getpid_r>
 8002778:	462a      	mov	r2, r5
 800277a:	4601      	mov	r1, r0
 800277c:	4620      	mov	r0, r4
 800277e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002782:	f000 b817 	b.w	80027b4 <_kill_r>
 8002786:	2b01      	cmp	r3, #1
 8002788:	d00a      	beq.n	80027a0 <_raise_r+0x4c>
 800278a:	1c59      	adds	r1, r3, #1
 800278c:	d103      	bne.n	8002796 <_raise_r+0x42>
 800278e:	2316      	movs	r3, #22
 8002790:	6003      	str	r3, [r0, #0]
 8002792:	2001      	movs	r0, #1
 8002794:	e7e7      	b.n	8002766 <_raise_r+0x12>
 8002796:	2400      	movs	r4, #0
 8002798:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800279c:	4628      	mov	r0, r5
 800279e:	4798      	blx	r3
 80027a0:	2000      	movs	r0, #0
 80027a2:	e7e0      	b.n	8002766 <_raise_r+0x12>

080027a4 <raise>:
 80027a4:	4b02      	ldr	r3, [pc, #8]	; (80027b0 <raise+0xc>)
 80027a6:	4601      	mov	r1, r0
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	f7ff bfd3 	b.w	8002754 <_raise_r>
 80027ae:	bf00      	nop
 80027b0:	2000000c 	.word	0x2000000c

080027b4 <_kill_r>:
 80027b4:	b538      	push	{r3, r4, r5, lr}
 80027b6:	4d07      	ldr	r5, [pc, #28]	; (80027d4 <_kill_r+0x20>)
 80027b8:	2300      	movs	r3, #0
 80027ba:	4604      	mov	r4, r0
 80027bc:	4608      	mov	r0, r1
 80027be:	4611      	mov	r1, r2
 80027c0:	602b      	str	r3, [r5, #0]
 80027c2:	f7fe f829 	bl	8000818 <_kill>
 80027c6:	1c43      	adds	r3, r0, #1
 80027c8:	d102      	bne.n	80027d0 <_kill_r+0x1c>
 80027ca:	682b      	ldr	r3, [r5, #0]
 80027cc:	b103      	cbz	r3, 80027d0 <_kill_r+0x1c>
 80027ce:	6023      	str	r3, [r4, #0]
 80027d0:	bd38      	pop	{r3, r4, r5, pc}
 80027d2:	bf00      	nop
 80027d4:	200000a8 	.word	0x200000a8

080027d8 <_getpid_r>:
 80027d8:	f7fe b816 	b.w	8000808 <_getpid>

080027dc <__sread>:
 80027dc:	b510      	push	{r4, lr}
 80027de:	460c      	mov	r4, r1
 80027e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027e4:	f000 f894 	bl	8002910 <_read_r>
 80027e8:	2800      	cmp	r0, #0
 80027ea:	bfab      	itete	ge
 80027ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80027ee:	89a3      	ldrhlt	r3, [r4, #12]
 80027f0:	181b      	addge	r3, r3, r0
 80027f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80027f6:	bfac      	ite	ge
 80027f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80027fa:	81a3      	strhlt	r3, [r4, #12]
 80027fc:	bd10      	pop	{r4, pc}

080027fe <__swrite>:
 80027fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002802:	461f      	mov	r7, r3
 8002804:	898b      	ldrh	r3, [r1, #12]
 8002806:	05db      	lsls	r3, r3, #23
 8002808:	4605      	mov	r5, r0
 800280a:	460c      	mov	r4, r1
 800280c:	4616      	mov	r6, r2
 800280e:	d505      	bpl.n	800281c <__swrite+0x1e>
 8002810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002814:	2302      	movs	r3, #2
 8002816:	2200      	movs	r2, #0
 8002818:	f000 f868 	bl	80028ec <_lseek_r>
 800281c:	89a3      	ldrh	r3, [r4, #12]
 800281e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002822:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002826:	81a3      	strh	r3, [r4, #12]
 8002828:	4632      	mov	r2, r6
 800282a:	463b      	mov	r3, r7
 800282c:	4628      	mov	r0, r5
 800282e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002832:	f000 b817 	b.w	8002864 <_write_r>

08002836 <__sseek>:
 8002836:	b510      	push	{r4, lr}
 8002838:	460c      	mov	r4, r1
 800283a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800283e:	f000 f855 	bl	80028ec <_lseek_r>
 8002842:	1c43      	adds	r3, r0, #1
 8002844:	89a3      	ldrh	r3, [r4, #12]
 8002846:	bf15      	itete	ne
 8002848:	6560      	strne	r0, [r4, #84]	; 0x54
 800284a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800284e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002852:	81a3      	strheq	r3, [r4, #12]
 8002854:	bf18      	it	ne
 8002856:	81a3      	strhne	r3, [r4, #12]
 8002858:	bd10      	pop	{r4, pc}

0800285a <__sclose>:
 800285a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800285e:	f000 b813 	b.w	8002888 <_close_r>
	...

08002864 <_write_r>:
 8002864:	b538      	push	{r3, r4, r5, lr}
 8002866:	4d07      	ldr	r5, [pc, #28]	; (8002884 <_write_r+0x20>)
 8002868:	4604      	mov	r4, r0
 800286a:	4608      	mov	r0, r1
 800286c:	4611      	mov	r1, r2
 800286e:	2200      	movs	r2, #0
 8002870:	602a      	str	r2, [r5, #0]
 8002872:	461a      	mov	r2, r3
 8002874:	f7fe f807 	bl	8000886 <_write>
 8002878:	1c43      	adds	r3, r0, #1
 800287a:	d102      	bne.n	8002882 <_write_r+0x1e>
 800287c:	682b      	ldr	r3, [r5, #0]
 800287e:	b103      	cbz	r3, 8002882 <_write_r+0x1e>
 8002880:	6023      	str	r3, [r4, #0]
 8002882:	bd38      	pop	{r3, r4, r5, pc}
 8002884:	200000a8 	.word	0x200000a8

08002888 <_close_r>:
 8002888:	b538      	push	{r3, r4, r5, lr}
 800288a:	4d06      	ldr	r5, [pc, #24]	; (80028a4 <_close_r+0x1c>)
 800288c:	2300      	movs	r3, #0
 800288e:	4604      	mov	r4, r0
 8002890:	4608      	mov	r0, r1
 8002892:	602b      	str	r3, [r5, #0]
 8002894:	f7fe f813 	bl	80008be <_close>
 8002898:	1c43      	adds	r3, r0, #1
 800289a:	d102      	bne.n	80028a2 <_close_r+0x1a>
 800289c:	682b      	ldr	r3, [r5, #0]
 800289e:	b103      	cbz	r3, 80028a2 <_close_r+0x1a>
 80028a0:	6023      	str	r3, [r4, #0]
 80028a2:	bd38      	pop	{r3, r4, r5, pc}
 80028a4:	200000a8 	.word	0x200000a8

080028a8 <_fstat_r>:
 80028a8:	b538      	push	{r3, r4, r5, lr}
 80028aa:	4d07      	ldr	r5, [pc, #28]	; (80028c8 <_fstat_r+0x20>)
 80028ac:	2300      	movs	r3, #0
 80028ae:	4604      	mov	r4, r0
 80028b0:	4608      	mov	r0, r1
 80028b2:	4611      	mov	r1, r2
 80028b4:	602b      	str	r3, [r5, #0]
 80028b6:	f7fe f80e 	bl	80008d6 <_fstat>
 80028ba:	1c43      	adds	r3, r0, #1
 80028bc:	d102      	bne.n	80028c4 <_fstat_r+0x1c>
 80028be:	682b      	ldr	r3, [r5, #0]
 80028c0:	b103      	cbz	r3, 80028c4 <_fstat_r+0x1c>
 80028c2:	6023      	str	r3, [r4, #0]
 80028c4:	bd38      	pop	{r3, r4, r5, pc}
 80028c6:	bf00      	nop
 80028c8:	200000a8 	.word	0x200000a8

080028cc <_isatty_r>:
 80028cc:	b538      	push	{r3, r4, r5, lr}
 80028ce:	4d06      	ldr	r5, [pc, #24]	; (80028e8 <_isatty_r+0x1c>)
 80028d0:	2300      	movs	r3, #0
 80028d2:	4604      	mov	r4, r0
 80028d4:	4608      	mov	r0, r1
 80028d6:	602b      	str	r3, [r5, #0]
 80028d8:	f7fe f80d 	bl	80008f6 <_isatty>
 80028dc:	1c43      	adds	r3, r0, #1
 80028de:	d102      	bne.n	80028e6 <_isatty_r+0x1a>
 80028e0:	682b      	ldr	r3, [r5, #0]
 80028e2:	b103      	cbz	r3, 80028e6 <_isatty_r+0x1a>
 80028e4:	6023      	str	r3, [r4, #0]
 80028e6:	bd38      	pop	{r3, r4, r5, pc}
 80028e8:	200000a8 	.word	0x200000a8

080028ec <_lseek_r>:
 80028ec:	b538      	push	{r3, r4, r5, lr}
 80028ee:	4d07      	ldr	r5, [pc, #28]	; (800290c <_lseek_r+0x20>)
 80028f0:	4604      	mov	r4, r0
 80028f2:	4608      	mov	r0, r1
 80028f4:	4611      	mov	r1, r2
 80028f6:	2200      	movs	r2, #0
 80028f8:	602a      	str	r2, [r5, #0]
 80028fa:	461a      	mov	r2, r3
 80028fc:	f7fe f806 	bl	800090c <_lseek>
 8002900:	1c43      	adds	r3, r0, #1
 8002902:	d102      	bne.n	800290a <_lseek_r+0x1e>
 8002904:	682b      	ldr	r3, [r5, #0]
 8002906:	b103      	cbz	r3, 800290a <_lseek_r+0x1e>
 8002908:	6023      	str	r3, [r4, #0]
 800290a:	bd38      	pop	{r3, r4, r5, pc}
 800290c:	200000a8 	.word	0x200000a8

08002910 <_read_r>:
 8002910:	b538      	push	{r3, r4, r5, lr}
 8002912:	4d07      	ldr	r5, [pc, #28]	; (8002930 <_read_r+0x20>)
 8002914:	4604      	mov	r4, r0
 8002916:	4608      	mov	r0, r1
 8002918:	4611      	mov	r1, r2
 800291a:	2200      	movs	r2, #0
 800291c:	602a      	str	r2, [r5, #0]
 800291e:	461a      	mov	r2, r3
 8002920:	f7fd ff94 	bl	800084c <_read>
 8002924:	1c43      	adds	r3, r0, #1
 8002926:	d102      	bne.n	800292e <_read_r+0x1e>
 8002928:	682b      	ldr	r3, [r5, #0]
 800292a:	b103      	cbz	r3, 800292e <_read_r+0x1e>
 800292c:	6023      	str	r3, [r4, #0]
 800292e:	bd38      	pop	{r3, r4, r5, pc}
 8002930:	200000a8 	.word	0x200000a8

08002934 <_init>:
 8002934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002936:	bf00      	nop
 8002938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800293a:	bc08      	pop	{r3}
 800293c:	469e      	mov	lr, r3
 800293e:	4770      	bx	lr

08002940 <_fini>:
 8002940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002942:	bf00      	nop
 8002944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002946:	bc08      	pop	{r3}
 8002948:	469e      	mov	lr, r3
 800294a:	4770      	bx	lr
