{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 16:49:07 2015 " "Info: Processing started: Tue Dec 15 16:49:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register instructionSetOperation:part3\|register:ARegister\|out\[7\] register instructionSetOperation:part3\|register:ARegister\|out\[7\] 291.8 MHz 3.427 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 291.8 MHz between source register \"instructionSetOperation:part3\|register:ARegister\|out\[7\]\" and destination register \"instructionSetOperation:part3\|register:ARegister\|out\[7\]\" (period= 3.427 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.188 ns + Longest register register " "Info: + Longest register to register delay is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instructionSetOperation:part3\|register:ARegister\|out\[7\] 1 REG LCFF_X38_Y3_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y3_N25; Fanout = 6; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.319 ns) 1.225 ns instructionSetOperation:part3\|register:ARegister\|out\[7\]~0 2 COMB LCCOMB_X38_Y3_N22 1 " "Info: 2: + IC(0.906 ns) + CELL(0.319 ns) = 1.225 ns; Loc. = LCCOMB_X38_Y3_N22; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { instructionSetOperation:part3|register:ARegister|out[7] instructionSetOperation:part3|register:ARegister|out[7]~0 } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.521 ns) 3.092 ns instructionSetOperation:part3\|register:ARegister\|out\[7\]~1 3 COMB LCCOMB_X38_Y3_N24 1 " "Info: 3: + IC(1.346 ns) + CELL(0.521 ns) = 3.092 ns; Loc. = LCCOMB_X38_Y3_N24; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { instructionSetOperation:part3|register:ARegister|out[7]~0 instructionSetOperation:part3|register:ARegister|out[7]~1 } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.188 ns instructionSetOperation:part3\|register:ARegister\|out\[7\] 4 REG LCFF_X38_Y3_N25 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.188 ns; Loc. = LCFF_X38_Y3_N25; Fanout = 6; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { instructionSetOperation:part3|register:ARegister|out[7]~1 instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 29.36 % ) " "Info: Total cell delay = 0.936 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.252 ns ( 70.64 % ) " "Info: Total interconnect delay = 2.252 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { instructionSetOperation:part3|register:ARegister|out[7] instructionSetOperation:part3|register:ARegister|out[7]~0 instructionSetOperation:part3|register:ARegister|out[7]~1 instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { instructionSetOperation:part3|register:ARegister|out[7] {} instructionSetOperation:part3|register:ARegister|out[7]~0 {} instructionSetOperation:part3|register:ARegister|out[7]~1 {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.906ns 1.346ns 0.000ns } { 0.000ns 0.319ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.863 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns instructionSetOperation:part3\|register:ARegister\|out\[7\] 3 REG LCFF_X38_Y3_N25 6 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X38_Y3_N25; Fanout = 6; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.863 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns instructionSetOperation:part3\|register:ARegister\|out\[7\] 3 REG LCFF_X38_Y3_N25 6 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X38_Y3_N25; Fanout = 6; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { instructionSetOperation:part3|register:ARegister|out[7] instructionSetOperation:part3|register:ARegister|out[7]~0 instructionSetOperation:part3|register:ARegister|out[7]~1 instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { instructionSetOperation:part3|register:ARegister|out[7] {} instructionSetOperation:part3|register:ARegister|out[7]~0 {} instructionSetOperation:part3|register:ARegister|out[7]~1 {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.906ns 1.346ns 0.000ns } { 0.000ns 0.319ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "instructionSetOperation:part3\|register:ARegister\|out\[7\] Asel\[0\] Clock 6.164 ns register " "Info: tsu for register \"instructionSetOperation:part3\|register:ARegister\|out\[7\]\" (data pin = \"Asel\[0\]\", clock pin = \"Clock\") is 6.164 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest pin register " "Info: + Longest pin to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns Asel\[0\] 1 PIN PIN_W21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W21; Fanout = 9; PIN Node = 'Asel\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Asel[0] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.727 ns) + CELL(0.491 ns) 7.102 ns instructionSetOperation:part3\|register:ARegister\|out\[7\]~0 2 COMB LCCOMB_X38_Y3_N22 1 " "Info: 2: + IC(5.727 ns) + CELL(0.491 ns) = 7.102 ns; Loc. = LCCOMB_X38_Y3_N22; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.218 ns" { Asel[0] instructionSetOperation:part3|register:ARegister|out[7]~0 } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.521 ns) 8.969 ns instructionSetOperation:part3\|register:ARegister\|out\[7\]~1 3 COMB LCCOMB_X38_Y3_N24 1 " "Info: 3: + IC(1.346 ns) + CELL(0.521 ns) = 8.969 ns; Loc. = LCCOMB_X38_Y3_N24; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { instructionSetOperation:part3|register:ARegister|out[7]~0 instructionSetOperation:part3|register:ARegister|out[7]~1 } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.065 ns instructionSetOperation:part3\|register:ARegister\|out\[7\] 4 REG LCFF_X38_Y3_N25 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.065 ns; Loc. = LCFF_X38_Y3_N25; Fanout = 6; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { instructionSetOperation:part3|register:ARegister|out[7]~1 instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.992 ns ( 21.97 % ) " "Info: Total cell delay = 1.992 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.073 ns ( 78.03 % ) " "Info: Total interconnect delay = 7.073 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { Asel[0] instructionSetOperation:part3|register:ARegister|out[7]~0 instructionSetOperation:part3|register:ARegister|out[7]~1 instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { Asel[0] {} Asel[0]~combout {} instructionSetOperation:part3|register:ARegister|out[7]~0 {} instructionSetOperation:part3|register:ARegister|out[7]~1 {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 5.727ns 1.346ns 0.000ns } { 0.000ns 0.884ns 0.491ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.863 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns instructionSetOperation:part3\|register:ARegister\|out\[7\] 3 REG LCFF_X38_Y3_N25 6 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X38_Y3_N25; Fanout = 6; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { Asel[0] instructionSetOperation:part3|register:ARegister|out[7]~0 instructionSetOperation:part3|register:ARegister|out[7]~1 instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { Asel[0] {} Asel[0]~combout {} instructionSetOperation:part3|register:ARegister|out[7]~0 {} instructionSetOperation:part3|register:ARegister|out[7]~1 {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 5.727ns 1.346ns 0.000ns } { 0.000ns 0.884ns 0.491ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Aeq0 instructionSetOperation:part3\|register:ARegister\|out\[7\] 11.428 ns register " "Info: tco from clock \"Clock\" to destination pin \"Aeq0\" through register \"instructionSetOperation:part3\|register:ARegister\|out\[7\]\" is 11.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.863 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns instructionSetOperation:part3\|register:ARegister\|out\[7\] 3 REG LCFF_X38_Y3_N25 6 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X38_Y3_N25; Fanout = 6; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.288 ns + Longest register pin " "Info: + Longest register to pin delay is 8.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instructionSetOperation:part3\|register:ARegister\|out\[7\] 1 REG LCFF_X38_Y3_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y3_N25; Fanout = 6; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.455 ns) 0.842 ns instructionSetOperation:part3\|Equal0~0 2 COMB LCCOMB_X38_Y3_N16 2 " "Info: 2: + IC(0.387 ns) + CELL(0.455 ns) = 0.842 ns; Loc. = LCCOMB_X38_Y3_N16; Fanout = 2; COMB Node = 'instructionSetOperation:part3\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { instructionSetOperation:part3|register:ARegister|out[7] instructionSetOperation:part3|Equal0~0 } "NODE_NAME" } } { "instructionSetOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.491 ns) 2.155 ns instructionSetOperation:part3\|Equal0~2 3 COMB LCCOMB_X38_Y3_N12 1 " "Info: 3: + IC(0.822 ns) + CELL(0.491 ns) = 2.155 ns; Loc. = LCCOMB_X38_Y3_N12; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|Equal0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { instructionSetOperation:part3|Equal0~0 instructionSetOperation:part3|Equal0~2 } "NODE_NAME" } } { "instructionSetOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.283 ns) + CELL(2.850 ns) 8.288 ns Aeq0 4 PIN PIN_Y3 0 " "Info: 4: + IC(3.283 ns) + CELL(2.850 ns) = 8.288 ns; Loc. = PIN_Y3; Fanout = 0; PIN Node = 'Aeq0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.133 ns" { instructionSetOperation:part3|Equal0~2 Aeq0 } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 45.80 % ) " "Info: Total cell delay = 3.796 ns ( 45.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.492 ns ( 54.20 % ) " "Info: Total interconnect delay = 4.492 ns ( 54.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.288 ns" { instructionSetOperation:part3|register:ARegister|out[7] instructionSetOperation:part3|Equal0~0 instructionSetOperation:part3|Equal0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.288 ns" { instructionSetOperation:part3|register:ARegister|out[7] {} instructionSetOperation:part3|Equal0~0 {} instructionSetOperation:part3|Equal0~2 {} Aeq0 {} } { 0.000ns 0.387ns 0.822ns 3.283ns } { 0.000ns 0.455ns 0.491ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.288 ns" { instructionSetOperation:part3|register:ARegister|out[7] instructionSetOperation:part3|Equal0~0 instructionSetOperation:part3|Equal0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.288 ns" { instructionSetOperation:part3|register:ARegister|out[7] {} instructionSetOperation:part3|Equal0~0 {} instructionSetOperation:part3|Equal0~2 {} Aeq0 {} } { 0.000ns 0.387ns 0.822ns 3.283ns } { 0.000ns 0.455ns 0.491ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "instructionSetOperation:part3\|register:ARegister\|out\[4\] Input\[4\] Clock -3.677 ns register " "Info: th for register \"instructionSetOperation:part3\|register:ARegister\|out\[4\]\" (data pin = \"Input\[4\]\", clock pin = \"Clock\") is -3.677 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.863 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns instructionSetOperation:part3\|register:ARegister\|out\[4\] 3 REG LCFF_X38_Y3_N7 2 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X38_Y3_N7; Fanout = 2; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.826 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Input\[4\] 1 PIN PIN_T18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_T18; Fanout = 1; PIN Node = 'Input\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[4] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.554 ns) + CELL(0.322 ns) 6.730 ns instructionSetOperation:part3\|multiplexer:Asel_mux2\|Output\[4\]~2 2 COMB LCCOMB_X38_Y3_N6 1 " "Info: 2: + IC(5.554 ns) + CELL(0.322 ns) = 6.730 ns; Loc. = LCCOMB_X38_Y3_N6; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|multiplexer:Asel_mux2\|Output\[4\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.876 ns" { Input[4] instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~2 } "NODE_NAME" } } { "multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.826 ns instructionSetOperation:part3\|register:ARegister\|out\[4\] 3 REG LCFF_X38_Y3_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.826 ns; Loc. = LCFF_X38_Y3_N7; Fanout = 2; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~2 instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.272 ns ( 18.63 % ) " "Info: Total cell delay = 1.272 ns ( 18.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.554 ns ( 81.37 % ) " "Info: Total interconnect delay = 5.554 ns ( 81.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { Input[4] instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~2 instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { Input[4] {} Input[4]~combout {} instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~2 {} instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 5.554ns 0.000ns } { 0.000ns 0.854ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { Input[4] instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~2 instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { Input[4] {} Input[4]~combout {} instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~2 {} instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 5.554ns 0.000ns } { 0.000ns 0.854ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 16:49:07 2015 " "Info: Processing ended: Tue Dec 15 16:49:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
