From b44ff1c4a970b2f6ffb67358354d2e9a0f575cc1 Mon Sep 17 00:00:00 2001
From: Lux Kernel Team <lux@ipt.br>
Date: Thu, 21 Mar 2024 15:26:44 -0300
Subject: [PATCH] Disable C3 state

Required by LOQ LA (MTM: 82XT00AHCL).


---
 arch/x86/kernel/acpi/cstate.c | 15 ---------------
 1 file changed, 15 deletions(-)

diff --git a/arch/x86/kernel/acpi/cstate.c b/arch/x86/kernel/acpi/cstate.c
index 401808b47..a25bb2098 100644
--- a/arch/x86/kernel/acpi/cstate.c
+++ b/arch/x86/kernel/acpi/cstate.c
@@ -87,21 +87,6 @@ void acpi_processor_power_init_bm_check(struct acpi_processor_flags *flags,
 		 */
 		flags->bm_control = 0;
 	}
-	if (c->x86_vendor == X86_VENDOR_AMD && c->x86 >= 0x17) {
-		/*
-		 * For all AMD Zen or newer CPUs that support C3, caches
-		 * should not be flushed by software while entering C3
-		 * type state. Set bm->check to 1 so that kernel doesn't
-		 * need to execute cache flush operation.
-		 */
-		flags->bm_check = 1;
-		/*
-		 * In current AMD C state implementation ARB_DIS is no longer
-		 * used. So set bm_control to zero to indicate ARB_DIS is not
-		 * required while entering C3 type state.
-		 */
-		flags->bm_control = 0;
-	}
 }
 EXPORT_SYMBOL(acpi_processor_power_init_bm_check);
 
-- 
2.43.0

