// Seed: 2592628
module module_0 #(
    parameter id_17 = 32'd71,
    parameter id_18 = 32'd50,
    parameter id_4  = 32'd8
) (
    input  tri1 id_0,
    output tri0 id_1,
    input  wor  id_2
);
  assign id_1 = id_0 - 1;
  tri _id_4 = -1'b0;
  assign id_4 = id_0;
  reg [id_4 : id_4] id_5, id_6, id_7;
  localparam id_8 = 1, id_9 = -1, id_10 = -1, id_11 = -1'b0 - -1, id_12 = id_5;
  wire  id_13;
  logic id_14;
  always @(posedge -1'b0 or(-1)) id_7 = id_9;
  localparam id_15 = id_12;
  logic [7:0] id_16;
  wire _id_17;
  wire _id_18, id_19, id_20;
  assign id_16[id_17]   = id_15[~id_18==-1];
  assign module_1.id_13 = 0;
  wire id_21;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_7 = 32'd79,
    parameter id_8 = 32'd18
) (
    input tri id_0,
    output tri0 _id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4
);
  logic id_6;
  localparam id_7 = -1'b0, id_8 = id_6, id_9 = id_6;
  wire id_10;
  logic [id_8 : id_1] id_11;
  wire [-1 'b0 : id_7] id_12;
  assign #id_13 id_6 = -1 || -1'b0;
  wire id_14;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4
  );
endmodule
