Classic Timing Analyzer report for Decoder
Wed Oct 16 23:29:47 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.636 ns   ; G2AN ; Y[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 12.636 ns       ; G2AN ; Y[1] ;
; N/A   ; None              ; 12.618 ns       ; G2AN ; Y[7] ;
; N/A   ; None              ; 12.616 ns       ; G2AN ; Y[2] ;
; N/A   ; None              ; 12.528 ns       ; G2AN ; Y[3] ;
; N/A   ; None              ; 12.375 ns       ; G2AN ; Y[4] ;
; N/A   ; None              ; 12.361 ns       ; G2AN ; Y[0] ;
; N/A   ; None              ; 12.291 ns       ; G2BN ; Y[1] ;
; N/A   ; None              ; 12.273 ns       ; G2BN ; Y[7] ;
; N/A   ; None              ; 12.271 ns       ; G2BN ; Y[2] ;
; N/A   ; None              ; 12.194 ns       ; G2AN ; Y[6] ;
; N/A   ; None              ; 12.189 ns       ; G2AN ; Y[5] ;
; N/A   ; None              ; 12.183 ns       ; G2BN ; Y[3] ;
; N/A   ; None              ; 12.154 ns       ; G1   ; Y[1] ;
; N/A   ; None              ; 12.136 ns       ; G1   ; Y[7] ;
; N/A   ; None              ; 12.134 ns       ; G1   ; Y[2] ;
; N/A   ; None              ; 12.046 ns       ; G1   ; Y[3] ;
; N/A   ; None              ; 12.030 ns       ; G2BN ; Y[4] ;
; N/A   ; None              ; 12.016 ns       ; G2BN ; Y[0] ;
; N/A   ; None              ; 11.893 ns       ; G1   ; Y[4] ;
; N/A   ; None              ; 11.879 ns       ; G1   ; Y[0] ;
; N/A   ; None              ; 11.849 ns       ; G2BN ; Y[6] ;
; N/A   ; None              ; 11.844 ns       ; G2BN ; Y[5] ;
; N/A   ; None              ; 11.712 ns       ; G1   ; Y[6] ;
; N/A   ; None              ; 11.707 ns       ; G1   ; Y[5] ;
; N/A   ; None              ; 10.987 ns       ; C    ; Y[1] ;
; N/A   ; None              ; 10.976 ns       ; C    ; Y[7] ;
; N/A   ; None              ; 10.969 ns       ; C    ; Y[2] ;
; N/A   ; None              ; 10.880 ns       ; C    ; Y[3] ;
; N/A   ; None              ; 10.726 ns       ; C    ; Y[4] ;
; N/A   ; None              ; 10.720 ns       ; C    ; Y[0] ;
; N/A   ; None              ; 10.636 ns       ; B    ; Y[7] ;
; N/A   ; None              ; 10.633 ns       ; B    ; Y[1] ;
; N/A   ; None              ; 10.628 ns       ; B    ; Y[2] ;
; N/A   ; None              ; 10.544 ns       ; C    ; Y[6] ;
; N/A   ; None              ; 10.541 ns       ; C    ; Y[5] ;
; N/A   ; None              ; 10.535 ns       ; B    ; Y[3] ;
; N/A   ; None              ; 10.380 ns       ; B    ; Y[0] ;
; N/A   ; None              ; 10.368 ns       ; B    ; Y[4] ;
; N/A   ; None              ; 10.359 ns       ; A    ; Y[1] ;
; N/A   ; None              ; 10.353 ns       ; A    ; Y[7] ;
; N/A   ; None              ; 10.346 ns       ; A    ; Y[2] ;
; N/A   ; None              ; 10.252 ns       ; A    ; Y[3] ;
; N/A   ; None              ; 10.191 ns       ; B    ; Y[5] ;
; N/A   ; None              ; 10.182 ns       ; B    ; Y[6] ;
; N/A   ; None              ; 10.098 ns       ; A    ; Y[4] ;
; N/A   ; None              ; 10.097 ns       ; A    ; Y[0] ;
; N/A   ; None              ; 9.917 ns        ; A    ; Y[6] ;
; N/A   ; None              ; 9.913 ns        ; A    ; Y[5] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 16 23:29:47 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Decoder -c Decoder --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Longest tpd from source pin "G2AN" to destination pin "Y[1]" is 12.636 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'G2AN'
    Info: 2: + IC(5.011 ns) + CELL(0.590 ns) = 7.076 ns; Loc. = LC_X3_Y1_N2; Fanout = 8; COMB Node = 'process_0~2'
    Info: 3: + IC(1.786 ns) + CELL(0.114 ns) = 8.976 ns; Loc. = LC_X1_Y2_N4; Fanout = 1; COMB Node = 'Y~14'
    Info: 4: + IC(1.536 ns) + CELL(2.124 ns) = 12.636 ns; Loc. = PIN_54; Fanout = 0; PIN Node = 'Y[1]'
    Info: Total cell delay = 4.303 ns ( 34.05 % )
    Info: Total interconnect delay = 8.333 ns ( 65.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Wed Oct 16 23:29:47 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


