
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'test/dc_top_tb.sv'
Parsing design file 'verilog/dc_top.sv'
Parsing design file 'verilog/delay_commutator.sv'
Parsing design file 'verilog/delay.sv'
Top Level Modules:
       dc_top_tb
No TimeScale specified

Warning-[SIOB] Select index out of bounds
test/dc_top_tb.sv, 50
"dc_top_tb.dut.x0_dc[2]"
  The select index is out of declared bounds : [1:0].
  In module : dc_top_tb.


Warning-[SIOB] Select index out of bounds
test/dc_top_tb.sv, 50
"dc_top_tb.dut.x1_dc[2]"
  The select index is out of declared bounds : [1:0].
  In module : dc_top_tb.


Warning-[SIOB] Select index out of bounds
test/dc_top_tb.sv, 50
"dc_top_tb.dut.dc_out_valid[2]"
  The select index is out of declared bounds : [1:0].
  In module : dc_top_tb.


Warning-[SIOB] Select index out of bounds
test/dc_top_tb.sv, 54
"dc_top_tb.dut.x0_dc[2]"
  The select index is out of declared bounds : [1:0].
  In module : dc_top_tb.


Warning-[SIOB] Select index out of bounds
test/dc_top_tb.sv, 54
"dc_top_tb.dut.x1_dc[2]"
  The select index is out of declared bounds : [1:0].
  In module : dc_top_tb.


Warning-[SIOB] Select index out of bounds
test/dc_top_tb.sv, 54
"dc_top_tb.dut.dc_out_valid[2]"
  The select index is out of declared bounds : [1:0].
  In module : dc_top_tb.


Warning-[SIOB] Select index out of bounds
test/dc_top_tb.sv, 54
"dc_top_tb.dut.x0_dc[3]"
  The select index is out of declared bounds : [1:0].
  In module : dc_top_tb.


Warning-[SIOB] Select index out of bounds
test/dc_top_tb.sv, 54
"dc_top_tb.dut.x1_dc[3]"
  The select index is out of declared bounds : [1:0].
  In module : dc_top_tb.


Warning-[SIOB] Select index out of bounds
test/dc_top_tb.sv, 54
"dc_top_tb.dut.dc_out_valid[3]"
  The select index is out of declared bounds : [1:0].
  In module : dc_top_tb.


Warning-[SIOB] Select index out of bounds
verilog/dc_top.sv, 29
"dc_out_valid[(0 - 1)]"
  The select index is out of declared bounds : [1:0].
  In module instance : dut 
  In module : dc_top.


Warning-[PCWM-W] Port connection width mismatch
verilog/dc_top.sv, 29
" delay_commutator #((N >> (0 + 2)), DATA_WIDTH) genblk1[0].dc_inst( .clk (clk),  .reset (reset),  .enable (((0 == 0) ? 1 : dc_out_valid[(0 - 1)])),  .x0 (((0 == 0) ? x0 : x0_dc[(0 - 1)])),  .x1 (((0 == 0) ? x1 : x1_dc[(0 - 1)])),  .y0 (x0_dc[0]),  .y1 (x1_dc[0]),  .commutator_out_valid (dc_out_valid[0]));"
  The following 32-bit expression is connected to 1-bit port "enable" of 
  module "delay_commutator", instance "genblk1[0].dc_inst".
  Expression: ((0 == 0) ? 1 : dc_out_valid[(0 - 1)])
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.


Warning-[SIOB] Select index out of bounds
verilog/dc_top.sv, 29
"x0_dc[(0 - 1)]"
  The select index is out of declared bounds : [1:0].
  In module instance : dut 
  In module : dc_top.


Warning-[SIOB] Select index out of bounds
verilog/dc_top.sv, 29
"x1_dc[(0 - 1)]"
  The select index is out of declared bounds : [1:0].
  In module instance : dut 
  In module : dc_top.


Warning-[PCWM-W] Port connection width mismatch
verilog/dc_top.sv, 29
" delay_commutator #((N >> (1 + 2)), DATA_WIDTH) genblk1[1].dc_inst( .clk (clk),  .reset (reset),  .enable (((1 == 0) ? 1 : dc_out_valid[(1 - 1)])),  .x0 (((1 == 0) ? x0 : x0_dc[(1 - 1)])),  .x1 (((1 == 0) ? x1 : x1_dc[(1 - 1)])),  .y0 (x0_dc[1]),  .y1 (x1_dc[1]),  .commutator_out_valid (dc_out_valid[1]));"
  The following 32-bit expression is connected to 1-bit port "enable" of 
  module "delay_commutator", instance "genblk1[1].dc_inst".
  Expression: ((1 == 0) ? 1 : dc_out_valid[(1 - 1)])
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.

Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module dc_top_tb
recompiling module delay
Both modules done.
make[2]: Entering directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
make[2]: Leaving directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
make[2]: Entering directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/caen/vcs-2023.12-SP2-1/linux64/lib -L/usr/caen/vcs-2023.12-SP2-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _14321_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative -lreversedebug /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_save_restore_new.o /usr/caen/verdi-2023.12-SP2-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: Leaving directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
