Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Apr 15 14:54:55 2024
| Host         : kuro-vlrwx9 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               64          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6592)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6592)
---------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_halt_reg_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_reg_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/pc/pc_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/pc/pc_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/pc/pc_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/pc/pc_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/pc/pc_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/pc/pc_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/pc/pc_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/pc/pc_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/pc/pc_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_valid_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[2]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.028        0.000                      0                10877        0.041        0.000                      0                10877        3.000        0.000                       0                  2051  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  CLK_25MHZ    {0.000 20.000}     40.000          25.000          
  n_clk_fbout  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  CLK_25MHZ          9.028        0.000                      0                10877        0.041        0.000                      0                10877       18.750        0.000                       0                  2048  
  n_clk_fbout                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK_25MHZ                   
(none)        n_clk_fbout                 
(none)                      CLK_25MHZ     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ
  To Clock:  CLK_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack        9.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.942ns  (logic 8.238ns (26.624%)  route 22.704ns (73.376%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 45.886 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.210    23.050    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.174 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=13, routed)          1.361    24.535    pdu/info_sender/dmem_wd_in[5]
    SLICE_X46Y122        LUT6 (Prop_lut6_I5_O)        0.124    24.659 r  pdu/info_sender/alu_res0_carry__0_i_17/O
                         net (fo=1, routed)           0.450    25.109    pdu/info_sender/alu_res0_carry__0_i_17_n_2
    SLICE_X47Y122        LUT6 (Prop_lut6_I5_O)        0.124    25.233 r  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=5, routed)           0.957    26.191    cpu/reg_file/alu_src1[5]
    SLICE_X54Y118        LUT4 (Prop_lut4_I3_O)        0.124    26.315 r  cpu/reg_file/i__carry__0_i_10/O
                         net (fo=3, routed)           0.000    26.315    cpu/alu/pc[4]_i_12_1[1]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.958 r  cpu/alu/alu_res0_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.018    27.976    pdu/info_sender/data1[7]
    SLICE_X61Y122        LUT4 (Prop_lut4_I1_O)        0.307    28.283 f  pdu/info_sender/pc[7]_i_12/O
                         net (fo=1, routed)           0.407    28.690    pdu/info_sender/pc[7]_i_12_n_2
    SLICE_X61Y122        LUT6 (Prop_lut6_I5_O)        0.124    28.814 f  pdu/info_sender/pc[7]_i_8/O
                         net (fo=2, routed)           0.587    29.401    pdu/info_sender/pc[7]_i_8_n_2
    SLICE_X61Y123        LUT2 (Prop_lut2_I0_O)        0.150    29.551 f  pdu/info_sender/pc[7]_i_4/O
                         net (fo=1, routed)           1.022    30.573    pdu/info_sender/pc[7]_i_4_n_2
    SLICE_X62Y118        LUT6 (Prop_lut6_I2_O)        0.332    30.905 r  pdu/info_sender/pc[7]_i_2/O
                         net (fo=3, routed)           1.281    32.186    mem_bridge/cpu_dmem_addr[2]
    SLICE_X43Y118        LUT3 (Prop_lut3_I1_O)        0.124    32.310 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         1.544    33.854    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/A3
    SLICE_X50Y106        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    33.978 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.978    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/OD
    SLICE_X50Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    34.219 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/F7.B/O
                         net (fo=1, routed)           0.000    34.219    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/O0
    SLICE_X50Y106        MUXF8 (Prop_muxf8_I0_O)      0.098    34.317 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/F8/O
                         net (fo=1, routed)           0.923    35.240    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25_n_0
    SLICE_X51Y110        LUT3 (Prop_lut3_I2_O)        0.345    35.585 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=2, routed)           1.239    36.825    pdu/info_sender/spo[25]
    SLICE_X47Y120        LUT2 (Prop_lut2_I1_O)        0.352    37.177 r  pdu/info_sender/pdu_dmem_rdata_r[25]_i_1/O
                         net (fo=1, routed)           0.000    37.177    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[25]
    SLICE_X47Y120        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.486    45.886    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X47Y120        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[25]/C
                         clock pessimism              0.311    46.197    
                         clock uncertainty           -0.067    46.130    
    SLICE_X47Y120        FDRE (Setup_fdre_C_D)        0.075    46.205    mem_bridge/pdu_dmem_rdata_r_reg[25]
  -------------------------------------------------------------------
                         required time                         46.205    
                         arrival time                         -37.177    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.791ns  (logic 7.485ns (24.309%)  route 23.306ns (75.691%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 45.897 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.829    33.926    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/A2
    SLICE_X30Y105        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    34.050 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    34.050    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/OD
    SLICE_X30Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    34.291 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/F7.B/O
                         net (fo=1, routed)           0.000    34.291    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/O0
    SLICE_X30Y105        MUXF8 (Prop_muxf8_I0_O)      0.098    34.389 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/F8/O
                         net (fo=1, routed)           0.867    35.256    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11_n_0
    SLICE_X29Y107        LUT3 (Prop_lut3_I0_O)        0.345    35.601 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=2, routed)           1.072    36.673    pdu/info_sender/spo[11]
    SLICE_X29Y117        LUT2 (Prop_lut2_I1_O)        0.352    37.025 r  pdu/info_sender/pdu_dmem_rdata_r[11]_i_1/O
                         net (fo=1, routed)           0.000    37.025    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[11]
    SLICE_X29Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.497    45.897    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X29Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[11]/C
                         clock pessimism              0.311    46.208    
                         clock uncertainty           -0.067    46.141    
    SLICE_X29Y117        FDRE (Setup_fdre_C_D)        0.075    46.216    mem_bridge/pdu_dmem_rdata_r_reg[11]
  -------------------------------------------------------------------
                         required time                         46.216    
                         arrival time                         -37.025    
  -------------------------------------------------------------------
                         slack                                  9.191    

Slack (MET) :             9.255ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.724ns  (logic 7.487ns (24.369%)  route 23.237ns (75.631%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 45.894 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.696    33.792    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/A2
    SLICE_X38Y108        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.916 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.916    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/OD
    SLICE_X38Y108        MUXF7 (Prop_muxf7_I0_O)      0.241    34.157 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    34.157    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/O0
    SLICE_X38Y108        MUXF8 (Prop_muxf8_I0_O)      0.098    34.255 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           0.935    35.190    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_n_0
    SLICE_X40Y108        LUT3 (Prop_lut3_I0_O)        0.347    35.537 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=3, routed)           1.069    36.606    pdu/info_sender/spo[5]
    SLICE_X39Y117        LUT2 (Prop_lut2_I1_O)        0.352    36.958 r  pdu/info_sender/pdu_dmem_rdata_r[5]_i_1/O
                         net (fo=1, routed)           0.000    36.958    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[5]
    SLICE_X39Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.494    45.894    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X39Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[5]/C
                         clock pessimism              0.311    46.205    
                         clock uncertainty           -0.067    46.138    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)        0.075    46.213    mem_bridge/pdu_dmem_rdata_r_reg[5]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -36.958    
  -------------------------------------------------------------------
                         slack                                  9.255    

Slack (MET) :             9.274ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.708ns  (logic 7.487ns (24.382%)  route 23.221ns (75.618%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 45.897 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.761    33.858    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/A2
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.982 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.982    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/OD
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    34.223 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/F7.B/O
                         net (fo=1, routed)           0.000    34.223    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/O0
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I0_O)      0.098    34.321 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/F8/O
                         net (fo=1, routed)           0.944    35.265    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1_n_0
    SLICE_X35Y109        LUT3 (Prop_lut3_I0_O)        0.347    35.612 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=3, routed)           0.978    36.590    pdu/info_sender/spo[1]
    SLICE_X29Y117        LUT2 (Prop_lut2_I1_O)        0.352    36.942 r  pdu/info_sender/pdu_dmem_rdata_r[1]_i_1/O
                         net (fo=1, routed)           0.000    36.942    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[1]
    SLICE_X29Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.497    45.897    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X29Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[1]/C
                         clock pessimism              0.311    46.208    
                         clock uncertainty           -0.067    46.141    
    SLICE_X29Y117        FDRE (Setup_fdre_C_D)        0.075    46.216    mem_bridge/pdu_dmem_rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         46.216    
                         arrival time                         -36.942    
  -------------------------------------------------------------------
                         slack                                  9.274    

Slack (MET) :             9.338ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.681ns  (logic 8.238ns (26.851%)  route 22.442ns (73.149%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 45.891 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.210    23.050    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.174 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=13, routed)          1.361    24.535    pdu/info_sender/dmem_wd_in[5]
    SLICE_X46Y122        LUT6 (Prop_lut6_I5_O)        0.124    24.659 r  pdu/info_sender/alu_res0_carry__0_i_17/O
                         net (fo=1, routed)           0.450    25.109    pdu/info_sender/alu_res0_carry__0_i_17_n_2
    SLICE_X47Y122        LUT6 (Prop_lut6_I5_O)        0.124    25.233 r  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=5, routed)           0.957    26.191    cpu/reg_file/alu_src1[5]
    SLICE_X54Y118        LUT4 (Prop_lut4_I3_O)        0.124    26.315 r  cpu/reg_file/i__carry__0_i_10/O
                         net (fo=3, routed)           0.000    26.315    cpu/alu/pc[4]_i_12_1[1]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.958 r  cpu/alu/alu_res0_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.018    27.976    pdu/info_sender/data1[7]
    SLICE_X61Y122        LUT4 (Prop_lut4_I1_O)        0.307    28.283 f  pdu/info_sender/pc[7]_i_12/O
                         net (fo=1, routed)           0.407    28.690    pdu/info_sender/pc[7]_i_12_n_2
    SLICE_X61Y122        LUT6 (Prop_lut6_I5_O)        0.124    28.814 f  pdu/info_sender/pc[7]_i_8/O
                         net (fo=2, routed)           0.587    29.401    pdu/info_sender/pc[7]_i_8_n_2
    SLICE_X61Y123        LUT2 (Prop_lut2_I0_O)        0.150    29.551 f  pdu/info_sender/pc[7]_i_4/O
                         net (fo=1, routed)           1.022    30.573    pdu/info_sender/pc[7]_i_4_n_2
    SLICE_X62Y118        LUT6 (Prop_lut6_I2_O)        0.332    30.905 r  pdu/info_sender/pc[7]_i_2/O
                         net (fo=3, routed)           1.281    32.186    mem_bridge/cpu_dmem_addr[2]
    SLICE_X43Y118        LUT3 (Prop_lut3_I1_O)        0.124    32.310 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         1.336    33.646    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/A3
    SLICE_X50Y108        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    33.770 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.770    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/OD
    SLICE_X50Y108        MUXF7 (Prop_muxf7_I0_O)      0.241    34.011 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/F7.B/O
                         net (fo=1, routed)           0.000    34.011    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/O0
    SLICE_X50Y108        MUXF8 (Prop_muxf8_I0_O)      0.098    34.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.955    35.063    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19_n_0
    SLICE_X47Y108        LUT3 (Prop_lut3_I0_O)        0.347    35.410 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=3, routed)           1.154    36.565    pdu/info_sender/spo[19]
    SLICE_X42Y117        LUT2 (Prop_lut2_I1_O)        0.350    36.915 r  pdu/info_sender/pdu_dmem_rdata_r[19]_i_1/O
                         net (fo=1, routed)           0.000    36.915    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[19]
    SLICE_X42Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.491    45.891    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X42Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[19]/C
                         clock pessimism              0.311    46.202    
                         clock uncertainty           -0.067    46.135    
    SLICE_X42Y117        FDRE (Setup_fdre_C_D)        0.118    46.253    mem_bridge/pdu_dmem_rdata_r_reg[19]
  -------------------------------------------------------------------
                         required time                         46.253    
                         arrival time                         -36.915    
  -------------------------------------------------------------------
                         slack                                  9.338    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.614ns  (logic 7.605ns (24.840%)  route 23.010ns (75.160%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 45.896 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.738    33.834    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A2
    SLICE_X30Y108        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.236    34.070 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/O
                         net (fo=1, routed)           0.000    34.070    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/OC
    SLICE_X30Y108        MUXF7 (Prop_muxf7_I1_O)      0.247    34.317 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000    34.317    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/O0
    SLICE_X30Y108        MUXF8 (Prop_muxf8_I0_O)      0.098    34.415 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F8/O
                         net (fo=1, routed)           0.801    35.216    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9_n_0
    SLICE_X31Y109        LUT3 (Prop_lut3_I2_O)        0.347    35.563 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=2, routed)           0.934    36.496    pdu/info_sender/spo[9]
    SLICE_X31Y117        LUT2 (Prop_lut2_I1_O)        0.352    36.848 r  pdu/info_sender/pdu_dmem_rdata_r[9]_i_1/O
                         net (fo=1, routed)           0.000    36.848    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[9]
    SLICE_X31Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.496    45.896    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X31Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[9]/C
                         clock pessimism              0.311    46.207    
                         clock uncertainty           -0.067    46.140    
    SLICE_X31Y117        FDRE (Setup_fdre_C_D)        0.075    46.215    mem_bridge/pdu_dmem_rdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         46.215    
                         arrival time                         -36.848    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.389ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.587ns  (logic 7.704ns (25.187%)  route 22.883ns (74.813%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 45.891 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.344    33.441    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/A2
    SLICE_X42Y109        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.378    33.819 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_A/O
                         net (fo=1, routed)           0.000    33.819    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/OA
    SLICE_X42Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    34.033 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/F7.A/O
                         net (fo=1, routed)           0.000    34.033    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/O1
    SLICE_X42Y109        MUXF8 (Prop_muxf8_I1_O)      0.088    34.121 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/F8/O
                         net (fo=1, routed)           0.969    35.089    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.347    35.436 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=3, routed)           1.033    36.469    pdu/info_sender/spo[21]
    SLICE_X44Y117        LUT2 (Prop_lut2_I1_O)        0.352    36.821 r  pdu/info_sender/pdu_dmem_rdata_r[21]_i_1/O
                         net (fo=1, routed)           0.000    36.821    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[21]
    SLICE_X44Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.491    45.891    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X44Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[21]/C
                         clock pessimism              0.311    46.202    
                         clock uncertainty           -0.067    46.135    
    SLICE_X44Y117        FDRE (Setup_fdre_C_D)        0.075    46.210    mem_bridge/pdu_dmem_rdata_r_reg[21]
  -------------------------------------------------------------------
                         required time                         46.210    
                         arrival time                         -36.821    
  -------------------------------------------------------------------
                         slack                                  9.389    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.562ns  (logic 7.542ns (24.677%)  route 23.020ns (75.323%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 45.893 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.687    33.784    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/A2
    SLICE_X30Y112        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.173    33.956 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_C/O
                         net (fo=1, routed)           0.000    33.956    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/OC
    SLICE_X30Y112        MUXF7 (Prop_muxf7_I1_O)      0.247    34.203 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F7.B/O
                         net (fo=1, routed)           0.000    34.203    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/O0
    SLICE_X30Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    34.301 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F8/O
                         net (fo=1, routed)           0.801    35.103    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17_n_0
    SLICE_X31Y113        LUT3 (Prop_lut3_I2_O)        0.347    35.450 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=3, routed)           0.995    36.444    pdu/info_sender/spo[17]
    SLICE_X36Y118        LUT2 (Prop_lut2_I1_O)        0.352    36.796 r  pdu/info_sender/pdu_dmem_rdata_r[17]_i_1/O
                         net (fo=1, routed)           0.000    36.796    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[17]
    SLICE_X36Y118        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.493    45.893    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X36Y118        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[17]/C
                         clock pessimism              0.311    46.204    
                         clock uncertainty           -0.067    46.137    
    SLICE_X36Y118        FDRE (Setup_fdre_C_D)        0.075    46.212    mem_bridge/pdu_dmem_rdata_r_reg[17]
  -------------------------------------------------------------------
                         required time                         46.212    
                         arrival time                         -36.796    
  -------------------------------------------------------------------
                         slack                                  9.416    

Slack (MET) :             9.464ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.516ns  (logic 8.240ns (27.002%)  route 22.276ns (72.998%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 45.895 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.210    23.050    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.174 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=13, routed)          1.361    24.535    pdu/info_sender/dmem_wd_in[5]
    SLICE_X46Y122        LUT6 (Prop_lut6_I5_O)        0.124    24.659 r  pdu/info_sender/alu_res0_carry__0_i_17/O
                         net (fo=1, routed)           0.450    25.109    pdu/info_sender/alu_res0_carry__0_i_17_n_2
    SLICE_X47Y122        LUT6 (Prop_lut6_I5_O)        0.124    25.233 r  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=5, routed)           0.957    26.191    cpu/reg_file/alu_src1[5]
    SLICE_X54Y118        LUT4 (Prop_lut4_I3_O)        0.124    26.315 r  cpu/reg_file/i__carry__0_i_10/O
                         net (fo=3, routed)           0.000    26.315    cpu/alu/pc[4]_i_12_1[1]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.958 r  cpu/alu/alu_res0_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.018    27.976    pdu/info_sender/data1[7]
    SLICE_X61Y122        LUT4 (Prop_lut4_I1_O)        0.307    28.283 f  pdu/info_sender/pc[7]_i_12/O
                         net (fo=1, routed)           0.407    28.690    pdu/info_sender/pc[7]_i_12_n_2
    SLICE_X61Y122        LUT6 (Prop_lut6_I5_O)        0.124    28.814 f  pdu/info_sender/pc[7]_i_8/O
                         net (fo=2, routed)           0.587    29.401    pdu/info_sender/pc[7]_i_8_n_2
    SLICE_X61Y123        LUT2 (Prop_lut2_I0_O)        0.150    29.551 f  pdu/info_sender/pc[7]_i_4/O
                         net (fo=1, routed)           1.022    30.573    pdu/info_sender/pc[7]_i_4_n_2
    SLICE_X62Y118        LUT6 (Prop_lut6_I2_O)        0.332    30.905 r  pdu/info_sender/pc[7]_i_2/O
                         net (fo=3, routed)           1.281    32.186    mem_bridge/cpu_dmem_addr[2]
    SLICE_X43Y118        LUT3 (Prop_lut3_I1_O)        0.124    32.310 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         1.458    33.768    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A3
    SLICE_X34Y110        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    33.892 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.892    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OD
    SLICE_X34Y110        MUXF7 (Prop_muxf7_I0_O)      0.241    34.133 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    34.133    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O0
    SLICE_X34Y110        MUXF8 (Prop_muxf8_I0_O)      0.098    34.231 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           0.944    35.176    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X35Y113        LUT3 (Prop_lut3_I2_O)        0.347    35.523 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           0.876    36.398    pdu/info_sender/spo[13]
    SLICE_X35Y117        LUT2 (Prop_lut2_I1_O)        0.352    36.750 r  pdu/info_sender/pdu_dmem_rdata_r[13]_i_1/O
                         net (fo=1, routed)           0.000    36.750    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[13]
    SLICE_X35Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.495    45.895    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X35Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[13]/C
                         clock pessimism              0.311    46.206    
                         clock uncertainty           -0.067    46.139    
    SLICE_X35Y117        FDRE (Setup_fdre_C_D)        0.075    46.214    mem_bridge/pdu_dmem_rdata_r_reg[13]
  -------------------------------------------------------------------
                         required time                         46.214    
                         arrival time                         -36.750    
  -------------------------------------------------------------------
                         slack                                  9.464    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.466ns  (logic 7.468ns (24.513%)  route 22.998ns (75.487%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 45.896 - 40.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.571    33.668    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/A2
    SLICE_X38Y106        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.174    33.842 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    33.842    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/OA
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I1_O)      0.214    34.056 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    34.056    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/O1
    SLICE_X38Y106        MUXF8 (Prop_muxf8_I1_O)      0.088    34.144 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.801    34.945    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7_n_0
    SLICE_X39Y107        LUT3 (Prop_lut3_I2_O)        0.347    35.292 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           1.088    36.381    pdu/info_sender/spo[7]
    SLICE_X33Y117        LUT2 (Prop_lut2_I1_O)        0.320    36.701 r  pdu/info_sender/pdu_dmem_rdata_r[7]_i_1/O
                         net (fo=1, routed)           0.000    36.701    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[7]
    SLICE_X33Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.496    45.896    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X33Y117        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[7]/C
                         clock pessimism              0.311    46.207    
                         clock uncertainty           -0.067    46.140    
    SLICE_X33Y117        FDRE (Setup_fdre_C_D)        0.075    46.215    mem_bridge/pdu_dmem_rdata_r_reg[7]
  -------------------------------------------------------------------
                         required time                         46.215    
                         arrival time                         -36.701    
  -------------------------------------------------------------------
                         slack                                  9.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cpu/commit_pc_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/info_sender/local_print_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.426%)  route 0.242ns (56.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.548     1.827    cpu/CLK_25MHZ_BUFG
    SLICE_X52Y127        FDRE                                         r  cpu/commit_pc_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  cpu/commit_pc_reg_reg[21]/Q
                         net (fo=3, routed)           0.242     2.211    pdu/bp_reg/local_print_data_reg[31][21]
    SLICE_X46Y129        LUT5 (Prop_lut5_I3_O)        0.045     2.256 r  pdu/bp_reg/local_print_data[21]_i_1/O
                         net (fo=1, routed)           0.000     2.256    pdu/info_sender/local_print_data_reg[62]_1[21]
    SLICE_X46Y129        FDRE                                         r  pdu/info_sender/local_print_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.820     2.380    pdu/info_sender/CLK_25MHZ_BUFG
    SLICE_X46Y129        FDRE                                         r  pdu/info_sender/local_print_data_reg[21]/C
                         clock pessimism             -0.285     2.094    
    SLICE_X46Y129        FDRE (Hold_fdre_C_D)         0.121     2.215    pdu/info_sender/local_print_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.569     1.848    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y105         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.254     2.243    pdu/rx_queue/fifo_queue_reg_512_575_6_7/ADDRD0
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.840     2.400    pdu/rx_queue/fifo_queue_reg_512_575_6_7/WCLK
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMA/CLK
                         clock pessimism             -0.538     1.861    
    SLICE_X8Y105         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.171    pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.569     1.848    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y105         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.254     2.243    pdu/rx_queue/fifo_queue_reg_512_575_6_7/ADDRD0
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.840     2.400    pdu/rx_queue/fifo_queue_reg_512_575_6_7/WCLK
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMB/CLK
                         clock pessimism             -0.538     1.861    
    SLICE_X8Y105         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.171    pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.569     1.848    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y105         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.254     2.243    pdu/rx_queue/fifo_queue_reg_512_575_6_7/ADDRD0
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.840     2.400    pdu/rx_queue/fifo_queue_reg_512_575_6_7/WCLK
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMC/CLK
                         clock pessimism             -0.538     1.861    
    SLICE_X8Y105         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.171    pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.569     1.848    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y105         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.254     2.243    pdu/rx_queue/fifo_queue_reg_512_575_6_7/ADDRD0
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.840     2.400    pdu/rx_queue/fifo_queue_reg_512_575_6_7/WCLK
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMD/CLK
                         clock pessimism             -0.538     1.861    
    SLICE_X8Y105         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.171    pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.278%)  route 0.227ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y109         FDRE                                         r  pdu/rx_queue/rear_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[2]/Q
                         net (fo=248, routed)         0.227     2.216    pdu/rx_queue/fifo_queue_reg_832_895_6_7/ADDRD2
    SLICE_X10Y108        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_832_895_6_7/WCLK
    SLICE_X10Y108        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMA/CLK
                         clock pessimism             -0.514     1.884    
    SLICE_X10Y108        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.138    pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.278%)  route 0.227ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y109         FDRE                                         r  pdu/rx_queue/rear_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[2]/Q
                         net (fo=248, routed)         0.227     2.216    pdu/rx_queue/fifo_queue_reg_832_895_6_7/ADDRD2
    SLICE_X10Y108        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_832_895_6_7/WCLK
    SLICE_X10Y108        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMB/CLK
                         clock pessimism             -0.514     1.884    
    SLICE_X10Y108        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.138    pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.278%)  route 0.227ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y109         FDRE                                         r  pdu/rx_queue/rear_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[2]/Q
                         net (fo=248, routed)         0.227     2.216    pdu/rx_queue/fifo_queue_reg_832_895_6_7/ADDRD2
    SLICE_X10Y108        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_832_895_6_7/WCLK
    SLICE_X10Y108        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMC/CLK
                         clock pessimism             -0.514     1.884    
    SLICE_X10Y108        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.138    pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.278%)  route 0.227ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y109         FDRE                                         r  pdu/rx_queue/rear_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[2]/Q
                         net (fo=248, routed)         0.227     2.216    pdu/rx_queue/fifo_queue_reg_832_895_6_7/ADDRD2
    SLICE_X10Y108        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_832_895_6_7/WCLK
    SLICE_X10Y108        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMD/CLK
                         clock pessimism             -0.514     1.884    
    SLICE_X10Y108        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.138    pdu/rx_queue/fifo_queue_reg_832_895_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.104%)  route 0.194ns (57.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.569     1.848    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y105         FDRE                                         r  pdu/rx_queue/rear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  pdu/rx_queue/rear_reg[3]/Q
                         net (fo=248, routed)         0.194     2.183    pdu/rx_queue/fifo_queue_reg_512_575_6_7/ADDRD3
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.840     2.400    pdu/rx_queue/fifo_queue_reg_512_575_6_7/WCLK
    SLICE_X8Y105         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMA/CLK
                         clock pessimism             -0.538     1.861    
    SLICE_X8Y105         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.101    pdu/rx_queue/fifo_queue_reg_512_575_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  CLK_25MHZ_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X32Y122   cpu/commit_halt_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X31Y122   cpu/commit_inst_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X35Y120   cpu/commit_inst_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X40Y123   cpu/commit_inst_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X28Y123   cpu/commit_inst_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X33Y122   cpu/commit_inst_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X35Y125   cpu/commit_inst_reg_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X32Y122   cpu/commit_inst_reg_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y116   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  n_clk_fbout
  To Clock:  n_clk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_clk_fbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.101ns  (logic 5.169ns (42.717%)  route 6.932ns (57.283%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           3.179     4.669    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.753     8.545    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.101 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.101    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.359ns  (logic 1.558ns (35.751%)  route 2.801ns (64.249%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           1.464     1.721    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.766 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.337     3.103    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.359 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.359    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.600ns  (logic 7.939ns (22.945%)  route 26.661ns (77.055%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.336    39.782    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X54Y113        LUT6 (Prop_lut6_I2_O)        0.124    39.906 r  pdu/info_sender/rd_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.928    40.834    cpu/slu/D[31]
    SLICE_X54Y120        LDCE                                         r  cpu/slu/rd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.552ns  (logic 7.939ns (22.977%)  route 26.613ns (77.023%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.355    39.801    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X54Y113        LUT5 (Prop_lut5_I1_O)        0.124    39.925 r  pdu/info_sender/rd_out_reg[13]_i_1/O
                         net (fo=1, routed)           0.861    40.786    cpu/slu/D[13]
    SLICE_X59Y121        LDCE                                         r  cpu/slu/rd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.414ns  (logic 7.967ns (23.150%)  route 26.447ns (76.850%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.438    39.884    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X51Y112        LUT5 (Prop_lut5_I1_O)        0.152    40.036 r  pdu/info_sender/rd_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.613    40.649    cpu/slu/D[8]
    SLICE_X54Y111        LDCE                                         r  cpu/slu/rd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.253ns  (logic 7.939ns (23.178%)  route 26.314ns (76.822%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.437    39.883    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X51Y112        LUT6 (Prop_lut6_I0_O)        0.124    40.007 r  pdu/info_sender/rd_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.480    40.487    cpu/slu/D[7]
    SLICE_X53Y113        LDCE                                         r  cpu/slu/rd_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.214ns  (logic 7.939ns (23.204%)  route 26.275ns (76.796%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.263    39.710    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.124    39.834 r  pdu/info_sender/rd_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.615    40.449    cpu/slu/D[10]
    SLICE_X56Y113        LDCE                                         r  cpu/slu/rd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.026ns  (logic 7.939ns (23.332%)  route 26.087ns (76.668%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.103    39.549    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X54Y112        LUT5 (Prop_lut5_I1_O)        0.124    39.673 r  pdu/info_sender/rd_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.587    40.260    cpu/slu/D[11]
    SLICE_X54Y112        LDCE                                         r  cpu/slu/rd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.873ns  (logic 7.939ns (23.438%)  route 25.934ns (76.562%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.159    39.605    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124    39.729 r  pdu/info_sender/rd_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.378    40.107    cpu/slu/D[15]
    SLICE_X55Y113        LDCE                                         r  cpu/slu/rd_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.848ns  (logic 7.939ns (23.455%)  route 25.909ns (76.545%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.133    39.580    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X53Y113        LUT6 (Prop_lut6_I2_O)        0.124    39.704 r  pdu/info_sender/rd_out_reg[17]_i_1/O
                         net (fo=1, routed)           0.379    40.083    cpu/slu/D[17]
    SLICE_X53Y113        LDCE                                         r  cpu/slu/rd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.798ns  (logic 7.967ns (23.572%)  route 25.831ns (76.428%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.919    39.366    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X53Y112        LUT5 (Prop_lut5_I1_O)        0.152    39.518 r  pdu/info_sender/rd_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.515    40.033    cpu/slu/D[9]
    SLICE_X55Y112        LDCE                                         r  cpu/slu/rd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/rd_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.762ns  (logic 7.939ns (23.515%)  route 25.823ns (76.485%))
  Logic Levels:           34  (CARRY4=9 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.602     6.234    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  pdu/bp_reg/bp_0_reg[1]/Q
                         net (fo=2, routed)           0.813     7.565    pdu/bp_reg/bp_0_32[1]
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.221 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.221    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_2
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.009     8.344    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_2
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.458    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_2
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.572    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_2
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.686    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_2
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.800    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_2
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.914    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35_n_2
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_34/O[2]
                         net (fo=2, routed)           0.956    10.110    cpu/pdu_ctrl_ns3[30]
    SLICE_X41Y128        LUT4 (Prop_lut4_I1_O)        0.302    10.412 r  cpu/pdu_ctrl_cs[6]_i_21/O
                         net (fo=1, routed)           0.000    10.412    cpu/pdu_ctrl_cs[6]_i_21_n_2
    SLICE_X41Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.813 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.130    11.943    cpu/slu/CO[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I3_O)        0.124    12.067 r  cpu/slu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=5, routed)           0.679    12.746    pdu/info_sender/commit_inst_reg_reg[0]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.870 r  pdu/info_sender/rd_out_reg[0]_i_4/O
                         net (fo=46, routed)          1.643    14.512    mem_bridge/is_pdu
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.152    14.664 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.865    16.529    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A1
    SLICE_X38Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    16.861 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.861    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    17.102 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.102    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    17.200 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.994    18.194    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.345    18.539 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=16, routed)          1.533    20.073    pdu/info_sender/pdu_imem_rdata_r_reg[31][5]
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.354    20.427 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           1.081    21.508    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_2
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.332    21.840 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.100    22.940    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB0
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    23.064 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          1.361    24.425    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.549 f  pdu/info_sender/alu_res0_carry_i_10/O
                         net (fo=102, routed)         1.573    26.122    pdu/info_sender/alu_res0_carry_i_15_0
    SLICE_X59Y127        LUT2 (Prop_lut2_I0_O)        0.150    26.272 f  pdu/info_sender/pc[4]_i_14/O
                         net (fo=30, routed)          1.123    27.395    pdu/info_sender/alu_res0_carry__0_i_13_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.326    27.721 f  pdu/info_sender/pc[7]_i_9/O
                         net (fo=2, routed)           0.954    28.675    pdu/info_sender/pc[7]_i_9_n_2
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.119    28.794 r  pdu/info_sender/pc[6]_i_7/O
                         net (fo=1, routed)           1.197    29.991    pdu/info_sender/pc[6]_i_7_n_2
    SLICE_X62Y119        LUT6 (Prop_lut6_I0_O)        0.332    30.323 r  pdu/info_sender/pc[6]_i_4/O
                         net (fo=1, routed)           0.454    30.778    pdu/info_sender/pc[6]_i_4_n_2
    SLICE_X62Y117        LUT5 (Prop_lut5_I1_O)        0.124    30.902 r  pdu/info_sender/pc[6]_i_2/O
                         net (fo=3, routed)           1.071    31.973    mem_bridge/cpu_dmem_addr[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I1_O)        0.124    32.097 r  mem_bridge/data_memory_i_7/O
                         net (fo=256, routed)         1.767    33.864    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X34Y118        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    33.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    34.229 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    34.229    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X34Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    34.327 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.817    35.144    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X37Y117        LUT3 (Prop_lut3_I2_O)        0.347    35.491 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=3, routed)           1.210    36.701    pdu/info_sender/spo[31]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.354    37.055 r  pdu/info_sender/rd_out_reg[31]_i_2/O
                         net (fo=3, routed)           1.065    38.120    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.326    38.446 r  pdu/info_sender/rd_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.952    39.398    pdu/info_sender/rd_out_reg[31]_i_4_n_2
    SLICE_X54Y113        LUT6 (Prop_lut6_I2_O)        0.124    39.522 r  pdu/info_sender/rd_out_reg[26]_i_1/O
                         net (fo=1, routed)           0.474    39.996    cpu/slu/D[26]
    SLICE_X54Y117        LDCE                                         r  cpu/slu/rd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.429ns (55.726%)  route 0.341ns (44.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.553     1.832    cpu/reg_file/reg_file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y117        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.218 r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC_D1/O
                         net (fo=10, routed)          0.341     2.559    pdu/info_sender/dmem_wd_in[29]
    SLICE_X51Y116        LUT3 (Prop_lut3_I0_O)        0.043     2.602 r  pdu/info_sender/wd_out_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.602    cpu/slu/data_memory_i_10[29]
    SLICE_X51Y116        LDCE                                         r  cpu/slu/wd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.433ns (55.333%)  route 0.350ns (44.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.555     1.834    cpu/reg_file/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y116        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.222 r  cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=10, routed)          0.165     2.388    pdu/info_sender/dmem_wd_in[21]
    SLICE_X47Y115        LUT6 (Prop_lut6_I0_O)        0.045     2.433 r  pdu/info_sender/wd_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.184     2.617    cpu/slu/data_memory_i_10[21]
    SLICE_X47Y114        LDCE                                         r  cpu/slu/wd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.512ns (63.150%)  route 0.299ns (36.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.553     1.832    cpu/reg_file/reg_file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y117        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.226 r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMB/O
                         net (fo=10, routed)          0.299     2.525    pdu/info_sender/dmem_wd_in[26]
    SLICE_X49Y114        LUT3 (Prop_lut3_I0_O)        0.118     2.643 r  pdu/info_sender/wd_out_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.643    cpu/slu/data_memory_i_10[26]
    SLICE_X49Y114        LDCE                                         r  cpu/slu/wd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.431ns (46.276%)  route 0.500ns (53.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.555     1.834    cpu/reg_file/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y116        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.220 r  cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=10, routed)          0.249     2.469    pdu/info_sender/dmem_wd_in[23]
    SLICE_X44Y116        LUT6 (Prop_lut6_I0_O)        0.045     2.514 r  pdu/info_sender/wd_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.251     2.766    cpu/slu/data_memory_i_10[23]
    SLICE_X32Y116        LDCE                                         r  cpu/slu/wd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.940ns  (logic 0.603ns (64.181%)  route 0.337ns (35.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.555     1.834    cpu/reg_file/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y116        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.326 r  cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMA/O
                         net (fo=10, routed)          0.140     2.466    pdu/info_sender/dmem_wd_in[18]
    SLICE_X47Y115        LUT6 (Prop_lut6_I0_O)        0.111     2.577 r  pdu/info_sender/wd_out_reg[18]_i_1/O
                         net (fo=1, routed)           0.197     2.774    cpu/slu/data_memory_i_10[18]
    SLICE_X47Y110        LDCE                                         r  cpu/slu/wd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.957ns  (logic 0.482ns (50.392%)  route 0.475ns (49.608%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.556     1.835    cpu/reg_file/reg_file_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y115        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.221 r  cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=12, routed)          0.199     2.421    pdu/info_sender/dmem_wd_in[11]
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.045     2.466 r  pdu/info_sender/wd_out_reg[11]_i_2/O
                         net (fo=1, routed)           0.082     2.548    pdu/info_sender/wd_out_reg[11]_i_2_n_2
    SLICE_X43Y114        LUT3 (Prop_lut3_I2_O)        0.051     2.599 r  pdu/info_sender/wd_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.193     2.792    cpu/slu/data_memory_i_10[11]
    SLICE_X32Y114        LDCE                                         r  cpu/slu/wd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.503ns (51.968%)  route 0.465ns (48.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.553     1.832    cpu/reg_file/reg_file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y117        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.222 r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC/O
                         net (fo=10, routed)          0.268     2.491    pdu/info_sender/dmem_wd_in[28]
    SLICE_X51Y116        LUT3 (Prop_lut3_I0_O)        0.113     2.604 r  pdu/info_sender/wd_out_reg[28]_i_1/O
                         net (fo=1, routed)           0.197     2.800    cpu/slu/data_memory_i_10[28]
    SLICE_X51Y116        LDCE                                         r  cpu/slu/wd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.433ns (44.777%)  route 0.534ns (55.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.558     1.837    cpu/reg_file/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y115        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.225 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=13, routed)          0.293     2.519    pdu/info_sender/dmem_wd_in[3]
    SLICE_X39Y116        LUT6 (Prop_lut6_I2_O)        0.045     2.564 r  pdu/info_sender/wd_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.241     2.804    cpu/slu/data_memory_i_10[3]
    SLICE_X32Y116        LDCE                                         r  cpu/slu/wd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.432ns (44.353%)  route 0.542ns (55.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.553     1.832    cpu/reg_file/reg_file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y117        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.220 r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=10, routed)          0.423     2.643    pdu/info_sender/dmem_wd_in[27]
    SLICE_X49Y114        LUT3 (Prop_lut3_I0_O)        0.044     2.687 r  pdu/info_sender/wd_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.119     2.806    cpu/slu/data_memory_i_10[27]
    SLICE_X49Y114        LDCE                                         r  cpu/slu/wd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/slu/wd_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.971ns  (logic 0.503ns (51.779%)  route 0.468ns (48.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.558     1.837    cpu/reg_file/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y115        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.227 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=13, routed)          0.225     2.452    pdu/info_sender/dmem_wd_in[4]
    SLICE_X47Y115        LUT6 (Prop_lut6_I5_O)        0.113     2.565 r  pdu/info_sender/wd_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.243     2.809    cpu/slu/data_memory_i_10[20]
    SLICE_X47Y114        LDCE                                         r  cpu/slu/wd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  n_clk_fbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk[0] (IN)
                         net (fo=0)                   0.000     5.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     7.735    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.823 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.837    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_25MHZ

Max Delay          1763 Endpoints
Min Delay          1763 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/pc/pc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.827ns  (logic 1.471ns (12.438%)  route 10.356ns (87.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        10.356    11.827    cpu/pc/rst_IBUF[0]
    SLICE_X54Y116        FDRE                                         r  cpu/pc/pc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.481     5.881    cpu/pc/CLK_25MHZ_BUFG
    SLICE_X54Y116        FDRE                                         r  cpu/pc/pc_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/pc/pc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.827ns  (logic 1.471ns (12.438%)  route 10.356ns (87.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        10.356    11.827    cpu/pc/rst_IBUF[0]
    SLICE_X54Y116        FDRE                                         r  cpu/pc/pc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.481     5.881    cpu/pc/CLK_25MHZ_BUFG
    SLICE_X54Y116        FDRE                                         r  cpu/pc/pc_reg[2]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/pc/pc_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.683ns  (logic 1.471ns (12.591%)  route 10.212ns (87.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        10.212    11.683    cpu/pc/rst_IBUF[0]
    SLICE_X60Y121        FDRE                                         r  cpu/pc/pc_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.481     5.881    cpu/pc/CLK_25MHZ_BUFG
    SLICE_X60Y121        FDRE                                         r  cpu/pc/pc_reg[13]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.652ns  (logic 1.617ns (13.878%)  route 10.035ns (86.122%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         8.478     9.949    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X34Y137        LUT2 (Prop_lut2_I0_O)        0.146    10.095 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          1.557    11.652    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X45Y125        FDRE                                         r  pdu/bp_reg/bp_0_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.482     5.882    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X45Y125        FDRE                                         r  pdu/bp_reg/bp_0_reg[14]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.652ns  (logic 1.617ns (13.878%)  route 10.035ns (86.122%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         8.478     9.949    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X34Y137        LUT2 (Prop_lut2_I0_O)        0.146    10.095 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          1.557    11.652    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X45Y125        FDRE                                         r  pdu/bp_reg/bp_0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.482     5.882    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X45Y125        FDRE                                         r  pdu/bp_reg/bp_0_reg[15]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.606ns  (logic 1.617ns (13.933%)  route 9.989ns (86.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         8.478     9.949    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X34Y137        LUT2 (Prop_lut2_I0_O)        0.146    10.095 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          1.511    11.606    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X44Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.485     5.885    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X44Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[12]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.606ns  (logic 1.617ns (13.933%)  route 9.989ns (86.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         8.478     9.949    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X34Y137        LUT2 (Prop_lut2_I0_O)        0.146    10.095 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          1.511    11.606    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X44Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.485     5.885    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X44Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[13]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.601ns  (logic 1.617ns (13.938%)  route 9.984ns (86.062%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         8.478     9.949    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X34Y137        LUT2 (Prop_lut2_I0_O)        0.146    10.095 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          1.506    11.601    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X45Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.485     5.885    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X45Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[0]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.601ns  (logic 1.617ns (13.938%)  route 9.984ns (86.062%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         8.478     9.949    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X34Y137        LUT2 (Prop_lut2_I0_O)        0.146    10.095 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          1.506    11.601    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X45Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.485     5.885    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X45Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[16]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.601ns  (logic 1.617ns (13.938%)  route 9.984ns (86.062%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         8.478     9.949    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X34Y137        LUT2 (Prop_lut2_I0_O)        0.146    10.095 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          1.506    11.601    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X45Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.485     5.885    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X45Y127        FDRE                                         r  pdu/bp_reg/bp_0_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.200ns (41.056%)  route 0.287ns (58.944%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[22]/G
    SLICE_X32Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[22]/Q
                         net (fo=1, routed)           0.173     0.331    mem_bridge/data_memory_12[22]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  mem_bridge/data_memory_i_19/O
                         net (fo=8, routed)           0.115     0.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/D
    SLICE_X30Y116        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.829     2.389    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/WCLK
    SLICE_X30Y116        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/CLK

Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.200ns (41.056%)  route 0.287ns (58.944%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[22]/G
    SLICE_X32Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[22]/Q
                         net (fo=1, routed)           0.173     0.331    mem_bridge/data_memory_12[22]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  mem_bridge/data_memory_i_19/O
                         net (fo=8, routed)           0.115     0.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/D
    SLICE_X30Y116        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.829     2.389    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/WCLK
    SLICE_X30Y116        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_B/CLK

Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.200ns (41.056%)  route 0.287ns (58.944%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[22]/G
    SLICE_X32Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[22]/Q
                         net (fo=1, routed)           0.173     0.331    mem_bridge/data_memory_12[22]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  mem_bridge/data_memory_i_19/O
                         net (fo=8, routed)           0.115     0.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/D
    SLICE_X30Y116        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.829     2.389    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/WCLK
    SLICE_X30Y116        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_C/CLK

Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.200ns (41.056%)  route 0.287ns (58.944%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[22]/G
    SLICE_X32Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[22]/Q
                         net (fo=1, routed)           0.173     0.331    mem_bridge/data_memory_12[22]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  mem_bridge/data_memory_i_19/O
                         net (fo=8, routed)           0.115     0.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/D
    SLICE_X30Y116        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.829     2.389    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/WCLK
    SLICE_X30Y116        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_D/CLK

Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.200ns (36.914%)  route 0.342ns (63.086%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[20]/G
    SLICE_X47Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[20]/Q
                         net (fo=1, routed)           0.156     0.314    mem_bridge/data_memory_12[20]
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.042     0.356 r  mem_bridge/data_memory_i_21/O
                         net (fo=8, routed)           0.186     0.542    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/D
    SLICE_X46Y111        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.829     2.389    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/WCLK
    SLICE_X46Y111        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/CLK

Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.200ns (36.914%)  route 0.342ns (63.086%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[20]/G
    SLICE_X47Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[20]/Q
                         net (fo=1, routed)           0.156     0.314    mem_bridge/data_memory_12[20]
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.042     0.356 r  mem_bridge/data_memory_i_21/O
                         net (fo=8, routed)           0.186     0.542    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/D
    SLICE_X46Y111        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.829     2.389    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/WCLK
    SLICE_X46Y111        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_B/CLK

Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.200ns (36.914%)  route 0.342ns (63.086%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[20]/G
    SLICE_X47Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[20]/Q
                         net (fo=1, routed)           0.156     0.314    mem_bridge/data_memory_12[20]
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.042     0.356 r  mem_bridge/data_memory_i_21/O
                         net (fo=8, routed)           0.186     0.542    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/D
    SLICE_X46Y111        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.829     2.389    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/WCLK
    SLICE_X46Y111        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_C/CLK

Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.200ns (36.914%)  route 0.342ns (63.086%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[20]/G
    SLICE_X47Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[20]/Q
                         net (fo=1, routed)           0.156     0.314    mem_bridge/data_memory_12[20]
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.042     0.356 r  mem_bridge/data_memory_i_21/O
                         net (fo=8, routed)           0.186     0.542    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/D
    SLICE_X46Y111        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.829     2.389    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/WCLK
    SLICE_X46Y111        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/CLK

Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.200ns (36.874%)  route 0.342ns (63.126%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[12]/G
    SLICE_X36Y115        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[12]/Q
                         net (fo=1, routed)           0.173     0.331    mem_bridge/data_memory_12[12]
    SLICE_X36Y115        LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  mem_bridge/data_memory_i_29/O
                         net (fo=8, routed)           0.170     0.542    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/D
    SLICE_X34Y113        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.830     2.390    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/WCLK
    SLICE_X34Y113        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK

Slack:                    inf
  Source:                 cpu/slu/wd_out_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.200ns (36.874%)  route 0.342ns (63.126%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        LDCE                         0.000     0.000 r  cpu/slu/wd_out_reg[12]/G
    SLICE_X36Y115        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/slu/wd_out_reg[12]/Q
                         net (fo=1, routed)           0.173     0.331    mem_bridge/data_memory_12[12]
    SLICE_X36Y115        LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  mem_bridge/data_memory_i_29/O
                         net (fo=8, routed)           0.170     0.542    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/D
    SLICE_X34Y113        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.830     2.390    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/WCLK
    SLICE_X34Y113        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK





