/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [46:0] _00_;
  wire celloutsig_0_10z;
  wire [25:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire [24:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_3z[14] ? celloutsig_0_2z[4] : in_data[35]);
  assign celloutsig_1_8z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_5z[3]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z | celloutsig_0_3z[17]);
  assign celloutsig_1_13z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_1z = ~in_data[115];
  assign celloutsig_0_10z = celloutsig_0_2z[5] | ~(celloutsig_0_7z);
  assign celloutsig_1_12z = celloutsig_1_9z | ~(celloutsig_1_2z);
  assign celloutsig_1_14z = celloutsig_1_11z[2] | ~(celloutsig_1_2z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 47'h000000000000;
    else _00_ <= in_data[57:11];
  assign celloutsig_0_3z = celloutsig_0_1z[25:1] & in_data[43:19];
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z } & { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_5z = celloutsig_0_2z[7:2] >= in_data[35:30];
  assign celloutsig_1_6z = { in_data[126:119], celloutsig_1_2z, celloutsig_1_2z } >= { in_data[128:123], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_3z = in_data[180:176] > in_data[113:109];
  assign celloutsig_1_0z = ! in_data[191:183];
  assign celloutsig_0_2z = _00_[35:27] % { 1'h1, in_data[36:29] };
  assign celloutsig_0_1z = - _00_[40:15];
  assign celloutsig_0_9z = { in_data[87:85], celloutsig_0_7z, celloutsig_0_5z } !== { _00_[12:9], celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[179:165], celloutsig_1_1z, celloutsig_1_1z } !== in_data[186:170];
  assign celloutsig_1_10z = celloutsig_1_8z & celloutsig_1_5z[0];
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z[12:9], celloutsig_0_4z };
  assign celloutsig_1_4z = ~^ in_data[175:171];
  assign celloutsig_1_9z = ~^ { in_data[123:121], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_17z = ~^ { in_data[165:155], celloutsig_1_13z };
  assign celloutsig_1_15z = ^ { in_data[156:155], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_18z = ^ { celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_19z = ^ { celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } << { in_data[117:115], celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
