<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>P2P接口串行FIR设计 | 月见樽'blog</title><meta name="keywords" content="Verilog,数字信号处理"><meta name="author" content="月见樽"><meta name="copyright" content="月见樽"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta http-equiv="Cache-Control" content="no-transform"><meta http-equiv="Cache-Control" content="no-siteapp"><meta name="description" content="设计目标设计一个仅使用一个乘法器单元的参数化串行FIR，要求：  FIR参数可配置 具有双向P2P握手协议，可嵌入P2P流水线中 当流水线后续被阻塞时，要求完成当前运算再进入等待状态  结构框图 整体结构如上图所示，共分为4个模块：  P2P输入模块：输入模块，接收P2P握手信号，将数据传递给FIR滤波器并控制整个系统运行，为控制流起点 FIR滤波器：功能模块，完成FIR滤波运算 P2P输出端口：">
<meta property="og:type" content="article">
<meta property="og:title" content="P2P接口串行FIR设计">
<meta property="og:url" content="http://www.yuejianzun.xyz/2018/08/18/P2P%E6%8E%A5%E5%8F%A3%E4%B8%B2%E8%A1%8CFIR%E8%AE%BE%E8%AE%A1/index.html">
<meta property="og:site_name" content="月见樽&#39;blog">
<meta property="og:description" content="设计目标设计一个仅使用一个乘法器单元的参数化串行FIR，要求：  FIR参数可配置 具有双向P2P握手协议，可嵌入P2P流水线中 当流水线后续被阻塞时，要求完成当前运算再进入等待状态  结构框图 整体结构如上图所示，共分为4个模块：  P2P输入模块：输入模块，接收P2P握手信号，将数据传递给FIR滤波器并控制整个系统运行，为控制流起点 FIR滤波器：功能模块，完成FIR滤波运算 P2P输出端口：">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://www.yuejianzun.xyz/img/1.PNG">
<meta property="article:published_time" content="2018-08-18T07:09:01.000Z">
<meta property="article:modified_time" content="2020-11-27T16:47:57.119Z">
<meta property="article:author" content="月见樽">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="数字信号处理">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://www.yuejianzun.xyz/img/1.PNG"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://www.yuejianzun.xyz/2018/08/18/P2P%E6%8E%A5%E5%8F%A3%E4%B8%B2%E8%A1%8CFIR%E8%AE%BE%E8%AE%A1/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css"><script>var GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"search.xml","languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  ClickShowText: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  justifiedGallery: {
    js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
    css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isanchor: false
};

var saveToLocal = {
  set: function setWithExpiry(key, value, ttl) {
    const now = new Date()
    const expiryDay = ttl * 86400000
    const item = {
      value: value,
      expiry: now.getTime() + expiryDay,
    }
    localStorage.setItem(key, JSON.stringify(item))
  },

  get: function getWithExpiry(key) {
    const itemStr = localStorage.getItem(key)

    if (!itemStr) {
      return undefined
    }
    const item = JSON.parse(itemStr)
    const now = new Date()

    if (now.getTime() > item.expiry) {
      localStorage.removeItem(key)
      return undefined
    }
    return item.value
  }
}</script><script id="config_change">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2020-11-28 00:47:57'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(function () {  window.activateDarkMode = function () {
    document.documentElement.setAttribute('data-theme', 'dark')
    if (document.querySelector('meta[name="theme-color"]') !== null) {
      document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
    }
  }
  window.activateLightMode = function () {
    document.documentElement.setAttribute('data-theme', 'light')
   if (document.querySelector('meta[name="theme-color"]') !== null) {
      document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
    }
  }
  const autoChangeMode = 'false'
  const t = saveToLocal.get('theme')
  if (autoChangeMode === '1') {
    const isDarkMode = window.matchMedia('(prefers-color-scheme: dark)').matches
    const isLightMode = window.matchMedia('(prefers-color-scheme: light)').matches
    const isNotSpecified = window.matchMedia('(prefers-color-scheme: no-preference)').matches
    const hasNoSupport = !isDarkMode && !isLightMode && !isNotSpecified
    if (t === undefined) {
      if (isLightMode) activateLightMode()
      else if (isDarkMode) activateDarkMode()
      else if (isNotSpecified || hasNoSupport) {
        const now = new Date()
        const hour = now.getHours()
        const isNight = hour <= 6 || hour >= 18
        isNight ? activateDarkMode() : activateLightMode()
      }
      window.matchMedia('(prefers-color-scheme: dark)').addListener(function (e) {
        if (saveToLocal.get('theme') === undefined) {
          e.matches ? activateDarkMode() : activateLightMode()
        }
      })
    } else if (t === 'light') activateLightMode()
    else activateDarkMode()
  } else if (autoChangeMode === '2') {
    const now = new Date()
    const hour = now.getHours()
    const isNight = hour <= 6 || hour >= 18
    if (t === undefined) isNight ? activateDarkMode() : activateLightMode()
    else if (t === 'light') activateLightMode()
    else activateDarkMode()
  } else {
    if (t === 'dark') activateDarkMode()
    else if (t === 'light') activateLightMode()
  }const asideStatus = saveToLocal.get('aside-status')
if (asideStatus !== undefined) {
   if (asideStatus === 'hide') {
     document.documentElement.classList.add('hide-aside')
   } else {
     document.documentElement.classList.remove('hide-aside')
   }
}})()</script><meta name="generator" content="Hexo 5.2.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src="/img/had.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">文章</div><div class="length-num">103</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">标签</div><div class="length-num">17</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">分类</div><div class="length-num">9</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div></div></div></div><div id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/img/1.PNG)"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">月见樽'blog</a></span><span id="menus"><div id="search_button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div></div><span class="close" id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></span></span></nav><div id="post-info"><h1 class="post-title">P2P接口串行FIR设计</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2018-08-18T07:09:01.000Z" title="发表于 2018-08-18 15:09:01">2018-08-18</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2020-11-27T16:47:57.119Z" title="更新于 2020-11-28 00:47:57">2020-11-28</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Verilog%E5%B7%A9%E5%9B%BA%E6%89%8B%E8%AE%B0/">Verilog巩固手记</a></span></div><div class="meta-secondline"> <span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2.4k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>8分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="设计目标"><a href="#设计目标" class="headerlink" title="设计目标"></a>设计目标</h1><p>设计一个仅使用一个乘法器单元的参数化串行FIR，要求：</p>
<ul>
<li>FIR参数可配置</li>
<li>具有双向P2P握手协议，可嵌入P2P流水线中</li>
<li>当流水线后续被阻塞时，要求完成当前运算再进入等待状态</li>
</ul>
<h1 id="结构框图"><a href="#结构框图" class="headerlink" title="结构框图"></a>结构框图</h1><img src="/2018/08/18/P2P%E6%8E%A5%E5%8F%A3%E4%B8%B2%E8%A1%8CFIR%E8%AE%BE%E8%AE%A1/structure.png" class="">
<p>整体结构如上图所示，共分为4个模块：</p>
<ul>
<li>P2P输入模块：输入模块，接收P2P握手信号，将数据传递给FIR滤波器并控制整个系统运行，为控制流起点</li>
<li>FIR滤波器：功能模块，完成FIR滤波运算</li>
<li>P2P输出端口：将功能模块的输出通过P2P握手方式发送给P2P转发模块</li>
<li>P2P转发模块：隔离FIR滤波器和后向模块，使当后向模块阻塞时FIR滤波器仍能完成当前运算且不丢失数据</li>
</ul>
<h1 id="参数说明"><a href="#参数说明" class="headerlink" title="参数说明"></a>参数说明</h1><div class="table-container">
<table>
<thead>
<tr>
<th>参数</th>
<th>默认值</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDR_WIDTH</td>
<td>3</td>
<td>配置地址位宽，要求为最小为ceil(log2(COM_NUM))</td>
</tr>
<tr>
<td>DATA_WIDTH</td>
<td>8</td>
<td>输入数据位宽</td>
</tr>
<tr>
<td>COM_NUM</td>
<td>6</td>
<td>FIR级数</td>
</tr>
</tbody>
</table>
</div>
<h1 id="端口列表"><a href="#端口列表" class="headerlink" title="端口列表"></a>端口列表</h1><h2 id="系统端口"><a href="#系统端口" class="headerlink" title="系统端口"></a>系统端口</h2><div class="table-container">
<table>
<thead>
<tr>
<th>名称</th>
<th>类型</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>input</td>
<td>1</td>
<td>系统时钟</td>
</tr>
<tr>
<td>rst_n</td>
<td>input</td>
<td>1</td>
<td>系统复位信号</td>
</tr>
</tbody>
</table>
</div>
<h2 id="配置端口"><a href="#配置端口" class="headerlink" title="配置端口"></a>配置端口</h2><div class="table-container">
<table>
<thead>
<tr>
<th>名称</th>
<th>类型</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>cfg_addr</td>
<td>input</td>
<td>ADDR_WIDTH</td>
<td>配置数据的地址</td>
</tr>
<tr>
<td>cfg_data</td>
<td>input</td>
<td>DATA_WIDTH</td>
<td>配置数据</td>
</tr>
<tr>
<td>cfg_valid</td>
<td>input</td>
<td>1</td>
<td>配置有效信号，高有效</td>
</tr>
</tbody>
</table>
</div>
<h2 id="输入端口"><a href="#输入端口" class="headerlink" title="输入端口"></a>输入端口</h2><div class="table-container">
<table>
<thead>
<tr>
<th>名称</th>
<th>类型</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>din_data</td>
<td>input</td>
<td>DATA_WIDTH</td>
<td>输入数据</td>
</tr>
<tr>
<td>din_valid</td>
<td>input</td>
<td>1</td>
<td>输入有效信号</td>
</tr>
<tr>
<td>din_busy</td>
<td>output</td>
<td>1</td>
<td>输入忙信号</td>
</tr>
</tbody>
</table>
</div>
<h2 id="输出端口"><a href="#输出端口" class="headerlink" title="输出端口"></a>输出端口</h2><div class="table-container">
<table>
<thead>
<tr>
<th>名称</th>
<th>类型</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>dout_data</td>
<td>output</td>
<td>DATA_WIDTH</td>
<td>输出数据</td>
</tr>
<tr>
<td>dout_valid</td>
<td>output</td>
<td>1</td>
<td>输出有效信号</td>
</tr>
<tr>
<td>dout_busy</td>
<td>input</td>
<td>1</td>
<td>输出忙信号</td>
</tr>
</tbody>
</table>
</div>
<h1 id="设计实现"><a href="#设计实现" class="headerlink" title="设计实现"></a>设计实现</h1><h2 id="配置接口"><a href="#配置接口" class="headerlink" title="配置接口"></a>配置接口</h2><p>配置接口使用寄存器组实现，掉电丢失，因此每次使用之前需要进行配置FIR参数，配置接口时序如下所示：</p>
<img src="/2018/08/18/P2P%E6%8E%A5%E5%8F%A3%E4%B8%B2%E8%A1%8CFIR%E8%AE%BE%E8%AE%A1/config_timing.png" class="">
<p>配置地址，配置数据和配置有效信号同时有效即完成了一个位置的数据写入，要求配置地址的最大值小于COM_NUM，以防止配置数据超出限制地址。该部分的代码实现如下所示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">integer</span> i;</span><br><span class="line"><span class="keyword">reg</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]fir_params[COM_NUM-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; COM_NUM; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">			fir_params[i] &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(cfg_valid &amp;&amp; (cfg_addr &lt; COM_NUM)) <span class="keyword">begin</span></span><br><span class="line">			fir_params[cfg_addr] &lt;= cfg_data;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>在复位信号有效时，所有位置的数据被清零，因此每次复位后需要重新写入配置数据。当配置有效信号有效且写入数据地址处于有效区间时，配置数据被写入对应位置。</p>
<h2 id="P2P输入接口"><a href="#P2P输入接口" class="headerlink" title="P2P输入接口"></a>P2P输入接口</h2><p>P2P输入接口是控制流和数据流的起点，主要信号为din_valid，din_busy和din_data信号，其中din_busy是唯一的输出信号，该信号有效表示后续处于处理状态，无法接收新的数据，因此该信号使用一个状态机实现：</p>
<ul>
<li>INIT状态：等待状态，复位后处于该状态，当din_valid信号有效时，转移到WORK状态。</li>
<li>WORK状态：工作状态，表示后续处于工作状态，当当前运算结果已经成功传递给后续模块时，转移到INIT状态，该状态下din_busy信号为高，否则din_busy信号为低。</li>
</ul>
<p>相关代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		din_busy &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">case</span> (din_busy)</span><br><span class="line">			<span class="number">1&#x27;b0</span>:<span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(din_valid) <span class="keyword">begin</span></span><br><span class="line">					din_busy &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">				<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">					din_busy &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="number">1&#x27;b1</span>:<span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>((!inter_fir_busy) &amp;&amp; inter_fir_valid) <span class="keyword">begin</span></span><br><span class="line">					din_busy &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">				<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">					din_busy &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">default</span>:din_busy &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>由于din_busy信号的行为与状态高度契合，因此直接使用din_busy作为状态变量，该信号为0时，表示该接口准备就绪，可以接受数据输入，当有信号输入（din_valid==1）时，跳转到1；当该信号为1时，表示后续正在处理或被阻塞，当输出数据已经被传输给后端（(!inter_fir_busy) &amp;&amp; inter_fir_valid，其中inter_fir_valid和inter_fir_busy分别是FIR和转发模块之间的有效和忙信号）时，可以接收下一个输入，跳转到0。</p>
<h2 id="FIR滤波器"><a href="#FIR滤波器" class="headerlink" title="FIR滤波器"></a>FIR滤波器</h2><p>该部分使用一个乘法器构成串行FIR滤波器，结构图如下：</p>
<img src="/2018/08/18/P2P%E6%8E%A5%E5%8F%A3%E4%B8%B2%E8%A1%8CFIR%E8%AE%BE%E8%AE%A1/fir_structure.png" class="">
<h3 id="计数器"><a href="#计数器" class="headerlink" title="计数器"></a>计数器</h3><p>自增计数器在FIR中充当控制器使用，其产生的结果用于选择参数，选择输入和决定累加寄存器的工作模式，代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		count &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(din_busy) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(count == COM_NUM) <span class="keyword">begin</span></span><br><span class="line">			count &lt;= count;</span><br><span class="line">		<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			count &lt;= count + <span class="number">1&#x27;b1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		count &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>该部分为一个0~COM_NUM的计数器，当din_busy==1时自增（工作状态自增）。其中0~COM_NUM-1为运算流程，count\==COM_NUM标记为运算部分终止，当达到该条件时，count将卡死并不再递增，直到该次运算结束清零（din_busy\==0）时。</p>
<h3 id="移位寄存器"><a href="#移位寄存器" class="headerlink" title="移位寄存器"></a>移位寄存器</h3><p>移位寄存器用于存储数据，共COM_NUM级，要求从P2P接口输入一个数据时整体后移一位，同时抛弃最后一个数据，代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]fir_data[COM_NUM-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; COM_NUM; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">			fir_data[i] &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(din_valid &amp;&amp; (!din_busy)) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">for</span> (i = COM_NUM-<span class="number">1</span>; i &gt; <span class="number">0</span>; i = i - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">			fir_data[i] = fir_data[i-<span class="number">1</span>];</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		fir_data[<span class="number">0</span>] &lt;= din_data;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>复位时，所有寄存器清零，当P2P输入接口有数据输入（din_valid &amp;&amp; (!din_busy)）时，将数据整体后移一位并将输入数据放在最前一个寄存器中。注意寄存器的移位操作与din_busy置1同时完成，因此当din_busy==1时，移位寄存器数据稳定。</p>
<h3 id="乘法器"><a href="#乘法器" class="headerlink" title="乘法器"></a>乘法器</h3><p>乘法器根据count选择移位寄存器和参数，并完成单个乘法运算，代码如下所示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>*DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]one_cycle_result;</span><br><span class="line"><span class="keyword">reg</span> finish_count_buf;</span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		one_cycle_result &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">		finish_count_buf &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(count &lt;= COM_NUM-<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">			one_cycle_result &lt;= (<span class="number">2</span>*DATA_WIDTH)&#x27;(fir_data[COM_NUM - count - <span class="number">1</span>]) * fir_params[COM_NUM -  count - <span class="number">1</span>];</span><br><span class="line">		<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			one_cycle_result &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		finish_count_buf &lt;= finish_count;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>当运算进行时，根据count选择数据相乘，当是数据超出限制，即已经完成后，持续输出0防止后级的累加器累加错误的数据，注意<code>(2*DATA_WIDTH)&#39;(fir_data[COM_NUM - count - 1])</code>为了显式表示输出数据的位数。同时该部分还缓存了运算结束信号<code>finish_count</code>，缓存后的信号<code>finish_count_buf</code>与乘法器结果<code>one_cycle_result</code>同步，即让控制流数据和数据流通过相同的延迟路径，以达到同步和简化功能。</p>
<h3 id="累加器"><a href="#累加器" class="headerlink" title="累加器"></a>累加器</h3><p>累加器用于累加乘法器的输出，要求运算过程中来累加，输出过程稳定，非计算过程清零以实现下一次运算，代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>*DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]inter_fir_dout;</span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		inter_fir_dout &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(din_busy) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(inter_fir_valid) <span class="keyword">begin</span></span><br><span class="line">			inter_fir_dout &lt;= inter_fir_dout;</span><br><span class="line">		<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			inter_fir_dout &lt;= inter_fir_dout + one_cycle_result;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		inter_fir_dout &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>除了工作状态以外（din_busy==1），其他状态该累加器均清0。工作状态下，当运算完成向下一级输出时（下一级为转发模块），数据保持稳定，否则累加乘法器的输入。</p>
<h3 id="P2P输出接口"><a href="#P2P输出接口" class="headerlink" title="P2P输出接口"></a>P2P输出接口</h3><p>P2P输出接口用于FIR滤波器向转发模块发送数据，需要控制的为有效信号valid（data信号即为累加器输出），该部分代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		inter_fir_valid &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(finish_count_buf)<span class="keyword">begin</span></span><br><span class="line">		inter_fir_valid &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(!inter_fir_busy) <span class="keyword">begin</span></span><br><span class="line">		inter_fir_valid &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>当结束信号有效（finish_count_buf\==1）时，valid信号拉高，注意该信号相比finish_count_buf落后一个周期，与累加器输出同步（落后乘法器输出一个时钟周期），当传输完成时（inter_fir_busy\==0 且finish_count_buf !=0 ）时清零。</p>
<h2 id="转发模块"><a href="#转发模块" class="headerlink" title="转发模块"></a>转发模块</h2><p>该转发模块用于隔离FIR滤波器和后级输出：</p>
<ul>
<li>若没有该模块，当后级忙时，FIR将被卡在当前运算处无法接受下一个输入，知道后级可接受信号</li>
<li>若添加该模块，当后级忙时，FIR仍然可以完成当前运算并开始下一次计算，因此留给后一级的相应时间延长。</li>
</ul>
<p>该部分为一个简单的P2P直连接口，没有内部组合逻辑，其对FIR的接口部分需要控制busy信号，代码如下所示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)	<span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		inter_fir_busy &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">case</span> (inter_fir_busy)</span><br><span class="line">			<span class="number">1&#x27;b0</span>:<span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(inter_fir_valid) <span class="keyword">begin</span></span><br><span class="line">					inter_fir_busy &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">				<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">					inter_fir_busy &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="number">1&#x27;b1</span>:<span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(dout_valid &amp;&amp; !dout_busy) <span class="keyword">begin</span></span><br><span class="line">					inter_fir_busy &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">				<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">					inter_fir_busy &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">default</span> :inter_fir_busy &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>该部分与P2P输入接口完全相同，具体说明可以参见【P2P输入接口】，其对下一级的输出部分代码如下所示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		dout_data &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(inter_fir_valid &amp;&amp; !inter_fir_busy) <span class="keyword">begin</span></span><br><span class="line">		dout_data &lt;= inter_fir_dout;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">		dout_valid &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(inter_fir_valid &amp;&amp; !inter_fir_busy) <span class="keyword">begin</span></span><br><span class="line">		dout_valid &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(dout_valid &amp;&amp; !dout_busy) <span class="keyword">begin</span></span><br><span class="line">		dout_valid &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><code>dout_data</code>为输出数据，当与FIR传输信号握手成功（inter_fir_valid &amp;&amp; !inter_fir_busy）时更新，否则一直保持。<code>dout_valid</code>为对下一级的输出valid信号，当有新数据传入时置1，当传输成功时置0，表示当前传输结束。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="mailto:undefined">月见樽</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://www.yuejianzun.xyz/2018/08/18/P2P%E6%8E%A5%E5%8F%A3%E4%B8%B2%E8%A1%8CFIR%E8%AE%BE%E8%AE%A1/">http://www.yuejianzun.xyz/2018/08/18/P2P%E6%8E%A5%E5%8F%A3%E4%B8%B2%E8%A1%8CFIR%E8%AE%BE%E8%AE%A1/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://www.yuejianzun.xyz" target="_blank">月见樽'blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Verilog/">Verilog</a><a class="post-meta__tags" href="/tags/%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86/">数字信号处理</a></div><div class="post_share"><div class="social-share" data-image="/img/1.PNG" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2018/08/19/%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%BC%8Fp2p%E6%8E%A5%E5%8F%A3%E7%9A%84%E5%88%86%E6%9E%90%E4%B8%8E%E5%AE%9E%E7%8E%B0/"><img class="prev-cover" src="/img/1.PNG" onerror="onerror=null;src='/img/404.jpg'"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">流水线式p2p接口的分析与实现</div></div></a></div><div class="next-post pull-right"><a href="/2018/08/07/Fast-RCNN%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0/"><img class="next-cover" src="/img/1.PNG" onerror="onerror=null;src='/img/404.jpg'"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Fast-RCNN阅读笔记</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span> 相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2017/09/06/ROM乘法器/" title="ROM乘法器"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2017-09-06</div><div class="title">ROM乘法器</div></div></a></div><div><a href="/2018/11/14/booth乘法器/" title="booth乘法器"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2018-11-14</div><div class="title">booth乘法器</div></div></a></div><div><a href="/2017/09/13/不恢复余数除法器/" title="不恢复余数除法器"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2017-09-13</div><div class="title">不恢复余数除法器</div></div></a></div><div><a href="/2017/09/06/全并行流水线移位相加乘法器/" title="全并行流水移位相加乘法器"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2017-09-06</div><div class="title">全并行流水移位相加乘法器</div></div></a></div><div><a href="/2017/09/06/分时复用的移位相加乘法器/" title="分时复用的移位相加乘法器"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2017-09-06</div><div class="title">分时复用的移位相加乘法器</div></div></a></div><div><a href="/2019/07/09/基2FFT原理/" title="基2FFT原理"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2019-07-09</div><div class="title">基2FFT原理</div></div></a></div></div></div></div><div class="aside_content" id="aside_content"><div class="card-widget card-info"><div class="card-content"><div class="card-info-avatar is-center"><img class="avatar-img" src="/img/had.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/><div class="author-info__name">月见樽</div><div class="author-info__description">日隐月现，潜龙在渊</div></div><div class="card-info-data"><div class="card-info-data-item is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">103</div></a></div><div class="card-info-data-item is-center"><a href="/tags/"><div class="headline">标签</div><div class="length-num">17</div></a></div><div class="card-info-data-item is-center"><a href="/categories/"><div class="headline">分类</div><div class="length-num">9</div></a></div></div><a class="button--animated" id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/qiankun214"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/qiankun214" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="/qiankun96214@outlook.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div></div><div class="card-widget card-announcement"><div class="card-content"><div class="item-headline"><i class="fas fa-bullhorn card-announcement-animation"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="card-content"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E7%9B%AE%E6%A0%87"><span class="toc-number">1.</span> <span class="toc-text">设计目标</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%BB%93%E6%9E%84%E6%A1%86%E5%9B%BE"><span class="toc-number">2.</span> <span class="toc-text">结构框图</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%8F%82%E6%95%B0%E8%AF%B4%E6%98%8E"><span class="toc-number">3.</span> <span class="toc-text">参数说明</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AB%AF%E5%8F%A3%E5%88%97%E8%A1%A8"><span class="toc-number">4.</span> <span class="toc-text">端口列表</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%B3%BB%E7%BB%9F%E7%AB%AF%E5%8F%A3"><span class="toc-number">4.1.</span> <span class="toc-text">系统端口</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%85%8D%E7%BD%AE%E7%AB%AF%E5%8F%A3"><span class="toc-number">4.2.</span> <span class="toc-text">配置端口</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BE%93%E5%85%A5%E7%AB%AF%E5%8F%A3"><span class="toc-number">4.3.</span> <span class="toc-text">输入端口</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BE%93%E5%87%BA%E7%AB%AF%E5%8F%A3"><span class="toc-number">4.4.</span> <span class="toc-text">输出端口</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E5%AE%9E%E7%8E%B0"><span class="toc-number">5.</span> <span class="toc-text">设计实现</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%85%8D%E7%BD%AE%E6%8E%A5%E5%8F%A3"><span class="toc-number">5.1.</span> <span class="toc-text">配置接口</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#P2P%E8%BE%93%E5%85%A5%E6%8E%A5%E5%8F%A3"><span class="toc-number">5.2.</span> <span class="toc-text">P2P输入接口</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#FIR%E6%BB%A4%E6%B3%A2%E5%99%A8"><span class="toc-number">5.3.</span> <span class="toc-text">FIR滤波器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="toc-number">5.3.1.</span> <span class="toc-text">计数器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">5.3.2.</span> <span class="toc-text">移位寄存器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B9%98%E6%B3%95%E5%99%A8"><span class="toc-number">5.3.3.</span> <span class="toc-text">乘法器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%B4%AF%E5%8A%A0%E5%99%A8"><span class="toc-number">5.3.4.</span> <span class="toc-text">累加器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#P2P%E8%BE%93%E5%87%BA%E6%8E%A5%E5%8F%A3"><span class="toc-number">5.3.5.</span> <span class="toc-text">P2P输出接口</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BD%AC%E5%8F%91%E6%A8%A1%E5%9D%97"><span class="toc-number">5.4.</span> <span class="toc-text">转发模块</span></a></li></ol></li></ol></div></div></div><div class="card-widget card-recent-post"><div class="card-content"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/11/09/%E7%BD%91%E7%BB%9C%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B02%E2%80%94%E2%80%94%E7%89%A9%E7%90%86%E5%B1%82%E5%9F%BA%E7%A1%80%EF%BC%88%E4%BF%A1%E5%8F%B7%E4%B8%8E%E7%B3%BB%E7%BB%9F%EF%BC%89/" title="网络学习笔记2——信号与系统">网络学习笔记2——信号与系统</a><time datetime="2020-11-09T15:51:13.000Z" title="发表于 2020-11-09 23:51:13">2020-11-09</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/11/06/%E7%BD%91%E7%BB%9C%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B01%E2%80%94%E2%80%94%E5%8D%8F%E8%AE%AE%E5%88%86%E5%B1%82/" title="网络学习笔记1——协议分层">网络学习笔记1——协议分层</a><time datetime="2020-11-06T15:51:13.000Z" title="发表于 2020-11-06 23:51:13">2020-11-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/09/29/%E9%AB%98%E7%BA%A7%E7%BB%BC%E5%90%88%E5%B7%A5%E5%85%B7StratusHLS%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0(4)/" title="高级综合工具StratusHLS学习笔记(4)">高级综合工具StratusHLS学习笔记(4)</a><time datetime="2020-09-29T15:51:13.000Z" title="发表于 2020-09-29 23:51:13">2020-09-29</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/07/29/%E9%AB%98%E7%BA%A7%E7%BB%BC%E5%90%88%E5%B7%A5%E5%85%B7StratusHLS%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0(3)/" title="高级综合工具StratusHLS学习笔记(3)">高级综合工具StratusHLS学习笔记(3)</a><time datetime="2020-07-29T15:51:13.000Z" title="发表于 2020-07-29 23:51:13">2020-07-29</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/07/19/%E9%AB%98%E7%BA%A7%E7%BB%BC%E5%90%88%E5%B7%A5%E5%85%B7StratusHLS%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0(2)/" title="高级综合工具StratusHLS学习笔记(2)">高级综合工具StratusHLS学习笔记(2)</a><time datetime="2020-07-19T15:51:13.000Z" title="发表于 2020-07-19 23:51:13">2020-07-19</time></div></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 By 月见樽</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><div class="search-dialog__title" id="local-search-title">本地搜索</div><div id="local-input-panel"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div></div><hr/><div id="local-search-results"><div id="local-hits"></div><div id="local-stats"><div class="local-search-stats__hr" id="hr"><span>由</span> <a target="_blank" rel="noopener" href="https://github.com/wzpan/hexo-generator-search" style="color:#49B1F5;">hexo-generator-search</a>
 <span>提供支持</span></div></div></div><span class="search-close-button"><i class="fas fa-times"></i></span></div><div id="search-mask"></div></div><div><script src="https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js"></script><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    loader: {
      source: {
        '[tex]/amsCd': '[tex]/amscd'
      }
    },
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        addClass: [200,() => {
          document.querySelectorAll('mjx-container:not([display=\'true\']').forEach( node => {
            const target = node.parentNode
            if (!target.classList.contains('has-jax')) {
              target.classList.add('mathjax-overflow')
            }
          })
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script><script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></div></body></html>