{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583467083806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583467083821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 21:58:03 2020 " "Processing started: Thu Mar 05 21:58:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583467083821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467083821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467083821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583467084926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583467084926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467101334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467101334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-synth " "Found design unit 1: fulladder-synth" {  } { { "fulladder.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102310 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467102310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder4Bits-synth " "Found design unit 1: fullAdder4Bits-synth" {  } { { "fullAdder4Bits.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102315 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder4Bits " "Found entity 1: fullAdder4Bits" {  } { { "fullAdder4Bits.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467102315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "decoder.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102319 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467102319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467102323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_tb " "Found entity 1: deco_tb" {  } { { "deco_tb.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/deco_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467102326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder4Bits_tb-testbench " "Found design unit 1: fullAdder4Bits_tb-testbench" {  } { { "fullAdder4Bits_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102330 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder4Bits_tb " "Found entity 1: fullAdder4Bits_tb" {  } { { "fullAdder4Bits_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467102330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits_w_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits_w_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder4Bits_w_Display-synth " "Found design unit 1: fullAdder4Bits_w_Display-synth" {  } { { "fullAdder4Bits_w_Display.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_w_Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102335 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder4Bits_w_Display " "Found entity 1: fullAdder4Bits_w_Display" {  } { { "fullAdder4Bits_w_Display.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_w_Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583467102335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467102335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fullAdder4Bits_w_Display " "Elaborating entity \"fullAdder4Bits_w_Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583467102432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder4Bits fullAdder4Bits:fulladder4bit " "Elaborating entity \"fullAdder4Bits\" for hierarchy \"fullAdder4Bits:fulladder4bit\"" {  } { { "fullAdder4Bits_w_Display.vhd" "fulladder4bit" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_w_Display.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583467102471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fullAdder4Bits:fulladder4bit\|fulladder:bit0 " "Elaborating entity \"fulladder\" for hierarchy \"fullAdder4Bits:fulladder4bit\|fulladder:bit0\"" {  } { { "fullAdder4Bits.vhd" "bit0" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583467102474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:display1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:display1\"" {  } { { "fullAdder4Bits_w_Display.vhd" "display1" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_w_Display.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583467102479 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[0\] VCC " "Pin \"Y2\[0\]\" is stuck at VCC" {  } { { "fullAdder4Bits_w_Display.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_w_Display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583467103738 "|fullAdder4Bits_w_Display|Y2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[1\] VCC " "Pin \"Y2\[1\]\" is stuck at VCC" {  } { { "fullAdder4Bits_w_Display.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_w_Display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583467103738 "|fullAdder4Bits_w_Display|Y2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[2\] VCC " "Pin \"Y2\[2\]\" is stuck at VCC" {  } { { "fullAdder4Bits_w_Display.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_w_Display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583467103738 "|fullAdder4Bits_w_Display|Y2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[3\] VCC " "Pin \"Y2\[3\]\" is stuck at VCC" {  } { { "fullAdder4Bits_w_Display.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_w_Display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583467103738 "|fullAdder4Bits_w_Display|Y2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[6\] VCC " "Pin \"Y2\[6\]\" is stuck at VCC" {  } { { "fullAdder4Bits_w_Display.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_w_Display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583467103738 "|fullAdder4Bits_w_Display|Y2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583467103738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583467103905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583467104617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583467104617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583467104776 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583467104776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583467104776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583467104776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583467104873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 21:58:24 2020 " "Processing ended: Thu Mar 05 21:58:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583467104873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583467104873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583467104873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583467104873 ""}
