# 4-bit ALU Design using Verilog HDL

## ğŸ§  Description
This project implements a 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL.  
It performs 8 operations on 4-bit inputs:
- ADD
- SUB
- AND
- OR
- NOT
- XOR
- Right Shift
- Left Shift

## ğŸ›  Tools Used
- Verilog HDL  
- EDA Playground for simulation  
- GitHub for version control

## ğŸ“‚ Files Included
- `ALU.v`: Verilog code for the ALU
- `ALU_tb.v`: Testbench code
- `ALU_output.png`: Screenshot of simulation result
- `4bit_ALU_Project_Report_Kartik.pdf`: Mini project report

## ğŸ‘¨â€ğŸ’» Author
Kartik Shrivastava â€“ Electronics and Communication Engineering,  
Bundelkhand Institute of Engineering and Technology  
Email: kartikshrivastava587@gmail.com
