#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000fdc060 .scope module, "div_top" "div_top" 2 3;
 .timescale 0 0;
v00000000010378d0_0 .var "clk", 0 0;
v0000000001037970_0 .var "dividend_size", 4 0;
v0000000001037ec0_0 .var "divider_size", 4 0;
v0000000001037a60_0 .var "done", 0 0;
v0000000001037c40_0 .net "new_counter", 4 0, v0000000000f86360_0;  1 drivers
v0000000001037f60_0 .net "new_divisor", 31 0, v0000000000f86400_0;  1 drivers
v0000000001038780_0 .net "new_quotient", 31 0, v0000000000f864a0_0;  1 drivers
v0000000001038960_0 .net "new_remainder", 31 0, v0000000000f86540_0;  1 drivers
v0000000001037b00_0 .var "old_counter", 4 0;
v0000000001038000_0 .var "old_divisor", 31 0;
v0000000001038820_0 .var "old_quotient", 31 0;
v0000000001038460_0 .var "old_remainder", 31 0;
v00000000010385a0_0 .net "status", 0 0, v0000000001037830_0;  1 drivers
E_0000000000fc5210 .event negedge, v0000000000fc72f0_0;
S_0000000000fdc1f0 .scope module, "div" "divider" 2 13, 3 1 0, S_0000000000fdc060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "done";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "old_remainder";
    .port_info 3 /INPUT 32 "old_quotient";
    .port_info 4 /INPUT 32 "old_divisor";
    .port_info 5 /INPUT 5 "old_counter";
    .port_info 6 /INPUT 5 "divider_size";
    .port_info 7 /INPUT 5 "dividend_size";
    .port_info 8 /OUTPUT 32 "new_remainder";
    .port_info 9 /OUTPUT 32 "new_quotient";
    .port_info 10 /OUTPUT 32 "new_divisor";
    .port_info 11 /OUTPUT 5 "new_counter";
    .port_info 12 /OUTPUT 1 "status";
v0000000000fc72f0_0 .net "clk", 0 0, v00000000010378d0_0;  1 drivers
v0000000000fc7390_0 .net "dividend_size", 4 0, v0000000001037970_0;  1 drivers
v0000000000fdc380_0 .net "divider_size", 4 0, v0000000001037ec0_0;  1 drivers
v0000000000fdc420_0 .net "done", 0 0, v0000000001037a60_0;  1 drivers
v0000000000f86360_0 .var "new_counter", 4 0;
v0000000000f86400_0 .var "new_divisor", 31 0;
v0000000000f864a0_0 .var "new_quotient", 31 0;
v0000000000f86540_0 .var "new_remainder", 31 0;
v0000000000f865e0_0 .net "old_counter", 4 0, v0000000001037b00_0;  1 drivers
v0000000000fc79a0_0 .net "old_divisor", 31 0, v0000000001038000_0;  1 drivers
v0000000000f86680_0 .net "old_quotient", 31 0, v0000000001038820_0;  1 drivers
v0000000000f86720_0 .net "old_remainder", 31 0, v0000000001038460_0;  1 drivers
v0000000001037830_0 .var "status", 0 0;
E_0000000000fc5350 .event posedge, v0000000000fc72f0_0;
    .scope S_0000000000fdc1f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001037830_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000000fdc1f0;
T_1 ;
    %wait E_0000000000fc5350;
    %load/vec4 v0000000000fdc420_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000000fdc380_0;
    %pad/u 32;
    %load/vec4 v0000000000fc7390_0;
    %pad/u 32;
    %sub;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0000000000f86720_0;
    %assign/vec4 v0000000000f86540_0, 0;
    %load/vec4 v0000000000fc79a0_0;
    %load/vec4 v0000000000fdc380_0;
    %load/vec4 v0000000000fc7390_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0000000000f86400_0, 0;
    %load/vec4 v0000000000f86680_0;
    %assign/vec4 v0000000000f864a0_0, 0;
    %load/vec4 v0000000000f865e0_0;
    %assign/vec4 v0000000000f86360_0, 0;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000fdc420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001037830_0, 0;
    %load/vec4 v0000000000f865e0_0;
    %load/vec4 v0000000000fdc380_0;
    %load/vec4 v0000000000fc7390_0;
    %sub;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v0000000000fc79a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000000000f86400_0, 0;
    %load/vec4 v0000000000f865e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f86360_0, 0;
    %load/vec4 v0000000000f86720_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0000000000f86720_0;
    %load/vec4 v0000000000fc79a0_0;
    %add;
    %assign/vec4 v0000000000f86540_0, 0;
    %load/vec4 v0000000000f86680_0;
    %pushi/vec4 1, 0, 32;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %or;
    %pad/u 32;
    %assign/vec4 v0000000000f864a0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000000000f86720_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0000000000f86720_0;
    %load/vec4 v0000000000fc79a0_0;
    %sub;
    %assign/vec4 v0000000000f86540_0, 0;
    %load/vec4 v0000000000f86680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %or;
    %pad/u 32;
    %assign/vec4 v0000000000f864a0_0, 0;
T_1.10 ;
T_1.9 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000000000f865e0_0;
    %load/vec4 v0000000000fdc380_0;
    %load/vec4 v0000000000fc7390_0;
    %sub;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0000000000f86720_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v0000000000f86720_0;
    %load/vec4 v0000000000fc79a0_0;
    %add;
    %assign/vec4 v0000000000f86540_0, 0;
    %load/vec4 v0000000000f86680_0;
    %pushi/vec4 1, 0, 32;
    %xor;
    %assign/vec4 v0000000000f864a0_0, 0;
    %load/vec4 v0000000000f865e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f86360_0, 0;
    %load/vec4 v0000000000fc79a0_0;
    %assign/vec4 v0000000000f86400_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0000000000f86720_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.16, 5;
    %load/vec4 v0000000000f86720_0;
    %assign/vec4 v0000000000f86540_0, 0;
    %load/vec4 v0000000000f86680_0;
    %assign/vec4 v0000000000f864a0_0, 0;
    %load/vec4 v0000000000f865e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f86360_0, 0;
    %load/vec4 v0000000000fc79a0_0;
    %assign/vec4 v0000000000f86400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001037830_0, 0;
T_1.16 ;
T_1.15 ;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001037830_0, 0;
T_1.13 ;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000fdc060;
T_2 ;
    %wait E_0000000000fc5210;
    %load/vec4 v0000000001038960_0;
    %assign/vec4 v0000000001038460_0, 0;
    %load/vec4 v0000000001037f60_0;
    %assign/vec4 v0000000001038000_0, 0;
    %load/vec4 v0000000001037c40_0;
    %assign/vec4 v0000000001037b00_0, 0;
    %load/vec4 v0000000001038780_0;
    %assign/vec4 v0000000001038820_0, 0;
    %load/vec4 v00000000010385a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 22 "$display", "t = %d: Divisor= %d Remainder = %d  Quotient = %d Count = %d", $time, v0000000001038000_0, v0000000001038460_0, v0000000001038820_0, v0000000001037b00_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000fdc060;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010378d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001037a60_0, 0;
    %end;
    .thread T_3;
    .scope S_0000000000fdc060;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v00000000010378d0_0;
    %inv;
    %assign/vec4 v00000000010378d0_0, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000000000fdc060;
T_5 ;
    %delay 10, 0;
    %pushi/vec4 67, 0, 32;
    %assign/vec4 v0000000001038460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001038820_0, 0;
    %pushi/vec4 14, 0, 32;
    %assign/vec4 v0000000001038000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000001037b00_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000001037970_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0000000001037ec0_0, 0;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001037a60_0, 0;
    %end;
    .thread T_5;
    .scope S_0000000000fdc060;
T_6 ;
    %delay 500, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000000fdc060;
T_7 ;
    %vpi_call 2 58 "$dumpfile", "divide.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000fdc060 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A11Q2_top.v";
    "./A11Q2_div.v";
