$date
	Tue Nov  1 21:21:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module imm_decode_tb $end
$var wire 25 ! input_op [24:0] $end
$var wire 32 " imm_op [31:0] $end
$var reg 3 # imm_control [2:0] $end
$var reg 32 $ inst [31:0] $end
$scope module test $end
$var wire 3 % imm_control [2:0] $end
$var wire 25 & input_op [31:7] $end
$var reg 32 ' imm_op [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111011 '
b11110110000000000000 &
b1 %
b111101100000000000000010011 $
b1 #
b1111011 "
b11110110000000000000 !
$end
#10
b101000001 "
b101000001 '
b1010000000000001000001 !
b1010000000000001000001 &
b10 #
b10 %
b10100000000000010000010100011 $
#20
b100 "
b100 '
b100 !
b100 &
b11 #
b11 %
b1001100011 $
#30
b1010010001010101000000000000 "
b1010010001010101000000000000 '
b101001000101010100000 !
b101001000101010100000 &
b100 #
b100 %
b1010010001010101000000110111 $
#40
b111111111111111101000 "
b111111111111111101000 '
b1111111010011111111100001 !
b1111111010011111111100001 &
b101 #
b101 %
b11111110100111111111000011101111 $
#50
