// Seed: 1730646763
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2;
  logic [7:0] id_3;
  assign id_3[-1'b0] = 1'b0;
endmodule
program module_1 #(
    parameter id_1 = 32'd68
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  wire  id_5;
  logic id_6;
  ;
  initial @(posedge -1) id_6[1] = -1;
  module_0 modCall_1 (id_5);
  logic [id_1 : -1 'b0] id_7;
  ;
endprogram
