<stg><name>mp_mul.141.1</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %indvars_iv31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %u_016 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_016"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:3 %v_017 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_017"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:4 %b_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_offset

]]></Node>
<StgValue><ssdm name="b_offset_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
entry:5 %t_33_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_33_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %v_35_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_35_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %v_114_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_114_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
entry:8 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %b_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %store_ln140 = store i64 0, i64 %v_017

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:10 %store_ln140 = store i4 0, i4 %u_016

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:11 %store_ln139 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:12 %store_ln0 = store i4 1, i4 %indvars_iv31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln143 = br void %VITIS_LOOP_144_2

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_144_2:0 %i_79 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_79"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_144_2:1 %u = load i4 %u_016

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_144_2:2 %v_200 = load i64 %v_017

]]></Node>
<StgValue><ssdm name="v_200"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_144_2:3 %icmp_ln143 = icmp_eq  i4 %i_79, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_144_2:4 %add_ln143 = add i4 %i_79, i4 1

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_144_2:5 %br_ln143 = br i1 %icmp_ln143, void %VITIS_LOOP_144_2.split, void %VITIS_LOOP_157_4.preheader

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_144_2.split:1 %trunc_ln143 = trunc i4 %i_79

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_144_2.split:10 %store_ln139 = store i4 %add_ln143, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_157_4.preheader:0 %u_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_29"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_157_4.preheader:1 %v = alloca i32 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_157_4.preheader:2 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_157_4.preheader:3 %i_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_157_4.preheader:4 %store_ln139 = store i4 8, i4 %i_25

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_157_4.preheader:5 %store_ln0 = store i4 1, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_157_4.preheader:6 %store_ln140 = store i64 %v_200, i64 %v

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_157_4.preheader:7 %store_ln140 = store i4 %u, i4 %u_29

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_157_4.preheader:8 %br_ln156 = br void %VITIS_LOOP_157_4

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_144_2.split:0 %indvars_iv31_load = load i4 %indvars_iv31

]]></Node>
<StgValue><ssdm name="indvars_iv31_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="64" op_6_bw="3" op_7_bw="4" op_8_bw="64" op_9_bw="64" op_10_bw="4" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
VITIS_LOOP_144_2.split:4 %call_ln143 = call void @mp_mul.141.1_Pipeline_VITIS_LOOP_144_2, i64 %v_200, i4 %u, i4 %indvars_iv31_load, i1 %b_offset_read, i64 %b, i3 %trunc_ln143, i4 %tmp_s, i64 %v_114_loc, i64 %v_017, i4 %u_016

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_144_2.split:9 %add_ln143_13 = add i4 %indvars_iv31_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln143_13"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_144_2.split:11 %store_ln143 = store i4 %add_ln143_13, i4 %indvars_iv31

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="64" op_6_bw="3" op_7_bw="4" op_8_bw="64" op_9_bw="64" op_10_bw="4" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
VITIS_LOOP_144_2.split:4 %call_ln143 = call void @mp_mul.141.1_Pipeline_VITIS_LOOP_144_2, i64 %v_200, i4 %u, i4 %indvars_iv31_load, i1 %b_offset_read, i64 %b, i3 %trunc_ln143, i4 %tmp_s, i64 %v_114_loc, i64 %v_017, i4 %u_016

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_144_2.split:2 %speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln140"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_144_2.split:3 %specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln143"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_144_2.split:5 %v_114_loc_load = load i64 %v_114_loc

]]></Node>
<StgValue><ssdm name="v_114_loc_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="3">
<![CDATA[
VITIS_LOOP_144_2.split:6 %zext_ln150 = zext i3 %trunc_ln143

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_144_2.split:7 %c_addr_25 = getelementptr i64 %c, i32 0, i32 %zext_ln150

]]></Node>
<StgValue><ssdm name="c_addr_25"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
VITIS_LOOP_144_2.split:8 %store_ln150 = store i64 %v_114_loc_load, i4 %c_addr_25

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_144_2.split:12 %br_ln143 = br void %VITIS_LOOP_144_2

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_157_4:0 %i_80 = load i4 %i_25

]]></Node>
<StgValue><ssdm name="i_80"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_157_4:1 %icmp_ln156 = icmp_eq  i4 %i_80, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_157_4:2 %br_ln156 = br i1 %icmp_ln156, void %VITIS_LOOP_157_4.split, void %for.end65

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:1 %v_load = load i64 %v

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_157_4.split:13 %add_ln156 = add i4 %i_80, i4 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:15 %store_ln139 = store i4 %add_ln156, i4 %i_25

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end65:0 %v_load48 = load i64 %v

]]></Node>
<StgValue><ssdm name="v_load48"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end65:1 %c_addr = getelementptr i64 %c, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.end65:2 %store_ln168 = store i64 %v_load48, i4 %c_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
for.end65:3 %ret_ln169 = ret

]]></Node>
<StgValue><ssdm name="ret_ln169"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:0 %u_29_load = load i4 %u_29

]]></Node>
<StgValue><ssdm name="u_29_load"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:2 %indvars_iv_load = load i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_157_4.split:3 %trunc_ln156 = trunc i4 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="4" op_4_bw="4" op_5_bw="64" op_6_bw="4" op_7_bw="64" op_8_bw="64" op_9_bw="3" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:6 %call_ln156 = call void @mp_mul.141.1_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i4 %tmp_s, i64 %b, i4 %i_80, i64 %v_35_loc, i64 %v, i3 %t_33_loc

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_157_4.split:14 %add_ln156_13 = add i4 %indvars_iv_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln156_13"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:16 %store_ln156 = store i4 %add_ln156_13, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="4" op_4_bw="4" op_5_bw="64" op_6_bw="4" op_7_bw="64" op_8_bw="64" op_9_bw="3" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:6 %call_ln156 = call void @mp_mul.141.1_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i4 %tmp_s, i64 %b, i4 %i_80, i64 %v_35_loc, i64 %v, i3 %t_33_loc

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_157_4.split:4 %speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln139"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:5 %specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74

]]></Node>
<StgValue><ssdm name="specloopname_ln156"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:7 %v_35_loc_load = load i64 %v_35_loc

]]></Node>
<StgValue><ssdm name="v_35_loc_load"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:8 %t_33_loc_load = load i3 %t_33_loc

]]></Node>
<StgValue><ssdm name="t_33_loc_load"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_157_4.split:9 %zext_ln157 = zext i3 %t_33_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_157_4.split:10 %zext_ln163 = zext i4 %i_80

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_157_4.split:11 %c_addr_26 = getelementptr i64 %c, i32 0, i32 %zext_ln163

]]></Node>
<StgValue><ssdm name="c_addr_26"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
VITIS_LOOP_157_4.split:12 %store_ln163 = store i64 %v_35_loc_load, i4 %c_addr_26

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:17 %store_ln140 = store i4 %zext_ln157, i4 %u_29

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_157_4.split:18 %br_ln156 = br void %VITIS_LOOP_157_4

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
