[2025-09-15 16:11:44] START suite=spec trace=435.gromacs-228B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/435.gromacs-228B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2041670 heartbeat IPC: 4.898 cumulative IPC: 4.898 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4067575 heartbeat IPC: 4.936 cumulative IPC: 4.917 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4067575 cumulative IPC: 4.917 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4067575 cumulative IPC: 4.917 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 6254029 heartbeat IPC: 4.574 cumulative IPC: 4.574 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 8441110 heartbeat IPC: 4.572 cumulative IPC: 4.573 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 10629897 heartbeat IPC: 4.569 cumulative IPC: 4.572 (Simulation time: 00 hr 02 min 57 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 14038819 heartbeat IPC: 2.933 cumulative IPC: 4.012 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 18204519 heartbeat IPC: 2.401 cumulative IPC: 3.537 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 23392482 heartbeat IPC: 1.928 cumulative IPC: 3.105 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 26793264 heartbeat IPC: 2.941 cumulative IPC: 3.08 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 29707381 heartbeat IPC: 3.432 cumulative IPC: 3.12 (Simulation time: 00 hr 06 min 41 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 31882260 heartbeat IPC: 4.598 cumulative IPC: 3.236 (Simulation time: 00 hr 07 min 18 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 29978905 cumulative IPC: 3.336 (Simulation time: 00 hr 07 min 56 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 29978905 cumulative IPC: 3.336 (Simulation time: 00 hr 07 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/435.gromacs-228B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.336 instructions: 100000004 cycles: 29978905
CPU 0 Branch Prediction Accuracy: 91.52% MPKI: 1.338 Average ROB Occupancy at Mispredict: 149.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00116
BRANCH_INDIRECT: 6e-05
BRANCH_CONDITIONAL: 1.335
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 4e-05
BRANCH_RETURN: 0.00108


====Backend Stall Breakdown====
ROB_STALL: 4547165
LQ_STALL: 265179
SQ_STALL: 370905


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 528.8579
REPLAY_LOAD: 100.344765
NON_REPLAY_LOAD: 16.97648

== Total ==
ADDR_TRANS: 301449
REPLAY_LOAD: 58501
NON_REPLAY_LOAD: 4187215

== Counts ==
ADDR_TRANS: 570
REPLAY_LOAD: 583
NON_REPLAY_LOAD: 246648

cpu0->cpu0_STLB TOTAL        ACCESS:     118657 HIT:     117288 MISS:       1369 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     118657 HIT:     117288 MISS:       1369 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 598.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     786661 HIT:     588851 MISS:     197810 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     518066 HIT:     357134 MISS:     160932 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      37498 HIT:       2453 MISS:      35045 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     229096 HIT:     229065 MISS:         31 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2001 HIT:        199 MISS:       1802 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 82.56 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14598658 HIT:   14597452 MISS:       1206 MSHR_MERGE:        280
cpu0->cpu0_L1I LOAD         ACCESS:   14598658 HIT:   14597452 MISS:       1206 MSHR_MERGE:        280
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 141.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22120361 HIT:   20290558 MISS:    1829803 MSHR_MERGE:    1273137
cpu0->cpu0_L1D LOAD         ACCESS:   10272352 HIT:    8900133 MISS:    1372219 MSHR_MERGE:     855055
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   11845265 HIT:   11389687 MISS:     455578 MSHR_MERGE:     418077
cpu0->cpu0_L1D TRANSLATION  ACCESS:       2744 HIT:        738 MISS:       2006 MSHR_MERGE:          5
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 41.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10921716 HIT:   10921589 MISS:        127 MSHR_MERGE:         71
cpu0->cpu0_ITLB LOAD         ACCESS:   10921716 HIT:   10921589 MISS:        127 MSHR_MERGE:         71
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 627.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19427872 HIT:   19219389 MISS:     208483 MSHR_MERGE:      89882
cpu0->cpu0_DTLB LOAD         ACCESS:   19427872 HIT:   19219389 MISS:     208483 MSHR_MERGE:      89882
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.63 cycles
cpu0->LLC TOTAL        ACCESS:     259876 HIT:     151138 MISS:     108738 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     160932 HIT:      83042 MISS:      77890 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      35045 HIT:       6052 MISS:      28993 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      62097 HIT:      62035 MISS:         62 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1802 HIT:          9 MISS:       1793 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94.85 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4847
  ROW_BUFFER_MISS:     103802
  AVG DBUS CONGESTED CYCLE: 7.771
Channel 0 WQ ROW_BUFFER_HIT:       7617
  ROW_BUFFER_MISS:      31215
  FULL:          0
Channel 0 REFRESHES ISSUED:       2499
[2025-09-15 16:19:41] END   suite=spec trace=435.gromacs-228B (rc=0)
