// Seed: 919579239
module module_0 (
    output wor id_0,
    input uwire void id_1,
    input uwire id_2,
    input tri1 id_3
);
  wand id_5 = 1'b0;
  supply1 id_6;
  wire id_7;
  assign id_5 = id_6;
  always @(*);
  tri1 id_8;
  assign module_1.id_0 = 0;
  wire id_9;
  assign id_8 = -1'b0 - (-1);
endmodule
module module_1 (
    input wand id_0,
    input wire id_1
);
  final id_3 = -1 - 1;
  parameter id_4 = (id_0 <-> id_1);
  wire id_5;
  assign id_3 = id_1;
  tri0 id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3
  );
  wire id_8, id_9, id_10;
  assign id_6 = -1 % id_8;
  wire id_11;
  wire id_12;
  parameter id_13 = 1;
  assign id_3 = id_9.id_9;
endmodule
