{"Source Block": ["hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@166:184@HdlStmProcess", "    end\n    endcase\n  end\nend\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n    up_ctrl_manual_sync_request <= 1'b0;\n  end else if (up_wreq == 1'b1 && up_waddr == 12'h092) begin\n    up_ctrl_manual_sync_request <= up_wdata[0];\n  end else begin\n    up_ctrl_manual_sync_request <= 1'b0;\n  end\nend\n\n/* Shared ILAS data can be access through any lane register map window */\n\n/* Shared ILAS data */\nreg [7:0] up_cfg_ilas_data_did = 'h00;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[171, "always @(posedge up_clk) begin\n"], [172, "  if (up_reset == 1'b1) begin\n"], [173, "    up_ctrl_manual_sync_request <= 1'b0;\n"], [174, "  end else if (up_wreq == 1'b1 && up_waddr == 12'h092) begin\n"], [175, "    up_ctrl_manual_sync_request <= up_wdata[0];\n"], [176, "  end else begin\n"], [177, "    up_ctrl_manual_sync_request <= 1'b0;\n"], [179, "end\n"]], "Add": [[177, "  always @(posedge up_clk) begin\n"], [177, "    if (up_reset == 1'b1) begin\n"], [177, "      up_ctrl_manual_sync_request <= 1'b0;\n"], [177, "    end else if (up_wreq == 1'b1 && up_waddr == 12'h092) begin\n"], [177, "      up_ctrl_manual_sync_request <= up_wdata[0];\n"], [177, "    end else begin\n"], [177, "      up_ctrl_manual_sync_request <= 1'b0;\n"], [177, "    end\n"]]}}