#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Sep 22 15:55:44 2023
# Process ID: 26963
# Current directory: /home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.runs/synth_1
# Command line: vivado -log RegisterFile.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RegisterFile.tcl
# Log file: /home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.runs/synth_1/RegisterFile.vds
# Journal file: /home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source RegisterFile.tcl -notrace
Command: synth_design -top RegisterFile -part xc7vx415tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx415t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx415t'
INFO: [Common 17-1540] The version limit for your license is '2021.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27034 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1402.359 ; gain = 88.000 ; free physical = 434 ; free virtual = 16383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/home/grads/p/pranav_anantharam/lab3_register_file/RegisterFile.v:3]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (1#1) [/home/grads/p/pranav_anantharam/lab3_register_file/RegisterFile.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1443.906 ; gain = 129.547 ; free physical = 444 ; free virtual = 16392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1443.906 ; gain = 129.547 ; free physical = 443 ; free virtual = 16391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx415tffg1157-1
INFO: [Device 21-403] Loading part xc7vx415tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1451.898 ; gain = 137.539 ; free physical = 446 ; free virtual = 16395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1459.906 ; gain = 145.547 ; free physical = 469 ; free virtual = 16417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RegisterFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:120)
BRAMs: 1760 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:03:23 . Memory (MB): peak = 1702.168 ; gain = 387.809 ; free physical = 161 ; free virtual = 16123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+-------------------+-----------+----------------------+---------------+
|Module Name  | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+-------------+-------------------+-----------+----------------------+---------------+
|RegisterFile | register_file_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+-------------+-------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:03:23 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 159 ; free virtual = 16121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+-------------------+-----------+----------------------+---------------+
|Module Name  | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+-------------+-------------------+-----------+----------------------+---------------+
|RegisterFile | register_file_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+-------------+-------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:03:23 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 179 ; free virtual = 16120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:03:24 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 152 ; free virtual = 16106
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:03:24 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 155 ; free virtual = 16106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:03:24 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 161 ; free virtual = 16106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:03:24 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 167 ; free virtual = 16106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:03:24 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 169 ; free virtual = 16106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:03:24 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 176 ; free virtual = 16107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     1|
|3     |LUT6   |     1|
|4     |RAM32M |    12|
|5     |IBUF   |    49|
|6     |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   128|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:03:24 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 185 ; free virtual = 16107
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:03:24 . Memory (MB): peak = 1702.172 ; gain = 387.812 ; free physical = 183 ; free virtual = 16109
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:03:24 . Memory (MB): peak = 1702.176 ; gain = 387.812 ; free physical = 192 ; free virtual = 16118
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:03:27 . Memory (MB): peak = 1794.816 ; gain = 517.383 ; free physical = 229 ; free virtual = 16059
INFO: [Common 17-1381] The checkpoint '/home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.runs/synth_1/RegisterFile.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RegisterFile_utilization_synth.rpt -pb RegisterFile_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1818.840 ; gain = 0.000 ; free physical = 228 ; free virtual = 16059
INFO: [Common 17-206] Exiting Vivado at Fri Sep 22 15:59:24 2023...

