

================================================================
== Vitis HLS Report for 'mandelbrot_compute_Pipeline_l_S_count1_0_count1'
================================================================
* Date:           Wed Dec 11 17:28:59 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  6.395 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3003|     3003|  19.204 us|  19.204 us|  3003|  3003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_count1_0_count1  |     3001|     3001|         5|          3|          2|  1000|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      433|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    18|      588|     9892|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       92|    -|
|Register             |        -|     -|      290|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    18|      878|    10417|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+------+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------+---------------------+---------+----+-----+------+-----+
    |mul_55s_55s_104_1_1_U1  |mul_55s_55s_104_1_1  |        0|   0|    0|  3181|    0|
    |mul_55s_55s_105_1_1_U2  |mul_55s_55s_105_1_1  |        0|   0|    0|  3181|    0|
    |mul_55s_55s_105_1_1_U3  |mul_55s_55s_105_1_1  |        0|   0|    0|  3181|    0|
    |mul_55s_55s_105_5_1_U4  |mul_55s_55s_105_5_1  |        0|   9|  143|   179|    0|
    |mul_55s_55s_105_5_1_U5  |mul_55s_55s_105_5_1  |        0|   9|  445|   170|    0|
    +------------------------+---------------------+---------+----+-----+------+-----+
    |Total                   |                     |        0|  18|  588|  9892|    0|
    +------------------------+---------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |count1_2_fu_125_p2   |         +|   0|  0|  17|          10|           1|
    |v39_fu_318_p2        |         +|   0|  0|  39|          32|           1|
    |v52_V_fu_185_p2      |         +|   0|  0|  62|          55|          51|
    |v66_V_fu_233_p2      |         +|   0|  0|  55|          55|          53|
    |v84_V_fu_379_p2      |         +|   0|  0|  62|          55|          55|
    |v70_V_fu_239_p2      |         -|   0|  0|  55|          55|          55|
    |icmp_ln62_fu_119_p2  |      icmp|   0|  0|  11|          10|           6|
    |v37_fu_312_p2        |      icmp|   0|  0|   8|           3|           1|
    |count2_1_fu_336_p3   |    select|   0|  0|  32|           1|          32|
    |v74_V_fu_330_p3      |    select|   0|  0|  30|           1|          30|
    |v79_V_fu_324_p3      |    select|   0|  0|  30|           1|          30|
    |v85_V_2_fu_395_p3    |    select|   0|  0|  30|           1|          30|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 433|         280|         347|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |count1_fu_80             |   9|          2|   10|         20|
    |v34_V_fu_72              |   9|          2|   30|         60|
    |v38_fu_76                |   9|          2|   32|         64|
    |v57_V_fu_68              |   9|          2|   30|         60|
    |v62_V_fu_64              |   9|          2|   30|         60|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  92|         20|  136|        274|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |count1_fu_80                 |  10|   0|   10|          0|
    |icmp_ln62_reg_446            |   1|   0|    1|          0|
    |v34_V_fu_72                  |  30|   0|   30|          0|
    |v34_V_load_reg_482           |  30|   0|   30|          0|
    |v37_reg_487                  |   1|   0|    1|          0|
    |v38_fu_76                    |  32|   0|   32|          0|
    |v53_V_reg_460                |  30|   0|   30|          0|
    |v57_V_fu_68                  |  30|   0|   30|          0|
    |v57_V_load_reg_455           |  30|   0|   30|          0|
    |v62_V_fu_64                  |  30|   0|   30|          0|
    |v62_V_load_reg_450           |  30|   0|   30|          0|
    |v71_V_reg_465                |  30|   0|   30|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 290|   0|  290|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mandelbrot_compute_Pipeline_l_S_count1_0_count1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mandelbrot_compute_Pipeline_l_S_count1_0_count1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mandelbrot_compute_Pipeline_l_S_count1_0_count1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mandelbrot_compute_Pipeline_l_S_count1_0_count1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mandelbrot_compute_Pipeline_l_S_count1_0_count1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mandelbrot_compute_Pipeline_l_S_count1_0_count1|  return value|
|count2_2_out         |  out|   32|      ap_vld|                                     count2_2_out|       pointer|
|count2_2_out_ap_vld  |  out|    1|      ap_vld|                                     count2_2_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+

