
---------- Begin Simulation Statistics ----------
final_tick                               2542176935500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219696                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   219694                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.12                       # Real time elapsed on the host
host_tick_rate                              636371517                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200426                       # Number of instructions simulated
sim_ops                                       4200426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012167                       # Number of seconds simulated
sim_ticks                                 12167090500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.621020                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  374357                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               802979                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2742                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116125                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            868161                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45095                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          284505                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239410                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1075342                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71820                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31948                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200426                       # Number of instructions committed
system.cpu.committedOps                       4200426                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.789976                       # CPI: cycles per instruction
system.cpu.discardedOps                        298209                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621356                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1479668                       # DTB hits
system.cpu.dtb.data_misses                       8719                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418746                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874872                       # DTB read hits
system.cpu.dtb.read_misses                       7780                       # DTB read misses
system.cpu.dtb.write_accesses                  202610                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604796                       # DTB write hits
system.cpu.dtb.write_misses                       939                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18155                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3675333                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1162906                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688354                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17084625                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172712                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1006092                       # ITB accesses
system.cpu.itb.fetch_acv                          742                       # ITB acv
system.cpu.itb.fetch_hits                      998421                       # ITB hits
system.cpu.itb.fetch_misses                      7671                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11225824500     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9290500      0.08%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19301500      0.16%     92.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               916913500      7.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12171330000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8166561000     67.10%     67.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4004769000     32.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24320365                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543991     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840413     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593282     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200426                       # Class of committed instruction
system.cpu.quiesceCycles                        13816                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7235740                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22907456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22907456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22907456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22907456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117474.133333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117474.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117474.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117474.133333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13144490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13144490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13144490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13144490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67407.641026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67407.641026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67407.641026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67407.641026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22557959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22557959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117489.369792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117489.369792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12944993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12944993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67421.838542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67421.838542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.283816                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539678702000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.283816                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205239                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205239                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130921                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34910                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88867                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28970                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28970                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41359                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11408768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11408768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18144121                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160201                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002728                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052157                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159764     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160201                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836331537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378297750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474390250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5721280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10221952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5721280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5721280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470225811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369905361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840131172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470225811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470225811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183629768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183629768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183629768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470225811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369905361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023760939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000208916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7472                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7472                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414230                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114050                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123561                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159718                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123561                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10483                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2113                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5792                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2039623000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4837779250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13667.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32417.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105644                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159718                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123561                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.445611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.206016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.754784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35223     42.39%     42.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24631     29.65%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10262     12.35%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4619      5.56%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2485      2.99%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1474      1.77%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          984      1.18%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          589      0.71%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2819      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83086                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.971627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.379536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.697293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1358     18.17%     18.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5620     75.21%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           313      4.19%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.10%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.753433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6645     88.93%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.20%     90.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              492      6.58%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.48%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.76%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7472                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9551040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7771136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10221952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12167085500                       # Total gap between requests
system.mem_ctrls.avgGap                      42950.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5082816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7771136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417751146.011447846889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367238494.691890418530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638701257.297297120094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123561                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2583621750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2254157500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298611207500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28901.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32054.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2416710.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319200840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169628910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569207940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314019540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5327453130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185886720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7845464760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.810258                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    430774000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11330196500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274140300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145682460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496329960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319813740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5240228880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259338720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7695601740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.493178                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    620431000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11140539500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12159890500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1707235                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1707235                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1707235                       # number of overall hits
system.cpu.icache.overall_hits::total         1707235                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89458                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89458                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89458                       # number of overall misses
system.cpu.icache.overall_misses::total         89458                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5510099500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5510099500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5510099500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5510099500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1796693                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1796693                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1796693                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1796693                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049790                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049790                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049790                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049790                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61594.262112                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61594.262112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61594.262112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61594.262112                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88867                       # number of writebacks
system.cpu.icache.writebacks::total             88867                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89458                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89458                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89458                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89458                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5420642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5420642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5420642500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5420642500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049790                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60594.273290                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60594.273290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60594.273290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60594.273290                       # average overall mshr miss latency
system.cpu.icache.replacements                  88867                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1707235                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1707235                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89458                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89458                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5510099500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5510099500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1796693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1796693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61594.262112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61594.262112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5420642500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5420642500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60594.273290                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60594.273290                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.842808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1763585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88945                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.827815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.842808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3682843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3682843                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336660                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336660                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336660                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336660                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106091                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106091                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106091                       # number of overall misses
system.cpu.dcache.overall_misses::total        106091                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791510500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791510500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791510500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791510500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442751                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073534                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073534                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64015.896730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64015.896730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64015.896730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64015.896730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34734                       # number of writebacks
system.cpu.dcache.writebacks::total             34734                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36631                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36631                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36631                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36631                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69460                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69460                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4415622000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4415622000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4415622000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4415622000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048144                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048144                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048144                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048144                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63570.716959                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63570.716959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63570.716959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63570.716959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3317173500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3317173500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66786.935250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66786.935250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2694787000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2694787000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66575.759073                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66575.759073                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474337000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474337000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61576.608830                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61576.608830                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720835000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720835000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049287                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049287                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59373.943346                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59373.943346                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64569000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64569000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73290.578888                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73290.578888                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078759                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078759                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72290.578888                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72290.578888                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542176935500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.292274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.192268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.292274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000437                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2627630006500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 302081                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   302081                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   195.28                       # Real time elapsed on the host
host_tick_rate                              425848305                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58991125                       # Number of instructions simulated
sim_ops                                      58991125                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083161                       # Number of seconds simulated
sim_ticks                                 83160698000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.502758                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5973459                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8720027                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1141                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            646823                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8209930                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             189010                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          635330                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           446320                       # Number of indirect misses.
system.cpu.branchPred.lookups                10438251                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  394992                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        42593                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54051430                       # Number of instructions committed
system.cpu.committedOps                      54051430                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.075011                       # CPI: cycles per instruction
system.cpu.discardedOps                        991615                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15140151                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15674475                       # DTB hits
system.cpu.dtb.data_misses                       1898                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10672985                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10995286                       # DTB read hits
system.cpu.dtb.read_misses                       1628                       # DTB read misses
system.cpu.dtb.write_accesses                 4467166                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4679189                       # DTB write hits
system.cpu.dtb.write_misses                       270                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123531                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38539028                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11790277                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4870267                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91683533                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325202                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18550078                       # ITB accesses
system.cpu.itb.fetch_acv                          165                       # ITB acv
system.cpu.itb.fetch_hits                    18548496                       # ITB hits
system.cpu.itb.fetch_misses                      1582                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4972      9.74%     10.02% # number of callpals executed
system.cpu.kern.callpal::rdps                     303      0.59%     10.61% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.61% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.61% # number of callpals executed
system.cpu.kern.callpal::rti                      394      0.77%     11.39% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.61% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.61% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.38%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51028                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52674                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1924     35.06%     35.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      85      1.55%     37.28% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3442     62.72%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5488                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1922     48.46%     48.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       85      2.14%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1922     48.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3966                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              80411569500     96.69%     96.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61897500      0.07%     96.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                94396000      0.11%     96.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2595836000      3.12%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          83163699000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.558396                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.722668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 349                      
system.cpu.kern.mode_good::user                   349                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               525                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 349                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.664762                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.798627                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6590714500      7.92%      7.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          76572984500     92.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        166208768                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897383      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37604096     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28387      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606502     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549882      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84933      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54051430                       # Class of committed instruction
system.cpu.quiesceCycles                       112628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74525235                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1322795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2645482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1841415592                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1841415592                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1841415592                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1841415592                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118084.878287                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118084.878287                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118084.878287                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118084.878287                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            25                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     8.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1060827724                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1060827724                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1060827724                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1060827724                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68027.941772                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68027.941772                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68027.941772                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68027.941772                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4856475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4856475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115630.357143                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115630.357143                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2756475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2756475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65630.357143                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65630.357143                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1836559117                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1836559117                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118091.507009                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118091.507009                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1058071249                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1058071249                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68034.416731                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68034.416731                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1295822                       # Transaction distribution
system.membus.trans_dist::WriteReq                737                       # Transaction distribution
system.membus.trans_dist::WriteResp               737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31563                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1275927                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12107                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12107                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1275928                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19133                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           34                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3827783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3827783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3955538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    163318720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    163318720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3043                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3021376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3024419                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167338467                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               76                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1324229                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010713                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1324077     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     152      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1324229                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2570000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8020026404                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170182250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6522457750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       81659392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1996672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83656064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     81659392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      81659392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2020032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2020032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1275928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1307126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31563                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31563                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         981946929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24009803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1005956732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    981946929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        981946929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24290705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24290705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24290705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        981946929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24009803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030247437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1012608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    481996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089741750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        58055                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        58055                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2264430                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             958063                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1307126                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1307454                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1307126                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1307454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 794590                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                294846                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            159483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            286859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            410622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            147407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4641                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6296109000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2562680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15906159000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12284.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31034.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        66                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   407159                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  906676                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1307126                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1307454                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  503350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  58053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  58085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  58033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    223                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       211296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    461.950023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   321.207036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.668897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33243     15.73%     15.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38697     18.31%     34.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26643     12.61%     46.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22082     10.45%     57.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20703      9.80%     66.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18345      8.68%     75.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12031      5.69%     81.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6740      3.19%     84.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32812     15.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       211296                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        58055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.828301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.306223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          52380     90.22%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5512      9.49%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           107      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            32      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         58055                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        58055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.442132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.370315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.612681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28884     49.75%     49.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1330      2.29%     52.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10184     17.54%     69.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10264     17.68%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6577     11.33%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              482      0.83%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              125      0.22%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               82      0.14%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               47      0.08%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         58055                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32802304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50853760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64806592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83656064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83677056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       394.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       779.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1005.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1006.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83160698000                       # Total gap between requests
system.mem_ctrls.avgGap                      31806.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30847744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1954560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64806592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 370941379.063460946083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23503410.228711642325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 779293507.132419586182                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1275928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1307454                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14871104250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1035054750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2031162600000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11655.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33176.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1553525.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            244752060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130062240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           395791620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          278554860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6564355200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6825109320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26186273280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40624898580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.510794                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  68013254750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2776800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12370710250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1263987060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            671806080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3263722560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5007248460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6564355200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37178189010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        625807200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54575115570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.260913                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1321290500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2776800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79062731000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16289                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16289                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3043                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998707                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               363500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2259000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81293592                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1170000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              898500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               92500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     85393071000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17830963                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17830963                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17830963                       # number of overall hits
system.cpu.icache.overall_hits::total        17830963                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1275928                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1275928                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1275928                       # number of overall misses
system.cpu.icache.overall_misses::total       1275928                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49789321000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49789321000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49789321000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49789321000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19106891                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19106891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19106891                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19106891                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066778                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066778                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066778                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066778                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39022.045915                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39022.045915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39022.045915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39022.045915                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1275927                       # number of writebacks
system.cpu.icache.writebacks::total           1275927                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1275928                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1275928                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1275928                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1275928                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48513393000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48513393000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48513393000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48513393000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066778                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066778                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066778                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066778                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38022.045915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38022.045915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38022.045915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38022.045915                       # average overall mshr miss latency
system.cpu.icache.replacements                1275927                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17830963                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17830963                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1275928                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1275928                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49789321000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49789321000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19106891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19106891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39022.045915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39022.045915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1275928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1275928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48513393000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48513393000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38022.045915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38022.045915                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999864                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19129695                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1275927                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.992782                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999864                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39489710                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39489710                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15534987                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15534987                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15534987                       # number of overall hits
system.cpu.dcache.overall_hits::total        15534987                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42032                       # number of overall misses
system.cpu.dcache.overall_misses::total         42032                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2726973500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2726973500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2726973500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2726973500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15577019                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15577019                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15577019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15577019                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002698                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64878.509231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64878.509231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64878.509231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64878.509231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16011                       # number of writebacks
system.cpu.dcache.writebacks::total             16011                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11206                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11206                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1498                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1498                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1991861500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1991861500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1991861500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1991861500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149768000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149768000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001979                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64616.281710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64616.281710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64616.281710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64616.281710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99978.638184                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99978.638184                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31164                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10919894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10919894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1412610000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1412610000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10940349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10940349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69059.398680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69059.398680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1277358000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1277358000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149768000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149768000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68267.756934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68267.756934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196804.204993                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196804.204993                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1314363500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1314363500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60915.025258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60915.025258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    714503500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    714503500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58976.764342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58976.764342                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13877                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13877                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          386                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          386                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027063                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027063                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75424.870466                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75424.870466                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28546000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28546000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026853                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026853                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74532.637076                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74532.637076                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14112                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14112                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14112                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14112                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85453071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.938605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15584265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31198                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            499.527694                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.938605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31241986                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31241986                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3007907438000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274327                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   274327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1578.39                       # Real time elapsed on the host
host_tick_rate                              240927059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   432994917                       # Number of instructions simulated
sim_ops                                     432994917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.380277                       # Number of seconds simulated
sim_ticks                                380277431500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             20.235102                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20681676                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            102206929                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3124292                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7216288                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          92518407                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8120321                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        61053560                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         52933239                       # Number of indirect misses.
system.cpu.branchPred.lookups               114369041                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8260103                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1394757                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   374003792                       # Number of instructions committed
system.cpu.committedOps                     374003792                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.033549                       # CPI: cycles per instruction
system.cpu.discardedOps                      33618320                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 37977574                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    123901692                       # DTB hits
system.cpu.dtb.data_misses                     174517                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 27289965                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     74738651                       # DTB read hits
system.cpu.dtb.read_misses                     174504                       # DTB read misses
system.cpu.dtb.write_accesses                10687609                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49163041                       # DTB write hits
system.cpu.dtb.write_misses                        13                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            61590126                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          314209146                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          89606878                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         72423089                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        52704454                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.491751                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               132436576                       # ITB accesses
system.cpu.itb.fetch_acv                       841612                       # ITB acv
system.cpu.itb.fetch_hits                   132436500                       # ITB hits
system.cpu.itb.fetch_misses                        76                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1052715     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     784      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                  1046950     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1046555     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               93464      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3240476                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3240958                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1048143     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     390      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1051522     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2100055                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1048143     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      390      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1048144     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2096677                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             309281121500     81.33%     81.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               246002000      0.06%     81.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             70750523500     18.60%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         380277647000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996788                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998391                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1046813                      
system.cpu.kern.mode_good::user               1046812                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1046959                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1046812                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999861                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999930                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       178925860500     47.05%     47.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         201351682500     52.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        760554863                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            16867179      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               164011136     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3571      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              31496032      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4034808      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4501214      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12100525      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                823844      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               176489      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               51726710     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              42116259     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19087284      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7047513      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20011228      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                374003792                       # Class of committed instruction
system.cpu.tickCycles                       707850409                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       680927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1361856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             664525                       # Transaction distribution
system.membus.trans_dist::WriteReq                390                       # Transaction distribution
system.membus.trans_dist::WriteResp               390                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18726                       # Transaction distribution
system.membus.trans_dist::WritebackClean       559320                       # Transaction distribution
system.membus.trans_dist::CleanEvict           102882                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16403                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16403                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         559320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        105205                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1677960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1677960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       364824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       365604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2043564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     71592960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     71592960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8981376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8984496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80577456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            681318                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001713                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  681316    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              681318                       # Request fanout histogram
system.membus.reqLayer0.occupancy              975000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3818673000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          657662500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2806959500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       35796480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7782912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43579392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     35796480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35796480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1198464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1198464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          559320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          121608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              680928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18726                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18726                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94132539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20466405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114598944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94132539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94132539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3151552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3151552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3151552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94132539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20466405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            117750496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     54422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     28071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    117037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001948291250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3266                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3266                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              961486                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              51192                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      680928                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     578045                       # Number of write requests accepted
system.mem_ctrls.readBursts                    680928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   578045                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 535820                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                523623                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1617                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2319415750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  725540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5040190750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15984.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34734.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    43646                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38247                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                680928                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               578045                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  114018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       117644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.552582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.972978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.767462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        87592     74.46%     74.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18193     15.46%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8091      6.88%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1850      1.57%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          972      0.83%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          458      0.39%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          192      0.16%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          100      0.09%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          196      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       117644                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.425597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.698054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.951986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            963     29.49%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1104     33.80%     63.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           181      5.54%     68.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           193      5.91%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           213      6.52%     81.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           169      5.17%     86.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           83      2.54%     88.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           98      3.00%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           70      2.14%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           58      1.78%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           50      1.53%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           38      1.16%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           15      0.46%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           19      0.58%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            6      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3266                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.661666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.628774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2289     70.09%     70.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      1.68%     71.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              726     22.23%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              137      4.19%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      1.65%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3266                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9286912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34292480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3482688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43579392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36994880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  380275969000                       # Total gap between requests
system.mem_ctrls.avgGap                     302052.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1796544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7490368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3482688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4724298.239087060094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19697114.210681211203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9158282.115934614092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       559320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       121608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       578045                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    950485500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4089705250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9420665202750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1699.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33630.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16297459.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            525575400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            279376515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           590071020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          180685080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30019017600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56848460370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      98154145920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       186597331905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.687368                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 254549053500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12698400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 113029978000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            314317080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            167082465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           446000100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          103371660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30019017600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41188260990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     111341682240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       183579732135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.752109                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 289043980500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12698400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78535051000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 390                       # Transaction distribution
system.iobus.trans_dist::WriteResp                390                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               975000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              390000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    380277431500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    173213402                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        173213402                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    173213402                       # number of overall hits
system.cpu.icache.overall_hits::total       173213402                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       559319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         559319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       559319                       # number of overall misses
system.cpu.icache.overall_misses::total        559319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13730682000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13730682000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13730682000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13730682000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    173772721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    173772721                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    173772721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    173772721                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003219                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003219                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24548.928250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24548.928250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24548.928250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24548.928250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       559320                       # number of writebacks
system.cpu.icache.writebacks::total            559320                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       559319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       559319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       559319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       559319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13171362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13171362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13171362000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13171362000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003219                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23548.926462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23548.926462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23548.926462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23548.926462                       # average overall mshr miss latency
system.cpu.icache.replacements                 559320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    173213402                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       173213402                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       559319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        559319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13730682000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13730682000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    173772721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    173772721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24548.928250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24548.928250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       559319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       559319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13171362000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13171362000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23548.926462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23548.926462                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           173804610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            559832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            310.458513                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         348104762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        348104762                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    121416412                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        121416412                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    121416412                       # number of overall hits
system.cpu.dcache.overall_hits::total       121416412                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       125889                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         125889                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       125889                       # number of overall misses
system.cpu.dcache.overall_misses::total        125889                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8181710000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8181710000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8181710000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8181710000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    121542301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    121542301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    121542301                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    121542301                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001036                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001036                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001036                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001036                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64991.460731                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64991.460731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64991.460731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64991.460731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18726                       # number of writebacks
system.cpu.dcache.writebacks::total             18726                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4518                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4518                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       121371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       121371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       121371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       121371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          390                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          390                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7919770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7919770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7919770000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7919770000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65252.572690                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65252.572690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65252.572690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65252.572690                       # average overall mshr miss latency
system.cpu.dcache.replacements                 121608                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     73324135                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        73324135                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       105023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        105023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7110686500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7110686500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73429158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73429158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67705.992973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67705.992973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       104968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7001044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7001044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66696.936209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66696.936209                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48092277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48092277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        20866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1071023500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1071023500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48113143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48113143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51328.644685                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51328.644685                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          390                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          390                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    918726000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    918726000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56009.632384                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56009.632384                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2255                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2255                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          237                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          237                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     18393000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     18393000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.095104                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.095104                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77607.594937                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77607.594937                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          237                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          237                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     18156000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     18156000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.095104                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.095104                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76607.594937                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76607.594937                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2492                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2492                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2492                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2492                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 380277431500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           121583924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            122632                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            991.453487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          656                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         243216178                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        243216178                       # Number of data accesses

---------- End Simulation Statistics   ----------
