library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity register8 is

  
  
  port (
    clk        : in  std_logic; --input and output staments
    reset      : in  std_logic;
    load_n     : in  std_logic;
    d          : in  std_logic_vector(7 downto 0);    
    q_out      : out unsigned(7 downto 0));

end entity;

architecture reg_architecture_8bit of register8 is

begin 

  st : process (clk)

  begin  


    if (rising_edge(clk)) then  -- clock process
      if reset = '0' then               
        q_out   <= "0000";
      else if load_n = '1' then
        q_out <= unsigned(d);
        end if;
      end if;
    end if;

  end process;

end architecture;
