// Seed: 492608271
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_7 = 0;
  input wire id_2;
  output wire id_1;
  logic [-1 : 'b0] id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output reg id_2;
  output supply1 id_1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4
  );
  assign id_5 = id_4;
  assign id_2 = !id_4;
  always id_2 <= -1;
  tri0 id_7 = 1;
  wire id_8;
  assign id_1 = id_6 & id_7;
  assign id_3 = 1;
  always disable id_9;
  assign id_8 = id_9;
endmodule
