--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Org-Sword.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10184 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.778ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_54 (SLICE_X55Y61.C5), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_54 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 7)
  Clock Path Skew:      -0.146ns (0.985 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO7  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y60.A6      net (fanout=1)        0.447   XLXN_14<7>
    SLICE_X58Y60.A       Tilo                  0.043   U5/MUX1_DispData/Mmux_o871
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X58Y60.B5      net (fanout=2)        0.168   Data_in<7>
    SLICE_X58Y60.B       Tilo                  0.043   U5/MUX1_DispData/Mmux_o871
                                                       U5/MUX1_DispData/Mmux_o902
    SLICE_X59Y63.C1      net (fanout=2)        0.608   U5/MUX1_DispData/Mmux_o901
    SLICE_X59Y63.C       Tilo                  0.043   U6/XLXI_1/buffer<18>
                                                       U5/MUX1_DispData/Mmux_o903
    SLICE_X60Y62.A6      net (fanout=11)       0.669   Disp_num<7>
    SLICE_X60Y62.A       Tilo                  0.043   U5/MUX1_DispData/Mmux_o421
                                                       U6/SM1/M1/AD14
    SLICE_X54Y61.A6      net (fanout=2)        0.388   U6/SM1/M1/XLXN_79
    SLICE_X54Y61.A       Tilo                  0.043   U7/counter_set<1>
                                                       U6/SM1/M1/XLXI_46
    SLICE_X55Y61.D6      net (fanout=1)        0.211   U6/XLXN_1<54>
    SLICE_X55Y61.D       Tilo                  0.043   U6/XLXI_1/buffer<54>
                                                       U6/MUXSH2M/Mmux_o501
    SLICE_X55Y61.C5      net (fanout=1)        0.150   U6/XLXN_9<54>
    SLICE_X55Y61.CLK     Tas                   0.009   U6/XLXI_1/buffer<54>
                                                       U6/XLXI_1/buffer_54_rstpot
                                                       U6/XLXI_1/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (2.067ns logic, 2.641ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_54 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 7)
  Clock Path Skew:      -0.146ns (0.985 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO4  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y62.C6      net (fanout=1)        0.423   XLXN_14<4>
    SLICE_X58Y62.C       Tilo                  0.043   U7/LED<7>
                                                       U4/Mmux_Cpu_data4bus271
    SLICE_X58Y62.D4      net (fanout=2)        0.262   Data_in<4>
    SLICE_X58Y62.D       Tilo                  0.043   U7/LED<7>
                                                       U5/MUX1_DispData/Mmux_o812
    SLICE_X58Y63.C2      net (fanout=2)        0.554   U5/MUX1_DispData/Mmux_o811
    SLICE_X58Y63.C       Tilo                  0.043   U6/XLXI_1/buffer<30>
                                                       U5/MUX1_DispData/Mmux_o813
    SLICE_X60Y62.A5      net (fanout=11)       0.401   Disp_num<4>
    SLICE_X60Y62.A       Tilo                  0.043   U5/MUX1_DispData/Mmux_o421
                                                       U6/SM1/M1/AD14
    SLICE_X54Y61.A6      net (fanout=2)        0.388   U6/SM1/M1/XLXN_79
    SLICE_X54Y61.A       Tilo                  0.043   U7/counter_set<1>
                                                       U6/SM1/M1/XLXI_46
    SLICE_X55Y61.D6      net (fanout=1)        0.211   U6/XLXN_1<54>
    SLICE_X55Y61.D       Tilo                  0.043   U6/XLXI_1/buffer<54>
                                                       U6/MUXSH2M/Mmux_o501
    SLICE_X55Y61.C5      net (fanout=1)        0.150   U6/XLXN_9<54>
    SLICE_X55Y61.CLK     Tas                   0.009   U6/XLXI_1/buffer<54>
                                                       U6/XLXI_1/buffer_54_rstpot
                                                       U6/XLXI_1/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (2.067ns logic, 2.389ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_54 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 6)
  Clock Path Skew:      -0.146ns (0.985 - 1.131)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO4  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y62.C6      net (fanout=1)        0.423   XLXN_14<4>
    SLICE_X58Y62.C       Tilo                  0.043   U7/LED<7>
                                                       U4/Mmux_Cpu_data4bus271
    SLICE_X58Y62.D4      net (fanout=2)        0.262   Data_in<4>
    SLICE_X58Y62.D       Tilo                  0.043   U7/LED<7>
                                                       U5/MUX1_DispData/Mmux_o812
    SLICE_X58Y63.C2      net (fanout=2)        0.554   U5/MUX1_DispData/Mmux_o811
    SLICE_X58Y63.C       Tilo                  0.043   U6/XLXI_1/buffer<30>
                                                       U5/MUX1_DispData/Mmux_o813
    SLICE_X54Y61.A3      net (fanout=11)       0.684   Disp_num<4>
    SLICE_X54Y61.A       Tilo                  0.043   U7/counter_set<1>
                                                       U6/SM1/M1/XLXI_46
    SLICE_X55Y61.D6      net (fanout=1)        0.211   U6/XLXN_1<54>
    SLICE_X55Y61.D       Tilo                  0.043   U6/XLXI_1/buffer<54>
                                                       U6/MUXSH2M/Mmux_o501
    SLICE_X55Y61.C5      net (fanout=1)        0.150   U6/XLXN_9<54>
    SLICE_X55Y61.CLK     Tas                   0.009   U6/XLXI_1/buffer<54>
                                                       U6/XLXI_1/buffer_54_rstpot
                                                       U6/XLXI_1/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (2.024ns logic, 2.284ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_31 (SLICE_X57Y64.B4), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.542 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y59.A6      net (fanout=1)        0.456   XLXN_14<19>
    SLICE_X60Y59.A       Tilo                  0.043   U5/MUX1_DispData/Mmux_o84
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X60Y59.B5      net (fanout=2)        0.165   Data_in<19>
    SLICE_X60Y59.B       Tilo                  0.043   U5/MUX1_DispData/Mmux_o84
                                                       U5/MUX1_DispData/Mmux_o332
    SLICE_X56Y61.C1      net (fanout=2)        0.626   U5/MUX1_DispData/Mmux_o331
    SLICE_X56Y61.C       Tilo                  0.043   U6/XLXI_1/buffer<19>
                                                       U5/MUX1_DispData/Mmux_o333
    SLICE_X61Y61.D6      net (fanout=11)       0.400   Disp_num<19>
    SLICE_X61Y61.D       Tilo                  0.043   U6/SM1/M4/XLXN_76
                                                       U6/SM1/M4/AD17
    SLICE_X58Y62.B6      net (fanout=1)        0.276   U6/SM1/M4/XLXN_76
    SLICE_X58Y62.B       Tilo                  0.043   U7/LED<7>
                                                       U6/SM1/M4/XLXI_45
    SLICE_X57Y64.D5      net (fanout=1)        0.400   U6/XLXN_1<31>
    SLICE_X57Y64.DMUX    Tilo                  0.142   U6/XLXI_1/buffer<31>
                                                       U6/MUXSH2M/Mmux_o251
    SLICE_X57Y64.B4      net (fanout=1)        0.232   U6/XLXN_9<31>
    SLICE_X57Y64.CLK     Tas                   0.010   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31_rstpot
                                                       U6/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (2.167ns logic, 2.555ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.542 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y60.C6      net (fanout=1)        0.313   XLXN_14<16>
    SLICE_X61Y60.C       Tilo                  0.043   U5/MUX1_DispData/Mmux_o241
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X61Y60.D4      net (fanout=2)        0.242   Data_in<16>
    SLICE_X61Y60.D       Tilo                  0.043   U5/MUX1_DispData/Mmux_o241
                                                       U5/MUX1_DispData/Mmux_o242
    SLICE_X59Y61.C2      net (fanout=2)        0.525   U5/MUX1_DispData/Mmux_o241
    SLICE_X59Y61.C       Tilo                  0.043   U6/XLXI_1/buffer<29>
                                                       U5/MUX1_DispData/Mmux_o243
    SLICE_X56Y63.A5      net (fanout=11)       0.433   Disp_num<16>
    SLICE_X56Y63.A       Tilo                  0.043   U5/MUX1_DispData/Mmux_o481
                                                       U6/SM1/M4/AD18
    SLICE_X58Y62.B3      net (fanout=2)        0.375   U6/SM1/M4/XLXN_75
    SLICE_X58Y62.B       Tilo                  0.043   U7/LED<7>
                                                       U6/SM1/M4/XLXI_45
    SLICE_X57Y64.D5      net (fanout=1)        0.400   U6/XLXN_1<31>
    SLICE_X57Y64.DMUX    Tilo                  0.142   U6/XLXI_1/buffer<31>
                                                       U6/MUXSH2M/Mmux_o251
    SLICE_X57Y64.B4      net (fanout=1)        0.232   U6/XLXN_9<31>
    SLICE_X57Y64.CLK     Tas                   0.010   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31_rstpot
                                                       U6/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (2.167ns logic, 2.520ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.542 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y59.A6      net (fanout=1)        0.456   XLXN_14<19>
    SLICE_X60Y59.A       Tilo                  0.043   U5/MUX1_DispData/Mmux_o84
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X60Y59.B5      net (fanout=2)        0.165   Data_in<19>
    SLICE_X60Y59.B       Tilo                  0.043   U5/MUX1_DispData/Mmux_o84
                                                       U5/MUX1_DispData/Mmux_o332
    SLICE_X56Y61.C1      net (fanout=2)        0.626   U5/MUX1_DispData/Mmux_o331
    SLICE_X56Y61.C       Tilo                  0.043   U6/XLXI_1/buffer<19>
                                                       U5/MUX1_DispData/Mmux_o333
    SLICE_X59Y61.D6      net (fanout=11)       0.220   Disp_num<19>
    SLICE_X59Y61.D       Tilo                  0.043   U6/XLXI_1/buffer<29>
                                                       U6/SM1/M4/AD19
    SLICE_X58Y62.B4      net (fanout=2)        0.420   U6/SM1/M4/XLXN_74
    SLICE_X58Y62.B       Tilo                  0.043   U7/LED<7>
                                                       U6/SM1/M4/XLXI_45
    SLICE_X57Y64.D5      net (fanout=1)        0.400   U6/XLXN_1<31>
    SLICE_X57Y64.DMUX    Tilo                  0.142   U6/XLXI_1/buffer<31>
                                                       U6/MUXSH2M/Mmux_o251
    SLICE_X57Y64.B4      net (fanout=1)        0.232   U6/XLXN_9<31>
    SLICE_X57Y64.CLK     Tas                   0.010   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31_rstpot
                                                       U6/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (2.167ns logic, 2.519ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_63 (SLICE_X59Y67.A4), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 7)
  Clock Path Skew:      -0.080ns (0.539 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO2  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y60.A6      net (fanout=1)        0.424   XLXN_14<2>
    SLICE_X60Y60.A       Tilo                  0.043   U5/MUX1_DispData/Mmux_o72
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X60Y60.B5      net (fanout=2)        0.166   Data_in<2>
    SLICE_X60Y60.B       Tilo                  0.043   U5/MUX1_DispData/Mmux_o72
                                                       U5/MUX1_DispData/Mmux_o692
    SLICE_X60Y65.C1      net (fanout=2)        0.635   U5/MUX1_DispData/Mmux_o691
    SLICE_X60Y65.C       Tilo                  0.043   U6/XLXI_1/buffer<15>
                                                       U5/MUX1_DispData/Mmux_o693
    SLICE_X57Y66.A3      net (fanout=11)       0.510   Disp_num<2>
    SLICE_X57Y66.A       Tilo                  0.043   U6/XLXN_1<3>
                                                       U6/SM1/M0/AD19
    SLICE_X60Y66.D6      net (fanout=2)        0.471   U6/SM1/M0/XLXN_74
    SLICE_X60Y66.D       Tilo                  0.043   U7/LED<11>
                                                       U6/SM1/M0/XLXI_45
    SLICE_X59Y67.B6      net (fanout=1)        0.199   U6/XLXN_1<63>
    SLICE_X59Y67.B       Tilo                  0.043   U6/XLXI_1/buffer<63>
                                                       U6/MUXSH2M/Mmux_o601
    SLICE_X59Y67.A4      net (fanout=1)        0.232   U6/XLXN_9<63>
    SLICE_X59Y67.CLK     Tas                   0.009   U6/XLXI_1/buffer<63>
                                                       U6/XLXI_1/buffer_63_rstpot
                                                       U6/XLXI_1/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (2.067ns logic, 2.637ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 7)
  Clock Path Skew:      -0.080ns (0.539 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO1  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y62.A6      net (fanout=1)        0.363   XLXN_14<1>
    SLICE_X63Y62.A       Tilo                  0.043   U5/disp_data<11>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X63Y62.B5      net (fanout=2)        0.156   Data_in<1>
    SLICE_X63Y62.B       Tilo                  0.043   U5/disp_data<11>
                                                       U5/MUX1_DispData/Mmux_o362
    SLICE_X59Y64.B2      net (fanout=2)        0.779   U5/MUX1_DispData/Mmux_o361
    SLICE_X59Y64.B       Tilo                  0.043   U6/XLXI_1/buffer<20>
                                                       U5/MUX1_DispData/Mmux_o363
    SLICE_X57Y66.A5      net (fanout=10)       0.355   Disp_num<1>
    SLICE_X57Y66.A       Tilo                  0.043   U6/XLXN_1<3>
                                                       U6/SM1/M0/AD19
    SLICE_X60Y66.D6      net (fanout=2)        0.471   U6/SM1/M0/XLXN_74
    SLICE_X60Y66.D       Tilo                  0.043   U7/LED<11>
                                                       U6/SM1/M0/XLXI_45
    SLICE_X59Y67.B6      net (fanout=1)        0.199   U6/XLXN_1<63>
    SLICE_X59Y67.B       Tilo                  0.043   U6/XLXI_1/buffer<63>
                                                       U6/MUXSH2M/Mmux_o601
    SLICE_X59Y67.A4      net (fanout=1)        0.232   U6/XLXN_9<63>
    SLICE_X59Y67.CLK     Tas                   0.009   U6/XLXI_1/buffer<63>
                                                       U6/XLXI_1/buffer_63_rstpot
                                                       U6/XLXI_1/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (2.067ns logic, 2.555ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.587ns (Levels of Logic = 7)
  Clock Path Skew:      -0.080ns (0.539 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO0  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y59.A5      net (fanout=1)        0.366   XLXN_14<0>
    SLICE_X61Y59.A       Tilo                  0.043   XLXN_10
                                                       U4/Mmux_Cpu_data4bus11
    SLICE_X61Y59.B5      net (fanout=2)        0.156   Data_in<0>
    SLICE_X61Y59.B       Tilo                  0.043   XLXN_10
                                                       U5/MUX1_DispData/Mmux_o32
    SLICE_X57Y64.D2      net (fanout=2)        0.669   U5/MUX1_DispData/Mmux_o31
    SLICE_X57Y64.D       Tilo                  0.043   U6/XLXI_1/buffer<31>
                                                       U5/MUX1_DispData/Mmux_o33
    SLICE_X57Y66.A4      net (fanout=11)       0.427   Disp_num<0>
    SLICE_X57Y66.A       Tilo                  0.043   U6/XLXN_1<3>
                                                       U6/SM1/M0/AD19
    SLICE_X60Y66.D6      net (fanout=2)        0.471   U6/SM1/M0/XLXN_74
    SLICE_X60Y66.D       Tilo                  0.043   U7/LED<11>
                                                       U6/SM1/M0/XLXI_45
    SLICE_X59Y67.B6      net (fanout=1)        0.199   U6/XLXN_1<63>
    SLICE_X59Y67.B       Tilo                  0.043   U6/XLXI_1/buffer<63>
                                                       U6/MUXSH2M/Mmux_o601
    SLICE_X59Y67.A4      net (fanout=1)        0.232   U6/XLXN_9<63>
    SLICE_X59Y67.CLK     Tas                   0.009   U6/XLXI_1/buffer<63>
                                                       U6/XLXI_1/buffer_63_rstpot
                                                       U6/XLXI_1/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (2.067ns logic, 2.520ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_53 (SLICE_X57Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_54 (FF)
  Destination:          U6/XLXI_1/buffer_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.670 - 0.479)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_54 to U6/XLXI_1/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.CQ      Tcko                  0.100   U6/XLXI_1/buffer<54>
                                                       U6/XLXI_1/buffer_54
    SLICE_X57Y61.A5      net (fanout=2)        0.185   U6/XLXI_1/buffer<54>
    SLICE_X57Y61.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<50>
                                                       U6/XLXI_1/buffer_53_rstpot
                                                       U6/XLXI_1/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      0.253ns (0.068ns logic, 0.185ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_49 (SLICE_X55Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_50 (FF)
  Destination:          U6/XLXI_1/buffer_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.670 - 0.479)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_50 to U6/XLXI_1/buffer_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y61.CQ      Tcko                  0.100   U6/XLXI_1/buffer<50>
                                                       U6/XLXI_1/buffer_50
    SLICE_X55Y61.A5      net (fanout=2)        0.187   U6/XLXI_1/buffer<50>
    SLICE_X55Y61.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<54>
                                                       U6/XLXI_1/buffer_49_rstpot
                                                       U6/XLXI_1/buffer_49
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.068ns logic, 0.187ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/shift_count_0 (SLICE_X40Y68.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/state_FSM_FFd2 (FF)
  Destination:          U6/XLXI_1/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/state_FSM_FFd2 to U6/XLXI_1/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.CQ      Tcko                  0.100   U6/XLXI_1/state_FSM_FFd2
                                                       U6/XLXI_1/state_FSM_FFd2
    SLICE_X40Y68.B6      net (fanout=74)       0.123   U6/XLXI_1/state_FSM_FFd2
    SLICE_X40Y68.CLK     Tah         (-Th)     0.059   U6/XLXI_1/shift_count<2>
                                                       U6/XLXI_1/shift_count_0_rstpot
                                                       U6/XLXI_1/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.041ns logic, 0.123ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y12.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y12.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.134|    4.889|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10184 paths, 0 nets, and 2208 connections

Design statistics:
   Minimum period:   9.778ns{1}   (Maximum frequency: 102.270MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 13 21:48:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



