ISim log file
Running: D:\COA_LAB\assignment_6\Assign_6_Grp_23\main_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/COA_LAB/assignment_6/Assign_6_Grp_23/main_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/COA_LAB/assignment_6/src/datapath.v" Line 29.  For instance dp/decoder/, width 5 of formal port funct is not equal to width 6 of actual signal funct.
WARNING: File "D:/COA_LAB/assignment_6/src/datapath.v" Line 88.  For instance dp/rf/, width 32 of formal port rs_out is not equal to width 1 of actual signal rs_out.
WARNING: File "D:/COA_LAB/assignment_6/src/datapath.v" Line 89.  For instance dp/rf/, width 32 of formal port rt_out is not equal to width 1 of actual signal rt_out.
WARNING: File "D:/COA_LAB/assignment_6/src/datapath.v" Line 29.  For instance dp/se1/, width 5 of formal port funct is not equal to width 6 of actual signal funct.
WARNING: File "D:/COA_LAB/assignment_6/src/datapath.v" Line 36.  For instance dp/se1/, width 17 of formal port immediate is not equal to width 16 of actual signal immediate.
WARNING: File "D:/COA_LAB/assignment_6/src/datapath.v" Line 96.  For instance dp/se1/, width 32 of formal port extend_immediate is not equal to width 1 of actual signal extend_immediate.
WARNING: File "D:/COA_LAB/assignment_6/src/datapath.v" Line 89.  For instance dp/m2/, width 32 of formal port in1 is not equal to width 1 of actual signal rt_out.
WARNING: File "D:/COA_LAB/assignment_6/src/datapath.v" Line 96.  For instance dp/m2/, width 32 of formal port in2 is not equal to width 1 of actual signal extend_immediate.
WARNING: File "D:/COA_LAB/assignment_6/src/datapath.v" Line 88.  For instance dp/bp/, width 32 of formal port rs is not equal to width 1 of actual signal rs_out.
WARNING: File "D:/COA_LAB/assignment_6/src/main.v" Line 31.  For instance main/cu/, width 5 of formal port funct is not equal to width 6 of actual signal funct.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module main.dp.im.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module main.dp.dm.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
