`timescale 1ns / 1ns
`define clock_period 20
module uart_tx_tb_top;

	
endmodule