Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Aug 27 11:03:51 2024
| Host         : DESKTOP-Q5FQ0UQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TDCsystem_wrapper_timing_summary_routed.rpt -pb TDCsystem_wrapper_timing_summary_routed.pb -rpx TDCsystem_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TDCsystem_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         110         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               1000        
TIMING-18  Warning           Missing input or output delay                       3           
TIMING-24  Warning           Overridden Max delay datapath only                  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (110)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/hitQ2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (110)
--------------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.814   -19408.127                  14868                31944        0.022        0.000                      0                31944        0.179        0.000                       0                  8276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
TDCsystem_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_TDCsystem_clk_wiz_0_0    {0.000 1.429}        2.857           350.000         
  clk_out2_TDCsystem_clk_wiz_0_0    {0.000 16.667}       33.333          30.000          
  clkfbout_TDCsystem_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TDCsystem_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_TDCsystem_clk_wiz_0_0         -4.814   -19408.127                  14868                20768        0.057        0.000                      0                20768        0.179        0.000                       0                  4330  
  clk_out2_TDCsystem_clk_wiz_0_0         30.494        0.000                      0                    6        0.255        0.000                      0                    6       16.167        0.000                       0                     8  
  clkfbout_TDCsystem_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                2.159        0.000                      0                10706        0.022        0.000                      0                10706        3.750        0.000                       0                  3934  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_fpga_0                      clk_fpga_0                            3.035        0.000                      0                  338        0.238        0.000                      0                  338  
**async_default**               clk_out1_TDCsystem_clk_wiz_0_0  clk_out1_TDCsystem_clk_wiz_0_0        0.244        0.000                      0                  126        0.393        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TDCsystem_i/clk_wiz_0/inst/clk_in1
  To Clock:  TDCsystem_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCsystem_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TDCsystem_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TDCsystem_clk_wiz_0_0
  To Clock:  clk_out1_TDCsystem_clk_wiz_0_0

Setup :        14868  Failing Endpoints,  Worst Slack       -4.814ns,  Total Violation   -19408.128ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.814ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 6.580ns (91.196%)  route 0.635ns (8.804%))
  Logic Levels:           49  (CARRY4=48 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.751     1.751    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y8          FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     2.269 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.571    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.695 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.324     3.019    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CYINIT
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.599 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.599    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CI
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.713 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.713    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.827 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.827    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.941 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.941    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.055    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.169    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.283    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.511    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.625    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.739    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.853    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.967    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.081    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.195    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.318    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.432    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.546    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.660    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.774    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.888    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.002    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.116    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.230    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.344    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.458    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.572    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.686    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.800    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.914 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.914    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.028 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.028    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.142    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.256    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.370    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.484    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.598    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.712    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.826    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.940    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.054    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     8.168    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.282    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.396    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.510    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.624    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.738    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.852    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[47].CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.966    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CO[3]
    SLICE_X39Y56         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X39Y56         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[191]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)       -0.198     4.153    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[191]
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                 -4.814    

Slack (VIOLATED) :        -4.727ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 6.737ns (91.383%)  route 0.635ns (8.617%))
  Logic Levels:           49  (CARRY4=48 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.751     1.751    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y8          FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     2.269 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.571    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.695 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.324     3.019    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CYINIT
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.599 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.599    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CI
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.713 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.713    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.827 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.827    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.941 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.941    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.055    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.169    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.283    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.511    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.625    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.739    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.853    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.967    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.081    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.195    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.318    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.432    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.546    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.660    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.774    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.888    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.002    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.116    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.230    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.344    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.458    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.572    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.686    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.800    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.914 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.914    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.028 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.028    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.142    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.256    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.370    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.484    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.598    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.712    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.826    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.940    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.054    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     8.168    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.282    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.396    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.510    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.624    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.738    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.852    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.123 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[47].CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.000     9.123    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CO[0]
    SLICE_X39Y56         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X39Y56         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[188]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.046     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[188]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                 -4.727    

Slack (VIOLATED) :        -4.700ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[187]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 6.466ns (91.054%)  route 0.635ns (8.946%))
  Logic Levels:           48  (CARRY4=47 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.751     1.751    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y8          FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     2.269 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.571    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.695 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.324     3.019    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CYINIT
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.599 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.599    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CI
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.713 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.713    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.827 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.827    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.941 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.941    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.055    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.169    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.283    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.511    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.625    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.739    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.853    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.967    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.081    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.195    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.318    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.432    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.546    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.660    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.774    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.888    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.002    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.116    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.230    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.344    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.458    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.572    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.686    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.800    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.914 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.914    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.028 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.028    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.142    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.256    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.370    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.484    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.598    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.712    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.826    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.940    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.054    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     8.168    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.282    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.396    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.510    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.624    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.738    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.852    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst_n_0
    SLICE_X39Y55         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X39Y55         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[187]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)       -0.198     4.153    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[187]
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 -4.700    

Slack (VIOLATED) :        -4.684ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 6.694ns (91.333%)  route 0.635ns (8.667%))
  Logic Levels:           49  (CARRY4=48 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.751     1.751    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y8          FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     2.269 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.571    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.695 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.324     3.019    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CYINIT
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.599 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.599    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CI
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.713 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.713    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.827 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.827    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.941 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.941    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.055    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.169    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.283    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.511    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.625    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.739    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.853    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.967    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.081    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.195    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.318    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.432    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.546    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.660    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.774    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.888    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.002    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.116    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.230    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.344    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.458    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.572    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.686    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.800    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.914 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.914    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.028 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.028    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.142    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.256    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.370    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.484    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.598    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.712    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.826    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.940    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.054    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     8.168    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.282    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.396    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.510    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.624    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.738    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.852    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.080 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[47].CARRY4_inst/CO[2]
                         net (fo=1, routed)           0.000     9.080    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CO[2]
    SLICE_X39Y56         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X39Y56         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[190]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.046     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[190]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -4.684    

Slack (VIOLATED) :        -4.624ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/metaThermo_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 6.518ns (92.793%)  route 0.506ns (7.207%))
  Logic Levels:           49  (CARRY4=48 LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.752     1.752    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/clk
    SLICE_X43Y10         FDRE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.456     2.208 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.510    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X41Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.634 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.195     2.829    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/CYINIT
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.409 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.409    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/CI
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.523 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.523    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.637 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.637    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.751 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.751    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.865 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.865    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.979 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.979    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.093    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.207    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.321    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.435    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.549    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.663 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.663    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.777 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.777    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.891    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.014    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.128 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.128    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.242 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.242    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.356 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.356    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.470 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.470    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.584    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.698    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.812    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.926 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.926    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.040    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.154    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.268    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.382    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.496    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.610    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.724    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.838    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.952    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.066    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.180    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.294    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.408    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.522    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.636    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.750    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     7.864    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.978    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.092    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.206    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.320    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.434 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.434    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.548 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.548    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.662 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.662    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.776 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[47].CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.776    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/CO[3]
    SLICE_X40Y57         FDRE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/metaThermo_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/clk
    SLICE_X40Y57         FDRE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/metaThermo_reg[191]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.198     4.153    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/metaThermo_reg[191]
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 -4.624    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 6.623ns (91.248%)  route 0.635ns (8.752%))
  Logic Levels:           48  (CARRY4=47 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.751     1.751    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y8          FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     2.269 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.571    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.695 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.324     3.019    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CYINIT
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.599 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.599    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CI
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.713 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.713    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.827 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.827    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.941 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.941    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.055    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.169    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.283    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.511    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.625    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.739    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.853    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.967    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.081    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.195    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.318    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.432    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.546    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.660    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.774    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.888    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.002    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.116    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.230    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.344    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.458    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.572    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.686    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.800    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.914 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.914    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.028 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.028    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.142    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.256    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.370    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.484    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.598    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.712    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.826    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.940    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.054    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     8.168    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.282    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.396    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.510    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.624    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.738    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.009 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.000     9.009    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst_n_3
    SLICE_X39Y55         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X39Y55         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[184]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.046     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[184]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 6.623ns (91.248%)  route 0.635ns (8.752%))
  Logic Levels:           49  (CARRY4=48 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.751     1.751    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y8          FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     2.269 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.571    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.695 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.324     3.019    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CYINIT
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.599 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.599    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CI
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.713 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.713    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.827 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.827    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.941 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.941    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.055    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.169    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.283    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.511    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.625    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.739    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.853    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.967    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.081    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.195    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.318    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.432    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.546    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.660    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.774    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.888    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.002    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.116    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.230    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.344    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.458    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.572    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.686    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.800    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.914 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.914    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.028 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.028    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.142    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.256    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.370    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.484    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.598    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.712    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.826    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.940    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.054    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     8.168    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.282    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.396    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.510    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.624    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.738    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.852    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.009 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[47].CARRY4_inst/CO[1]
                         net (fo=1, routed)           0.000     9.009    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CO[1]
    SLICE_X39Y56         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X39Y56         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[189]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.046     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[189]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.586ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 6.352ns (90.908%)  route 0.635ns (9.092%))
  Logic Levels:           47  (CARRY4=46 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.751     1.751    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y8          FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     2.269 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.571    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.695 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.324     3.019    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CYINIT
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.599 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.599    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CI
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.713 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.713    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.827 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.827    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.941 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.941    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.055    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.169    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.283    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.511    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.625    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.739    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.853    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.967    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.081    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.195    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.318    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.432    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.546    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.660    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.774    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.888    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.002    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.116    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.230    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.344    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.458    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.572    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.686    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.800    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.914 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.914    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.028 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.028    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.142    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.256    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.370    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.484    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.598    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.712    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.826    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.940    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.054    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     8.168    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.282    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.396    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.510    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.624    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.738    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X39Y54         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X39Y54         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[183]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)       -0.198     4.153    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[183]
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                 -4.586    

Slack (VIOLATED) :        -4.570ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 6.580ns (91.196%)  route 0.635ns (8.804%))
  Logic Levels:           48  (CARRY4=47 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.751     1.751    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y8          FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     2.269 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.571    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.695 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.324     3.019    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CYINIT
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.599 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.599    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/CI
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.713 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.713    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.827 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.827    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.941 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.941    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.055    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.169    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.283    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.511    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.625    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.739    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.853    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.967    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.081    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.195    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.318    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.432    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.546    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.660    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.774    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.888    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.002    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.116    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.230 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.230    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.344    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.458 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.458    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.572 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.572    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.686    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.800    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.914 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.914    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.028 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.028    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.142    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.256    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.370    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.484    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.598    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.712    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.826    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.940    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.054    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     8.168    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.282    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.396    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.510    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.624    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.738    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.966 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst/CO[2]
                         net (fo=1, routed)           0.000     8.966    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst_n_1
    SLICE_X39Y55         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X39Y55         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[186]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.046     4.397    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[186]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                 -4.570    

Slack (VIOLATED) :        -4.537ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/hitQ2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/metaThermo_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 6.675ns (92.951%)  route 0.506ns (7.049%))
  Logic Levels:           49  (CARRY4=48 LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 4.422 - 2.857 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.752     1.752    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/clk
    SLICE_X43Y10         FDRE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/hitQ2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.456     2.208 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/hitQ2_reg/Q
                         net (fo=2, routed)           0.302     2.510    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/hitQ2_reg_0
    SLICE_X41Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.634 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/firstCarry_i_1/O
                         net (fo=1, routed)           0.195     2.829    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/CYINIT
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.409 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/firstCarry/CO[3]
                         net (fo=2, routed)           0.000     3.409    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/CI
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.523 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.523    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[1].CARRY4_inst_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.637 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.637    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[2].CARRY4_inst_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.751 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.751    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[3].CARRY4_inst_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.865 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.865    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[4].CARRY4_inst_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.979 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.979    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[5].CARRY4_inst_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.093    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[6].CARRY4_inst_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.207    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[7].CARRY4_inst_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.321    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[8].CARRY4_inst_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.435    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[9].CARRY4_inst_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.549    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[10].CARRY4_inst_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.663 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.663    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[11].CARRY4_inst_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.777 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.777    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[12].CARRY4_inst_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     4.891    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[13].CARRY4_inst_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.009     5.014    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[14].CARRY4_inst_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.128 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.128    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[15].CARRY4_inst_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.242 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.242    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[16].CARRY4_inst_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.356 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.356    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[17].CARRY4_inst_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.470 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.470    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[18].CARRY4_inst_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.584    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[19].CARRY4_inst_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.698    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[20].CARRY4_inst_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.812    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[21].CARRY4_inst_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.926 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     5.926    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[22].CARRY4_inst_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.040    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[23].CARRY4_inst_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.154    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[24].CARRY4_inst_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.268    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[25].CARRY4_inst_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.382    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[26].CARRY4_inst_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.496    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[27].CARRY4_inst_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.610    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[28].CARRY4_inst_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.724    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[29].CARRY4_inst_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.838    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[30].CARRY4_inst_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.952    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[31].CARRY4_inst_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.066    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[32].CARRY4_inst_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.180    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[33].CARRY4_inst_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.294    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[34].CARRY4_inst_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.408    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[35].CARRY4_inst_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.522    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[36].CARRY4_inst_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.636    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[37].CARRY4_inst_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.750    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[38].CARRY4_inst_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.001     7.864    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[39].CARRY4_inst_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.978    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[40].CARRY4_inst_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.092    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[41].CARRY4_inst_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.206    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[42].CARRY4_inst_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.320    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[43].CARRY4_inst_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.434 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.434    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[44].CARRY4_inst_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.548 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.548    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[45].CARRY4_inst_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.662 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.662    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[46].CARRY4_inst_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.933 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/GEN_CarryChain[47].CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.000     8.933    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/CO[0]
    SLICE_X40Y57         FDRE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/metaThermo_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.565     4.422    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/clk
    SLICE_X40Y57         FDRE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/metaThermo_reg[188]/C
                         clock pessimism             -0.010     4.412    
                         clock uncertainty           -0.061     4.351    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.046     4.397    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/Delay_line/metaThermo_reg[188]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                 -4.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.563%)  route 0.231ns (55.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.591     0.591    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X37Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[33]/Q
                         net (fo=3, routed)           0.231     0.963    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/p_1_in6_in[3]
    SLICE_X36Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.008 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_in0_inferred__2/x[22]_i_1/O
                         net (fo=1, routed)           0.000     1.008    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[22]
    SLICE_X36Y50         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.859     0.859    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X36Y50         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[22]/C
                         clock pessimism              0.000     0.859    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.092     0.951    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.456%)  route 0.232ns (55.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.591     0.591    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X37Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[33]/Q
                         net (fo=3, routed)           0.232     0.964    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/p_1_in6_in[3]
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.009 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_in0_inferred__2/x[21]_i_1/O
                         net (fo=1, routed)           0.000     1.009    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[21]
    SLICE_X36Y50         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.859     0.859    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X36Y50         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[21]/C
                         clock pessimism              0.000     0.859    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.091     0.950    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.259%)  route 0.276ns (59.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.591     0.591    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X41Y52         FDRE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[37]/Q
                         net (fo=2, routed)           0.276     1.008    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/p_0_in5_in[2]
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.053 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_in0_inferred__2/x[20]_i_1/O
                         net (fo=1, routed)           0.000     1.053    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[20]
    SLICE_X42Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.862     0.862    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X42Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[20]/C
                         clock pessimism              0.000     0.862    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121     0.983    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/thermo_s_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/x_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.131%)  route 0.254ns (54.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.589     0.589    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y50         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/thermo_s_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/thermo_s_reg[167]/Q
                         net (fo=3, routed)           0.254     1.007    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Q[167]
    SLICE_X38Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.052 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/LUTs[27].LUT6_inst1/O
                         net (fo=1, routed)           0.000     1.052    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/D[82]
    SLICE_X38Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/x_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.860     0.860    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/clk
    SLICE_X38Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/x_reg[82]/C
                         clock pessimism              0.000     0.860    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.121     0.981    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/x_reg[82]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/thermo_s_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/x_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.937%)  route 0.256ns (55.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.589     0.589    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/clk
    SLICE_X38Y50         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/thermo_s_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/thermo_s_reg[167]/Q
                         net (fo=3, routed)           0.256     1.009    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Q[167]
    SLICE_X38Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.054 r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/LUTs[27].LUT6_inst0/O
                         net (fo=1, routed)           0.000     1.054    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/D[81]
    SLICE_X38Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/x_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.860     0.860    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/clk
    SLICE_X38Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/x_reg[81]/C
                         clock pessimism              0.000     0.860    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120     0.980    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/encoder/Adder_tree/x_reg[81]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.726%)  route 0.121ns (46.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.563     0.563    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y46         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/Q
                         net (fo=400, routed)         0.121     0.825    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/ADDRD5
    SLICE_X30Y46         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.831     0.831    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/WCLK
    SLICE_X30Y46         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMA/CLK
                         clock pessimism             -0.252     0.579    
    SLICE_X30Y46         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.749    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMA
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.726%)  route 0.121ns (46.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.563     0.563    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y46         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/Q
                         net (fo=400, routed)         0.121     0.825    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/ADDRD5
    SLICE_X30Y46         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.831     0.831    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/WCLK
    SLICE_X30Y46         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMB/CLK
                         clock pessimism             -0.252     0.579    
    SLICE_X30Y46         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.749    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMB
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.726%)  route 0.121ns (46.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.563     0.563    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y46         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/Q
                         net (fo=400, routed)         0.121     0.825    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/ADDRD5
    SLICE_X30Y46         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.831     0.831    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/WCLK
    SLICE_X30Y46         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMC/CLK
                         clock pessimism             -0.252     0.579    
    SLICE_X30Y46         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.749    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMC
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.726%)  route 0.121ns (46.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.563     0.563    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y46         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/Q
                         net (fo=400, routed)         0.121     0.825    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/ADDRD5
    SLICE_X30Y46         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.831     0.831    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/WCLK
    SLICE_X30Y46         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMD/CLK
                         clock pessimism             -0.252     0.579    
    SLICE_X30Y46         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.749    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_51_53/RAMD
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_51_53/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.623%)  route 0.266ns (65.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.563     0.563    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y46         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__0/Q
                         net (fo=400, routed)         0.266     0.970    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_51_53/ADDRD1
    SLICE_X28Y45         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_51_53/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.831     0.831    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_51_53/WCLK
    SLICE_X28Y45         RAMD64E                                      r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_51_53/RAMA/CLK
                         clock pessimism             -0.252     0.579    
    SLICE_X28Y45         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.888    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_51_53/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TDCsystem_clk_wiz_0_0
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.857       0.702      BUFGCTRL_X0Y1    TDCsystem_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.857       1.608      MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X38Y8      TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/hitQ2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X39Y9      TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X39Y34     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X39Y34     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X39Y34     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X39Y34     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X39Y35     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X39Y35     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/Delay_line/metaThermo_reg[105]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.857       210.503    MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X12Y8      TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X12Y8      TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X20Y21     TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X12Y8      TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.429       0.179      SLICE_X12Y8      TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_TDCsystem_clk_wiz_0_0
  To Clock:  clk_out2_TDCsystem_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.494ns  (required time - arrival time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@33.333ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 1.462ns (53.279%)  route 1.282ns (46.721%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 34.899 - 33.333 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.743     1.743    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.480     2.679    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_4
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.383 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.802     4.185    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/s[2]
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.302     4.487 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/eqOp/O
                         net (fo=1, routed)           0.000     4.487    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X43Y53         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    33.333 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487    34.821    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    31.643 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    33.242    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.333 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    34.899    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X43Y53         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.142    35.041    
                         clock uncertainty           -0.089    34.952    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.029    34.981    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         34.981    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 30.494    

Slack (MET) :             31.415ns  (required time - arrival time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@33.333ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 1.365ns (73.964%)  route 0.480ns (26.036%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 34.899 - 33.333 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.743     1.743    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.480     2.679    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_4
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.353 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.353    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.588 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=2, routed)           0.000     3.588    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X43Y55         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    33.333 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487    34.821    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    31.643 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    33.242    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.333 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    34.899    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y55         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.142    35.041    
                         clock uncertainty           -0.089    34.952    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.051    35.003    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         35.003    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                 31.415    

Slack (MET) :             31.585ns  (required time - arrival time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@33.333ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 1.220ns (71.744%)  route 0.480ns (28.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 34.899 - 33.333 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.743     1.743    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.480     2.679    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_4
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     3.443 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000     3.443    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    33.333 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487    34.821    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    31.643 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    33.242    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.333 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    34.899    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.167    35.066    
                         clock uncertainty           -0.089    34.977    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.051    35.028    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         35.028    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                 31.585    

Slack (MET) :             31.645ns  (required time - arrival time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@33.333ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 1.160ns (70.711%)  route 0.480ns (29.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 34.899 - 33.333 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.743     1.743    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.480     2.679    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_4
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.383 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000     3.383    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    33.333 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487    34.821    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    31.643 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    33.242    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.333 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    34.899    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.167    35.066    
                         clock uncertainty           -0.089    34.977    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.051    35.028    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         35.028    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                 31.645    

Slack (MET) :             31.788ns  (required time - arrival time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@33.333ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.004ns (67.063%)  route 0.493ns (32.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 34.899 - 33.333 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.743     1.743    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     2.199 f  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.493     2.692    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg_n_0_[1]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.816 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     2.816    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.240 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=2, routed)           0.000     3.240    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    33.333 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487    34.821    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    31.643 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    33.242    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.333 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    34.899    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.167    35.066    
                         clock uncertainty           -0.089    34.977    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.051    35.028    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         35.028    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                 31.788    

Slack (MET) :             31.965ns  (required time - arrival time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@33.333ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.827ns (62.647%)  route 0.493ns (37.353%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 34.899 - 33.333 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.743     1.743    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     2.199 f  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.493     2.692    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg_n_0_[1]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.816 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     2.816    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.063 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000     3.063    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    33.333 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487    34.821    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    31.643 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    33.242    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.333 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    34.899    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.167    35.066    
                         clock uncertainty           -0.089    34.977    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.051    35.028    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         35.028    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                 31.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.590     0.590    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.108     0.839    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_2
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.947 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000     0.947    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.860     0.860    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.102     0.692    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.590     0.590    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y55         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.105     0.836    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.951 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.951    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X43Y55         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.860     0.860    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y55         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.102     0.692    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.590     0.590    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.109     0.840    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_3
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.951 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000     0.951    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.860     0.860    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.102     0.692    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.590     0.590    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.731 f  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.156     0.887    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg_n_0_[1]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     0.932    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.002 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000     1.002    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.860     0.860    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.102     0.692    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.590     0.590    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.164     0.895    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_4
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.005 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=2, routed)           0.000     1.005    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.860     0.860    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y54         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.102     0.692    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_TDCsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out2_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.363ns (62.348%)  route 0.219ns (37.652%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.590     0.590    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y55         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.105     0.836    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.951 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=2, routed)           0.114     1.065    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/s[4]
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.107     1.172 r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/eqOp/O
                         net (fo=1, routed)           0.000     1.172    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X43Y53         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.860     0.860    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X43Y53         FDRE                                         r  TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism             -0.254     0.606    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091     0.697    TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.475    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_TDCsystem_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4    TDCsystem_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X43Y53     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X43Y55     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       33.333      180.027    MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y53     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y53     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y53     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y53     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X43Y54     TDCsystem_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TDCsystem_clk_wiz_0_0
  To Clock:  clkfbout_TDCsystem_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TDCsystem_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    TDCsystem_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 0.856ns (11.154%)  route 6.818ns (88.846%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.674     2.982    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y43         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456     3.438 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=129, routed)         6.818    10.256    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/Q[8]
    SLICE_X29Y24         MUXF7 (Prop_muxf7_S_O)       0.296    10.552 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    10.552    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]_i_2_n_0
    SLICE_X29Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    10.656 r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    10.656    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[31]
    SLICE_X29Y24         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.482    12.674    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y24         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X29Y24         FDCE (Setup_fdce_C_D)        0.064    12.815    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 TDCsystem_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 2.125ns (30.228%)  route 4.905ns (69.772%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.848     3.156    TDCsystem_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  TDCsystem_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  TDCsystem_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.186     5.620    TDCsystem_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/m_axi_wready
    SLICE_X9Y3           LUT3 (Prop_lut3_I2_O)        0.150     5.770 r  TDCsystem_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/s_axi_wready_INST_0/O
                         net (fo=6, routed)           1.516     7.286    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X27Y0          LUT3 (Prop_lut3_I1_O)        0.326     7.612 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=86, routed)          0.921     8.533    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr
    SLICE_X26Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.657 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_i_10/O
                         net (fo=3, routed)           0.703     9.360    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_reg
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124     9.484 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_5/O
                         net (fo=1, routed)           0.578    10.062    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_5_n_0
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.186 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000    10.186    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_0
    SLICE_X27Y1          FDRE                                         r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.500    12.692    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X27Y1          FDRE                                         r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X27Y1          FDRE (Setup_fdre_C_D)        0.031    12.699    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 TDCsystem_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 2.125ns (30.672%)  route 4.803ns (69.328%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.848     3.156    TDCsystem_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  TDCsystem_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  TDCsystem_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.186     5.620    TDCsystem_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/m_axi_wready
    SLICE_X9Y3           LUT3 (Prop_lut3_I2_O)        0.150     5.770 r  TDCsystem_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/s_axi_wready_INST_0/O
                         net (fo=6, routed)           1.516     7.286    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X27Y0          LUT3 (Prop_lut3_I1_O)        0.326     7.612 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=86, routed)          0.921     8.533    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr
    SLICE_X26Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.657 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_i_10/O
                         net (fo=3, routed)           0.425     9.082    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_reg
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.124     9.206 f  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_3/O
                         net (fo=2, routed)           0.414     9.620    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_3_n_0
    SLICE_X27Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.744 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_inv_i_1/O
                         net (fo=1, routed)           0.340    10.084    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_2
    SLICE_X27Y0          FDRE                                         r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.500    12.692    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X27Y0          FDRE                                         r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X27Y0          FDRE (Setup_fdre_C_D)       -0.047    12.621    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 3.282ns (45.777%)  route 3.888ns (54.223%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.664     2.972    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X23Y14         FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/Q
                         net (fo=4, routed)           0.963     4.391    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[3]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.124     4.515 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.515    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.065 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.065    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.179 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.179    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.357 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[1]
                         net (fo=28, routed)          0.831     6.188    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X19Y11         LUT4 (Prop_lut4_I2_O)        0.329     6.517 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.517    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.067 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.067    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.181    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.494 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=1, routed)           0.299     7.793    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X16Y13         LUT4 (Prop_lut4_I3_O)        0.306     8.099 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1/O
                         net (fo=3, routed)           0.987     9.085    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11]
    SLICE_X21Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.209 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.808    10.018    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124    10.142 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000    10.142    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_3
    SLICE_X21Y17         FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.491    12.683    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X21Y17         FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X21Y17         FDRE (Setup_fdre_C_D)        0.029    12.688    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.025ns (27.909%)  route 5.231ns (72.091%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.679     2.987    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X7Y10          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     3.443 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/Q
                         net (fo=14, routed)          1.122     4.565    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[1]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.689 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2/O
                         net (fo=12, routed)          1.076     5.766    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.150     5.916 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=2, routed)           0.656     6.572    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X7Y12          LUT3 (Prop_lut3_I1_O)        0.326     6.898 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2/O
                         net (fo=1, routed)           0.000     6.898    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.296 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=2, routed)           0.962     8.258    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.382 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state[2]_i_3/O
                         net (fo=1, routed)           0.998     9.380    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state[2]_i_3_n_0
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.120     9.500 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state[2]_i_2/O
                         net (fo=1, routed)           0.416     9.916    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state[2]_i_2_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I0_O)        0.327    10.243 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.243    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_ns[2]
    SLICE_X21Y13         FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.494    12.686    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X21Y13         FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X21Y13         FDRE (Setup_fdre_C_D)        0.029    12.792    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 1.826ns (26.875%)  route 4.968ns (73.125%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.679     2.987    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X7Y10          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     3.443 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/Q
                         net (fo=14, routed)          1.122     4.565    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[1]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.689 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2/O
                         net (fo=12, routed)          1.076     5.766    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.150     5.916 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=2, routed)           0.656     6.572    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X7Y12          LUT3 (Prop_lut3_I1_O)        0.326     6.898 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2/O
                         net (fo=1, routed)           0.000     6.898    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.296 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=2, routed)           0.620     7.916    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.040 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_4/O
                         net (fo=1, routed)           0.263     8.303    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.124     8.427 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_3/O
                         net (fo=25, routed)          0.655     9.082    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.124     9.206 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1/O
                         net (fo=4, routed)           0.576     9.781    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.502    12.694    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X9Y14          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y14          FDRE (Setup_fdre_C_R)       -0.429    12.342    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 1.826ns (26.875%)  route 4.968ns (73.125%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.679     2.987    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X7Y10          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     3.443 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/Q
                         net (fo=14, routed)          1.122     4.565    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[1]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.689 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2/O
                         net (fo=12, routed)          1.076     5.766    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.150     5.916 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=2, routed)           0.656     6.572    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X7Y12          LUT3 (Prop_lut3_I1_O)        0.326     6.898 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2/O
                         net (fo=1, routed)           0.000     6.898    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.296 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=2, routed)           0.620     7.916    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.040 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_4/O
                         net (fo=1, routed)           0.263     8.303    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.124     8.427 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_3/O
                         net (fo=25, routed)          0.655     9.082    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.124     9.206 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1/O
                         net (fo=4, routed)           0.576     9.781    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.502    12.694    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X9Y14          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[17]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y14          FDRE (Setup_fdre_C_R)       -0.429    12.342    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[17]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 1.826ns (26.875%)  route 4.968ns (73.125%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.679     2.987    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X7Y10          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     3.443 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/Q
                         net (fo=14, routed)          1.122     4.565    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[1]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.689 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2/O
                         net (fo=12, routed)          1.076     5.766    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.150     5.916 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=2, routed)           0.656     6.572    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X7Y12          LUT3 (Prop_lut3_I1_O)        0.326     6.898 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2/O
                         net (fo=1, routed)           0.000     6.898    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.296 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=2, routed)           0.620     7.916    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.040 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_4/O
                         net (fo=1, routed)           0.263     8.303    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.124     8.427 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_3/O
                         net (fo=25, routed)          0.655     9.082    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.124     9.206 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1/O
                         net (fo=4, routed)           0.576     9.781    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.502    12.694    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X9Y14          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y14          FDRE (Setup_fdre_C_R)       -0.429    12.342    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 1.826ns (26.875%)  route 4.968ns (73.125%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.679     2.987    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X7Y10          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     3.443 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/Q
                         net (fo=14, routed)          1.122     4.565    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[1]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.689 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2/O
                         net (fo=12, routed)          1.076     5.766    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.150     5.916 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=2, routed)           0.656     6.572    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X7Y12          LUT3 (Prop_lut3_I1_O)        0.326     6.898 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2/O
                         net (fo=1, routed)           0.000     6.898    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_2_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.296 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=2, routed)           0.620     7.916    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.124     8.040 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_4/O
                         net (fo=1, routed)           0.263     8.303    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.124     8.427 f  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_3/O
                         net (fo=25, routed)          0.655     9.082    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.124     9.206 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1/O
                         net (fo=4, routed)           0.576     9.781    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.502    12.694    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X9Y14          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y14          FDRE (Setup_fdre_C_R)       -0.429    12.342    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 TDCsystem_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 2.355ns (33.820%)  route 4.608ns (66.180%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.848     3.156    TDCsystem_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  TDCsystem_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  TDCsystem_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.186     5.620    TDCsystem_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/m_axi_wready
    SLICE_X9Y3           LUT3 (Prop_lut3_I2_O)        0.150     5.770 f  TDCsystem_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/s_axi_wready_INST_0/O
                         net (fo=6, routed)           1.516     7.286    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X27Y0          LUT3 (Prop_lut3_I1_O)        0.326     7.612 f  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=86, routed)          0.921     8.533    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr
    SLICE_X26Y2          LUT5 (Prop_lut5_I1_O)        0.152     8.685 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_i_7/O
                         net (fo=2, routed)           0.176     8.861    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_reg_1
    SLICE_X26Y2          LUT6 (Prop_lut6_I4_O)        0.326     9.187 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_2/O
                         net (fo=2, routed)           0.808     9.996    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_2_n_0
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.120 r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_1/O
                         net (fo=1, routed)           0.000    10.120    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_1
    SLICE_X27Y0          FDRE                                         r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.500    12.692    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X27Y0          FDRE                                         r  TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X27Y0          FDRE (Setup_fdre_C_D)        0.031    12.699    TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  2.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.355%)  route 0.199ns (51.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.562     0.903    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.199     1.242    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/gpio_Data_In[1]
    SLICE_X17Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.287 r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.287    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/Read_Reg_In[1]
    SLICE_X17Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.832     1.202    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[31]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.654%)  route 0.108ns (43.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.551     0.891    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X26Y26         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[38]/Q
                         net (fo=1, routed)           0.108     1.140    TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[38]
    RAMB36_X1Y5          RAMB36E1                                     r  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.861     1.231    TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y5          RAMB36E1                                     r  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.105    TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.558     0.899    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X35Y16         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[2]/Q
                         net (fo=1, routed)           0.106     1.146    TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X2Y3          RAMB36E1                                     r  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.865     1.235    TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y3          RAMB36E1                                     r  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.282     0.953    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.108    TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.586%)  route 0.292ns (67.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.563     0.904    TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y46         FDRE                                         r  TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.292     1.336    TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X8Y55          SRLC32E                                      r  TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.833     1.203    TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y55          SRLC32E                                      r  TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.029     1.174    
    SLICE_X8Y55          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.289    TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.417%)  route 0.224ns (54.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.565     0.906    TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y50         FDRE                                         r  TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.224     1.270    TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg[1]
    SLICE_X11Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.315 r  TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.315    TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg_0
    SLICE_X11Y49         FDRE                                         r  TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.835     1.205    TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y49         FDRE                                         r  TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.091     1.267    TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.332%)  route 0.295ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.563     0.904    TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y46         FDRE                                         r  TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TDCsystem_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.295     1.340    TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X8Y55          SRLC32E                                      r  TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.833     1.203    TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y55          SRLC32E                                      r  TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.029     1.174    
    SLICE_X8Y55          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.291    TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.344%)  route 0.237ns (62.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.555     0.896    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X18Y19         FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           0.237     1.273    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[63]_0[30]
    SLICE_X22Y19         FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.818     1.188    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/s_axi_lite_aclk
    SLICE_X22Y19         FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[30]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X22Y19         FDRE (Hold_fdre_C_D)         0.066     1.220    TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.185%)  route 0.235ns (55.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.561     0.902    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y54         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.235     1.278    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X17Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.323 r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.323    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1_n_0
    SLICE_X17Y48         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.832     1.202    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y48         FDRE                                         r  TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.092     1.265    TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.582     0.923    TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.229     1.293    TDCsystem_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  TDCsystem_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.893     1.263    TDCsystem_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  TDCsystem_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    TDCsystem_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 TDCsystem_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.392%)  route 0.233ns (55.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.559     0.900    TDCsystem_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y52         FDRE                                         r  TDCsystem_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  TDCsystem_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.233     1.274    TDCsystem_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[29][1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.319 r  TDCsystem_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.319    TDCsystem_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[30]_0
    SLICE_X14Y52         FDRE                                         r  TDCsystem_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.831     1.201    TDCsystem_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y52         FDRE                                         r  TDCsystem_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[30]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.092     1.259    TDCsystem_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3  TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_19/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y4  TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 0.456ns (7.178%)  route 5.897ns (92.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.673     2.981    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y43         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=125, routed)         5.897     9.334    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X13Y10         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.505    12.697    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X13Y10         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y10         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 0.456ns (7.418%)  route 5.691ns (92.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.673     2.981    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y43         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=125, routed)         5.691     9.128    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X13Y8          FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.506    12.698    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X13Y8          FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.370    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.712ns (12.595%)  route 4.941ns (87.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.714     3.022    TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X5Y28          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=2, routed)           0.628     4.069    TDCsystem_i/native2axis_v3_0/U0/aresetn
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.293     4.362 f  TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2/O
                         net (fo=86, routed)          4.313     8.675    TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2_n_0
    SLICE_X29Y17         FDCE                                         f  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.491    12.683    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X29Y17         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[26]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X29Y17         FDCE (Recov_fdce_C_CLR)     -0.607    12.052    TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 0.712ns (12.978%)  route 4.774ns (87.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.714     3.022    TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X5Y28          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=2, routed)           0.628     4.069    TDCsystem_i/native2axis_v3_0/U0/aresetn
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.293     4.362 f  TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2/O
                         net (fo=86, routed)          4.146     8.508    TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2_n_0
    SLICE_X35Y20         FDCE                                         f  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.489    12.681    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X35Y20         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[3]/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X35Y20         FDCE (Recov_fdce_C_CLR)     -0.607    12.050    TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.712ns (12.992%)  route 4.768ns (87.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.714     3.022    TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X5Y28          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=2, routed)           0.628     4.069    TDCsystem_i/native2axis_v3_0/U0/aresetn
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.293     4.362 f  TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2/O
                         net (fo=86, routed)          4.140     8.502    TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2_n_0
    SLICE_X27Y13         FDCE                                         f  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.494    12.686    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X27Y13         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[15]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X27Y13         FDCE (Recov_fdce_C_CLR)     -0.607    12.055    TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.712ns (12.992%)  route 4.768ns (87.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.714     3.022    TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X5Y28          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=2, routed)           0.628     4.069    TDCsystem_i/native2axis_v3_0/U0/aresetn
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.293     4.362 f  TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2/O
                         net (fo=86, routed)          4.140     8.502    TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2_n_0
    SLICE_X27Y13         FDCE                                         f  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.494    12.686    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X27Y13         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[16]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X27Y13         FDCE (Recov_fdce_C_CLR)     -0.607    12.055    TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.712ns (12.992%)  route 4.768ns (87.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.714     3.022    TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X5Y28          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=2, routed)           0.628     4.069    TDCsystem_i/native2axis_v3_0/U0/aresetn
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.293     4.362 f  TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2/O
                         net (fo=86, routed)          4.140     8.502    TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2_n_0
    SLICE_X27Y13         FDCE                                         f  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.494    12.686    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X27Y13         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[17]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X27Y13         FDCE (Recov_fdce_C_CLR)     -0.607    12.055    TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.712ns (12.992%)  route 4.768ns (87.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.714     3.022    TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X5Y28          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=2, routed)           0.628     4.069    TDCsystem_i/native2axis_v3_0/U0/aresetn
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.293     4.362 f  TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2/O
                         net (fo=86, routed)          4.140     8.502    TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2_n_0
    SLICE_X27Y13         FDCE                                         f  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.494    12.686    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X27Y13         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[22]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X27Y13         FDCE (Recov_fdce_C_CLR)     -0.607    12.055    TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.712ns (13.002%)  route 4.764ns (86.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.714     3.022    TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X5Y28          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=2, routed)           0.628     4.069    TDCsystem_i/native2axis_v3_0/U0/aresetn
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.293     4.362 f  TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2/O
                         net (fo=86, routed)          4.136     8.498    TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2_n_0
    SLICE_X35Y16         FDCE                                         f  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.493    12.685    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X35Y16         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[0]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X35Y16         FDCE (Recov_fdce_C_CLR)     -0.607    12.054    TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.712ns (13.002%)  route 4.764ns (86.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.714     3.022    TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X5Y28          FDRE                                         r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 r  TDCsystem_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=2, routed)           0.628     4.069    TDCsystem_i/native2axis_v3_0/U0/aresetn
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.293     4.362 f  TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2/O
                         net (fo=86, routed)          4.136     8.498    TDCsystem_i/native2axis_v3_0/U0/fifo_rd_en_0_i_2_n_0
    SLICE_X35Y16         FDCE                                         f  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.493    12.685    TDCsystem_i/native2axis_v3_0/U0/aclk
    SLICE_X35Y16         FDCE                                         r  TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[1]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X35Y16         FDCE (Recov_fdce_C_CLR)     -0.607    12.054    TDCsystem_i/native2axis_v3_0/U0/m_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  3.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.064%)  route 0.227ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.559     0.900    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y41         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.028 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.227     1.254    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X21Y43         FDPE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.830     1.200    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y43         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     1.017    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.680%)  route 0.334ns (72.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.559     0.900    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y41         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.028 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.334     1.362    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X19Y43         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.831     1.201    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y43         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y43         FDCE (Remov_fdce_C_CLR)     -0.146     1.021    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.680%)  route 0.334ns (72.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.559     0.900    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y41         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.028 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.334     1.362    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X19Y43         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.831     1.201    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y43         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y43         FDCE (Remov_fdce_C_CLR)     -0.146     1.021    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.564     0.905    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y48         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124     1.156    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X26Y49         FDCE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.832     1.202    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y49         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.281     0.921    
    SLICE_X26Y49         FDCE (Remov_fdce_C_CLR)     -0.146     0.775    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.564     0.905    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y48         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124     1.156    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X26Y49         FDCE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.832     1.202    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y49         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.281     0.921    
    SLICE_X26Y49         FDCE (Remov_fdce_C_CLR)     -0.146     0.775    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.564     0.905    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y48         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124     1.156    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X26Y49         FDPE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.832     1.202    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y49         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.281     0.921    
    SLICE_X26Y49         FDPE (Remov_fdpe_C_PRE)     -0.149     0.772    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[54]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.564%)  route 0.190ns (57.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.560     0.901    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y43         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=125, routed)         0.190     1.232    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X17Y43         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.831     1.201    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y43         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[54]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X17Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.186%)  route 0.271ns (65.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.560     0.901    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y43         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=125, routed)         0.271     1.313    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X17Y45         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.831     1.201    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y45         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X17Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.600%)  route 0.320ns (69.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.560     0.901    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y43         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=125, routed)         0.320     1.361    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X17Y41         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.830     1.200    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y41         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.879%)  route 0.331ns (70.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.564     0.905    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y49         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=125, routed)         0.331     1.376    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y44         FDCE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.831     1.201    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y44         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X29Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.530    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_TDCsystem_clk_wiz_0_0
  To Clock:  clk_out1_TDCsystem_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.456ns (21.999%)  route 1.617ns (78.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.617     3.747    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y35         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y35         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y35         FDCE (Recov_fdce_C_CLR)     -0.405     3.991    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.456ns (21.999%)  route 1.617ns (78.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.617     3.747    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y35         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y35         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y35         FDCE (Recov_fdce_C_CLR)     -0.405     3.991    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.456ns (21.999%)  route 1.617ns (78.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.617     3.747    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y35         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y35         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y35         FDCE (Recov_fdce_C_CLR)     -0.405     3.991    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.456ns (21.999%)  route 1.617ns (78.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.617     3.747    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y35         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y35         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y35         FDCE (Recov_fdce_C_CLR)     -0.405     3.991    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.456ns (21.999%)  route 1.617ns (78.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.617     3.747    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y35         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y35         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y35         FDCE (Recov_fdce_C_CLR)     -0.405     3.991    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.456ns (21.999%)  route 1.617ns (78.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.617     3.747    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y35         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y35         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y35         FDCE (Recov_fdce_C_CLR)     -0.405     3.991    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.456ns (21.999%)  route 1.617ns (78.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.617     3.747    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y35         FDPE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y35         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y35         FDPE (Recov_fdpe_C_PRE)     -0.359     4.037    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.456ns (23.022%)  route 1.525ns (76.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.525     3.655    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y36         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y36         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y36         FDCE (Recov_fdce_C_CLR)     -0.405     3.991    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.456ns (23.022%)  route 1.525ns (76.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.525     3.655    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y36         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y36         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y36         FDCE (Recov_fdce_C_CLR)     -0.405     3.991    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@2.857ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.456ns (23.022%)  route 1.525ns (76.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.353 - 2.857 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.677     1.677    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.674     1.674    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.130 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.525     3.655    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__0_0
    SLICE_X19Y36         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.857 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        1.487     4.345    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     1.167 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.766    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.857 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        1.495     4.353    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y36         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.105     4.457    
                         clock uncertainty           -0.061     4.396    
    SLICE_X19Y36         FDCE (Recov_fdce_C_CLR)     -0.405     3.991    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  0.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.564     0.564    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y47         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.827    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y48         FDCE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.832     0.832    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y48         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.252     0.580    
    SLICE_X27Y48         FDCE (Remov_fdce_C_CLR)     -0.146     0.434    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.564     0.564    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y47         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.827    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y48         FDCE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.832     0.832    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y48         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.252     0.580    
    SLICE_X27Y48         FDCE (Remov_fdce_C_CLR)     -0.146     0.434    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.564     0.564    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y47         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.827    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y48         FDCE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.832     0.832    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y48         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.252     0.580    
    SLICE_X27Y48         FDCE (Remov_fdce_C_CLR)     -0.146     0.434    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.564     0.564    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y47         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.827    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y48         FDCE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.832     0.832    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y48         FDCE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.252     0.580    
    SLICE_X27Y48         FDCE (Remov_fdce_C_CLR)     -0.146     0.434    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.564     0.564    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y47         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.827    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y48         FDPE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.832     0.832    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y48         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.252     0.580    
    SLICE_X27Y48         FDPE (Remov_fdpe_C_PRE)     -0.149     0.431    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.564     0.564    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y47         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.827    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y48         FDPE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.832     0.832    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y48         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.252     0.580    
    SLICE_X27Y48         FDPE (Remov_fdpe_C_PRE)     -0.149     0.431    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.981%)  route 0.157ns (55.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.563     0.563    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y45         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.128     0.691 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.157     0.847    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X26Y46         FDPE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.831     0.831    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X26Y46         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.252     0.579    
    SLICE_X26Y46         FDPE (Remov_fdpe_C_PRE)     -0.149     0.430    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.981%)  route 0.157ns (55.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.563     0.563    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y45         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.128     0.691 f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.157     0.847    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X26Y46         FDPE                                         f  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.831     0.831    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X26Y46         FDPE                                         r  TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.252     0.579    
    SLICE_X26Y46         FDPE (Remov_fdpe_C_PRE)     -0.149     0.430    TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.562     0.562    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.703 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          0.220     0.923    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]_0
    SLICE_X18Y39         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.829     0.829    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X18Y39         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism             -0.233     0.596    
    SLICE_X18Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.504    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_TDCsystem_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_TDCsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.546     0.546    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.562     0.562    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y40         FDPE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.703 f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          0.220     0.923    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]_0
    SLICE_X18Y39         FDCE                                         f  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDCsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3936, routed)        0.812     0.812    TDCsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  TDCsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  TDCsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4328, routed)        0.829     0.829    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X18Y39         FDCE                                         r  TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C
                         clock pessimism             -0.233     0.596    
    SLICE_X18Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.504    TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.419    





