[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54821RHLR production of TEXAS INSTRUMENTS from the text:PHPVIN\nGNDBOOT\nVSENSE\nCOMPTPS54821\nEN\nRT/CLKSS/TR\nExposed\nThermal\nPadCss RrtR3\nC1Cboot\nCoLo\nR1\nR2Cin\nC2VINVIN\nVOUT\nPWRGD\n0102030405060708090100\n0 1 2 3 4 5 6 7 8\nOutput Current (A)Efficiency (%)\nVIN  =  8 V\nVIN  =  12 V\nVIN  =  17 V\nG001 \nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nTPS54821 4.5Vto17VInput, 8ASynchronous StepDown Converter WithHiccup\n11Features\n1•Integrated 26mΩ/19mΩMOSFETs\n•Split Power Rail: 1.6Vto17VonPVIN\n•200kHzto1.6MHz Switching Frequency\n•Synchronizes toExternal Clock\n•0.6V ±1%Voltage Reference Over Temperature\n•Low 2µAShutdown Quiescent Current\n•Monotonic Start-Up intoPre-biased Outputs\n•Adjustable Slow Start/Power Sequencing\n•Power Good Output Monitor forUndervoltage and\nOvervoltage\n•Adjustable Input Undervoltage Lockout\n•Software Tools Available\n2Applications\n•Digital TVPower Supplies\n•SetTopBoxes\n•Blu-ray DVDs\n•Home Terminals\n•High Performance Point ofLoad Regulation3Description\nThe TPS54821 inthermally enhanced 3.5mm x3.5\nmm QFN package isafullfeatured 17V,8A\nsynchronous step down converter which isoptimized\nfor small designs through high efficiency and\nintegrating the high-side and low-side MOSFETs.\nFurther space savings areachieved through current\nmode control, which reduces component count, and\nbyselecting ahigh switching frequency, reducing the\ninductor \'sfootprint.\nThe output voltage startup ramp iscontrolled bythe\nSS/TR pinwhich allows operation aseither astand\nalone power supply orintracking situations. Power\nsequencing isalso possible bycorrectly configuring\ntheenable andtheopen drain power good pins.\nCycle bycycle current limiting onthehigh-side FET\nprotects the device inoverload situations and is\nenhanced byalow-side sourcing current limit which\nprevents current runaway. There isalso alow-side\nsinking current limit which turns offthe low-side\nMOSFET toprevent excessive reverse current.\nHiccup protection willbetriggered iftheovercurrent\ncondition has persisted forlonger than thepreset\ntime. Thermal hiccup protection disables thedevice\nwhen the die temperature exceeds the thermal\nshutdown temperature and enables thepart again\nafter thebuilt-in thermal shutdown hiccup time.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS54821 VQFN (14) 3.50 mmx3.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\nEfficiency, VOUT=3.3V,FSW=480kHz\n2TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagram ....................................... 117.3 Feature Description ................................................. 11\n7.4 Device Functional Modes ........................................ 12\n8Application andImplementation ........................ 21\n8.1 Application Information ............................................ 21\n8.2 Typical Application .................................................. 21\n9Power Supply Recommendations ...................... 29\n10Layout ................................................................... 30\n10.1 PCB Layout Guidelines ......................................... 30\n10.2 Layout Example .................................................... 31\n11Device andDocumentation Support ................. 33\n11.1 Trademarks ........................................................... 33\n11.2 Electrostatic Discharge Caution ............................ 33\n11.3 Glossary ................................................................ 33\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 34\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision A(November 2014) toRevision B Page\n•Deleted SWIFT ™from thedata sheet title ........................................................................................................................... 1\n•Deleted Features :ForSWIFT ™Documentation visithttp://www.ti.com/swift ........................................................................ 1\n•Moved Storage temperature totheAbsolute Maximum Ratings ............................................................................................ 4\n•Changed Handling Ratings toESD Ratings .......................................................................................................................... 4\nChanges from Original (October 2011) toRevision A Page\n•Added Handling Rating table, Feature Description section, Device Functional Modes, Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation ............... 1\n•Deleted Feature: –40°Cto125°COperating Junction Temperature Range ......................................................................... 1\n•Added theI/Ocolumn tothePinFunctions table .................................................................................................................. 3\n•Added IOUT=8AandIOUT=6AtotheOperating Junction Temperature rowoftheABS MAX table, also Min=-40\nandMax =150 ........................................................................................................................................................................ 4\n13 BOOT\n12 PH\n11 PH\n10 EN\n9 SS/TRGND 2\nGND 3\nPVIN 4\nPVIN 5\nVIN 6\n7 81 14RT/CLK PWRGD\nVSENSE COMP(15)Exposed\nThermal Pad\n3TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nRHL Package\n14Pins\n(Top View)\nPinFunctions\nPIN\nI/ODESCRIPTION\nNAME NO.\nRT/CLK 1 IAutomatically selects between RTmode andCLK mode. Anexternal timing resistor adjusts the\nswitching frequency ofthedevice; InCLK mode, thedevice synchronizes toanexternal clock.\nGND 2,3 - Return forcontrol circuitry andlow-side power MOSFET.\nPVIN 4,5 I Power input. Supplies thepower switches ofthepower converter.\nVIN 6 I Supplies thecontrol circuitry ofthepower converter.\nVSENSE 7 I Inverting input ofthegmerror amplifier.\nCOMP 8 IError amplifier output, andinput totheoutput switch current comparator. Connect frequency\ncompensation tothispin.\nSS/TR 9 ISlow-start andtracking. Anexternal capacitor connected tothispinsets theinternal voltage reference\nrisetime. Thevoltage onthispinoverrides theinternal reference. Itcanbeused fortracking and\nsequencing.\nEN 10 I Enable pin.Float toenable. Adjust theinput undervoltage lockout with tworesistors.\nPH 11,12 O Theswitch node.\nBOOT 13 OAbootstrap capisrequired between BOOT andPH.Thevoltage onthiscapcarries thegate drive\nvoltage forthehigh-side MOSFET.\nPWRGD 14 OPower Good fault pin.Asserts lowifoutput voltage islowduetothermal shutdown, dropout, over-\nvoltage, ENshutdown orduring slow start.\nExposed Thermal\nPAD15 - Thermal padofthepackage andsignal ground anditmust besoldered down forproper operation.\n4TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput VoltageVIN –0.3 20\nVPVIN –0.3 20\nEN –0.3 6\nBOOT –0.3 27\nVSENSE –0.3 3\nCOMP –0.3 3\nPWRGD –0.3 6\nSS/TR –0.3 3\nRT/CLK –0.3 6\nOutput VoltageBOOT-PH 0 7.5\nV PH –1 20\nPH10ns Transient –3 20\nVdiff (GND toexposed thermal pad) –0.2 0.2 V\nSource CurrentRT/CLK ±100 µA\nPH Current Limit A\nSink CurrentPH Current Limit\nA\nPVIN Current Limit\nCOMP ±200 µA\nPWRGD –0.1 5 mA\nOperating Junction TemperatureIOUT=8A –40 125\n°C\nIOUT=6A –40 150\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV Charged device model (CDM), perJEDEC specification JESD22-C101,\nallpins(2) ±500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nInput voltage range VIN 4.5 17 V\nPower stage input voltage range PVIN 1.6 17 V\nOutput current TJ=–40°Cto125°C 0 8 A\nOperating junction temperature, TJIOUT=6A –40 150 °C\nIOUT=8A –40 125 °C\n5TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Power rating ataspecific ambient temperature TAshould bedetermined with ajunction temperature of125°C.This isthepoint where\ndistortion starts tosubstantially increase. Thermal management ofthePCB should strive tokeep thejunction temperature atorbelow\n125°Cforbest performance andlong-term reliability. See power dissipation estimate inapplication section ofthisdata sheet formore\ninformation.\n(3) Test board conditions:\n(a)2.5inches ×2.5inches, 4layers, thickness: 0.062 inch\n(b)2oz.copper traces located onthetopofthePCB\n(c)2oz.copper ground planes onthe2internal layers andbottom layer\n(d)40.010 inch thermal vias located under thedevice package6.4 Thermal Information\nTHERMAL METRIC(1)(2)TPS54821\nUNITS\nRHL (14PINS)\nRθJA Junction-to-ambient thermal resistance 47.2\n°C/WRθJA Junction-to-ambient thermal resistance(3)32\nRθJCtop Junction-to-case (top) thermal resistance 64.8\nRθJB Junction-to-board thermal resistance 14.4\nψJT Junction-to-top characterization parameter 0.5\nψJB Junction-to-board characterization parameter 14.7\nRθJCbot Junction-to-case (bottom) thermal resistance 3.2\n(1) Measured atpins6.5 Electrical Characteristics\nTJ=–40°Cto125°C,VIN=4.5V to17V, PVIN =1.6V to17V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN AND PVIN PINS)\nPVIN operating input voltage 1.6 17 V\nVINoperating input voltage 4.5 17 V\nVINinternal UVLO threshold VINrising 4.0 4.5 V\nVINinternal UVLO hysteresis 150 mV\nVINshutdown supply Current EN=0V 2 5μA\nVINoperating –nonswitching supply current VSENSE =610mV 600 800 μA\nENABLE AND UVLO (ENPIN)\nEnable threshold Rising 1.21 1.26 V\nEnable threshold Falling 1.10 1.17\nInput current EN=1.1V 1.15 μA\nHysteresis current EN=1.3V 3.3 μA\nVOLTAGE REFERENCE\nVoltage reference 0A≤IOUT≤8A 0.594 0.6 0.606 V\nMOSFET\nHigh-side switch resistance BOOT-PH =3V 32 60 mΩ\nHigh-side switch resistance(1)BOOT-PH =6V 26 40 mΩ\nLow-side Switch Resistance(1)VIN=12V 19 30 mΩ\nERROR AMPLIFIER\nError amplifier Transconductance (gm) –2μA<ICOMP <2μA,V(COMP) =1V 1300 μMhos\nError amplifier dcgain VSENSE =0.6V 1000 4000 V/V\nError amplifier source/sink V(COMP) =1V,100mVinput overdrive ±110 μA\nStart switching threshold 0.25 V\nCOMP toIswitch gm 21 A/V\n6TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=–40°Cto125°C,VIN=4.5V to17V, PVIN =1.6V to17V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCURRENT LIMIT\nHigh-side switch current limit threshold 10.5 14.5 17 A\nLow-side switch sourcing current limit 9.5 11.5 15 A\nLow-side switch sinking current limit 2 3 4 A\nHiccup wait time 512 Cycles\nHiccup time before re-start 16384 Cycles\nTHERMAL SHUTDOWN\nThermal shutdown 160 175 °C\nThermal shutdown hysteresis 10 °C\nThermal shutdown hiccup time 16384 Cycles\nTIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)\nMinimum switching frequency Rrt=240kΩ(1%) 160 200 240 kHz\nSwitching frequency Rrt=100kΩ(1%) 400 480 560 kHz\nMaximum switching frequency Rrt=29kΩ(1%) 1440 1600 1760 kHz\nMinimum pulse width 20 ns\nRT/CLK high threshold 2 V\nRT/CLK lowthreshold 0.78 V\nRT/CLK falling edge toPHrising edge delay Measure at500kHzwith RTresistor inseries 66 ns\nSwitching frequency range (RTmode setpoint and\nPLL mode)200 1600 kHz\nPH(PHPIN)\nMinimum ontimeMeasured at90% to90% ofVIN, 25°C,IPH=\n2A94 145 ns\nMinimum offtime BOOT-PH ≥3V 0 ns\nBOOT (BOOT PIN)\nBOOT-PH UVLO 2.1 3 V\nSLOW START AND TRACKING (SS/TR PIN)\nSScharge current 2.3 μA\nSS/TR toVSENSE matching V(SS/TR) =0.4V 20 60 mV\nPOWER GOOD (PWRGD PIN)\nVSENSE threshold VSENSE falling (Fault) 92 %Vref\nVSENSE rising (Good) 94 %Vref\nVSENSE rising (Fault) 106 %Vref\nVSENSE falling (Good) 104 %Vref\nOutput high leakage VSENSE =Vref, V(PWRGD) =5.5V 30 100 nA\nOutput low I(PWRGD) =2mA 0.3 V\nMinimum VINforvalid output V(PWRGD) <0.5V at100μA 0.6 1 V\nMinimum SS/TR voltage forPWRGD 1.4 V\n1.21.2051.211.2151.22\nEN - UVLO Threshold - VVIN = 12 V\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJ\n3.33.353.43.453.5\nHysterisis Current - A/c109\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJVIN = 12 V\n0.5940.5960.5980.60.6020.6040.606\nV - Voltage Reference - Vref\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJ\n465470475480485\nf - Oscillator Frequency - kHzsw\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJ\n151821242730\n-50 -25 0 25 50 75 100 125\nTj - Junction Temperature - DegR - On Resistance - mDS(on)/c87VIN = 12 V\n2025303540\n-50 -25 0 25 50 75 100 125R - On Resistance - mDS(on)/c87\nT - Junction Temperature - °CJVIN = 12 V\n7TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.High-side MOSFET onResistance\nvsJunction TemperatureFigure 2.Low-side MOSFET onResistance\nvsJunction Temperature\nFigure 3.Voltage Reference vsJunction Temperature Figure 4.Oscillator Frequency vsJunction Temperature\nFigure 5.ENPinUVLO Threshold\nvsJunction TemperatureFigure 6.ENPinHysteresis Current\nvsJunction Temperature\n8090100110120\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJI - SS Charge Current - ASS/c109VSENSE Rising\nVSENSE Falling\nVSENSE Rising\nVSENSE FallingVIN = 12 V\n0.010.020.030.04\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJV - SS/TR Vsense Offset - Voff\n400500600700800\n3 6 9 12 15 18\nV - Input Voltage - VINon-Switching Quiesent Current - A/c109 T = 125°CJ\nT = 25°CJ\nT = -40°CJ\n2.12.22.32.42.5\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJI - Slow Start charge Current - ASS/c109\n1.11.1251.151.1751.2\nPullup Current - A/c109\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJ\n3 6 9 12 15 18\nV - Input Voltage - VIT = 125°CJ\nT = 25°CJ\nT = -40°CJ\n01234\nShutdown Quiesent Current - A/c109EN = 0 V\n8TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.ENPinPullup Current Threshold\nvsJunction TemperatureFigure 8.Shutdown Quiescent Current\nvsInput Voltage\nFigure 9.VINNon-Switching Operating Quiescent Current\nvsInput VoltageFigure 10.Slow Start Charge Current\nvsJunction Temperature\nFigure 11.SS/TR Vsense Offset vsJunction Temperature Figure 12.PWRGD Threshold vsJunction Temperature\n22.12.2\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJBOOT-PH UVLO Threshold - A/c109\n3456\nDmin - Minimum Controllable Duty Ratio - %\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJRT = 100 k ,\nVIN = 12 V/c87\n11121314151617\nT = 125°CJT = 25°CJT = -40°CJ\nHigh-Side Current Limit Threshold - A\n3 6 9 12 15 18\nV - Input Voltage - VI\n708090100110120\nTonmin - Minimum Controllable On Time - nsVIN = 12 V\n-50 -25 0 25 50 75 100 125\nT - Junction Temperature - °CJ\n9TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.High-side Current Limit Threshold\nvsInput VoltageFigure 14.Minimum Controllable onTime\nvsJunction Temperature\nFigure 15.Minimum Controllable Duty Ratio\nvsJunction TemperatureFigure 16.BOOTH-PH UVLO Threshold\nvsJunction Temperature\n10TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThedevice isa17-V, 8-A, synchronous step-down (buck) converter with twointegrated n-channel MOSFETs. To\nimprove performance during lineandload transients thedevice implements aconstant frequency, peak current\nmode control which also simplifies external frequency compensation. Thewide switching frequency of200kHzto\n1600 kHz allows forefficiency andsize optimization when selecting theoutput filter components. The switching\nfrequency isadjusted using aresistor toground ontheRT/CLK pin.The device also hasaninternal phase lock\nloop (PLL) controlled bytheRT/CLK pinthatcanbeused tosynchronize theswitching cycle tothefalling edge\nofanexternal system clock.\nThedevice hasbeen designed forsafe monotonic startup intopre-biased loads. Thedefault start upiswhen VIN\nistypically 4.0V. The ENpinhasaninternal pull-up current source thatcanbeused toadjust theinput voltage\nunder voltage lockout (UVLO) with twoexternal resistors. Inaddition, theENpincanbefloating forthedevice to\noperate with theinternal pull-up current. Thetotal operating current forthedevice isapproximately 600μAwhen\nnotswitching andunder noload. When thedevice isdisabled, thesupply current istypically less than 2μA.\nTheintegrated MOSFETs allow forhigh efficiency power supply designs with continuous output currents upto8\namperes. TheMOSFETs have been sized tooptimize efficiency forlower duty cycle applications.\nThe device reduces theexternal component count byintegrating theboot recharge circuit. The bias voltage for\ntheintegrated high-side MOSFET issupplied byacapacitor between theBOOT andPHpins. Theboot capacitor\nvoltage ismonitored byaBOOT toPHUVLO (BOOT-PH UVLO) circuit allowing PHpintobepulled lowto\nrecharge theboot capacitor. Thedevice canoperate at100% duty cycle aslong astheboot capacitor voltage is\nhigher than thepreset BOOT-PH UVLO threshold which istypically 2.1V. The output voltage canbestepped\ndown toaslowasthe0.6V voltage reference (Vref).\nThe device hasapower good comparator (PWRGD) with hysteresis which monitors theoutput voltage through\ntheVSENSE pin.ThePWRGD pinisanopen drain MOSFET which ispulled lowwhen theVSENSE pinvoltage\nisless than 92% orgreater than 106% ofthereference voltage Vref and asserts high when theVSENSE pin\nvoltage is94% to104% oftheVref.\nThe SS/TR (slow start/tracking) pinisused tominimize inrush currents orprovide power supply sequencing\nduring power up.Asmall value capacitor orresistor divider should becoupled tothepinforslow start orcritical\npower supply sequencing requirements.\nThe device isprotected from output overvoltage, overload and thermal fault conditions. The device minimizes\nexcessive output overvoltage transients bytaking advantage oftheovervoltage circuit power good comparator.\nWhen theovervoltage comparator isactivated, thehigh-side MOSFET isturned offandprevented from turning\nonuntil theVSENSE pinvoltage islower than 104% oftheVref. Thedevice implements both high-side MOSFET\noverload protection and bidirectional low-side MOSFET overload protections which help control theinductor\ncurrent andavoid current runaway. Thedevice also shuts down ifthejunction temperature ishigher than thermal\nshutdown trippoint. The device isrestarted under control oftheslow start circuit automatically after thebuilt-in\nthermal shutdown hiccup time.\nERROR\nAMPLIFIERBoot\nChargeUVLO\nCurrent\nSense\nOscillator\nwith PLLSlope\nCompensation\nMaximum\nClampVoltage\nReference\nOverload\nRecoveryVSENSE\nSS/TR\nCOMP RT/CLKPHBOOTVIN\nGNDThermal\nHiccupEN\nEnable\nComparator\nShutdown\nLogicShutdown\nEnable\nThresholdLogicShutdownPWRGD\nEXPOSED THERMAL PADPower Stage\n& Deadtime\nControl\nLogic\nLS MOSFET\nCurrent LimitOV\nMinimum Clamp\nPulse SkipIp IhPVIN\nUV\nHS MOSFET\nCurrent\nComparator\nCurrent\nSenseRegulator VINBoot\nUVLO\nPH\nGNDPVIN\nHiccup\nShutdown\nHiccup\nShutdown\n11TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nThe device uses aadjustable fixed frequency, peak current mode control. The output voltage iscompared\nthrough external resistors ontheVSENSE pintoaninternal voltage reference byanerror amplifier which drives\ntheCOMP pin.Aninternal oscillator initiates theturnonofthehigh-side power switch. Theerror amplifier output\nisconverted intoacurrent reference which compares tothehigh-side power switch current. When thepower\nswitch current reaches current reference generated bytheCOMP voltage level thehigh-side power switch is\nturned offandthelow-side power switch isturned on.\n7.3.2 Continuous Current Mode Operation (CCM)\nAsasynchronous buck converter, thedevice normally works inCCM (Continuous Conduction Mode) under all\nload conditions.\n7.3.3 VINandPower VINPins (VIN andPVIN)\nThe device allows foravariety ofapplications byusing theVINandPVIN pins together orseparately. The VIN\npinvoltage supplies theinternal control circuits ofthedevice. ThePVIN pinvoltage provides theinput voltage to\nthepower converter system.\n/c45/c61Vo VrefR5 R6Vref\n12TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\nIftiedtogether, theinput voltage forVINandPVIN canrange from 4.5Vto17V.Ifusing theVINseparately from\nPVIN, theVINpinmust bebetween 4.5Vand17V,andthePVIN pincanrange from aslowas1.6Vto17V.A\nvoltage divider connected totheENpincanadjust theeither input voltage UVLO appropriately. Adjusting the\ninput voltage UVLO onthePVIN pinhelps toprovide consistent power upbehavior.\n7.3.4 Voltage Reference\nThevoltage reference system produces aprecise ±1%voltage reference over temperature byscaling theoutput\nofatemperature stable bandgap circuit.\n7.3.5 Adjusting theOutput Voltage\nTheoutput voltage issetwith aresistor divider from theoutput (VOUT) totheVSENSE pin.Itisrecommended to\nuse1%tolerance orbetter divider resistors. Referring totheapplication schematic ofFigure 29,start with a10\nkΩforR6anduseEquation 1tocalculate R5.Toimprove efficiency atlight loads consider using larger value\nresistors. Ifthevalues aretoohigh theregulator ismore susceptible tonoise and voltage errors from the\nVSENSE input current arenoticeable.\n(1)\nWhere Vref =0.6V\nThe minimum output voltage andmaximum output voltage canbelimited bytheminimum ontime ofthehigh-\nside MOSFET andbootstrap voltage (BOOT-PH voltage) respectively. More discussions arelocated inMinimum\nOutput Voltage andBootstrap Voltage (BOOT) andLow Dropout Operation .\n7.3.6 Safe Start-up intoPre-Biased Outputs\nThe device hasbeen designed toprevent thelow-side MOSFET from discharging apre-biased output. During\nmonotonic pre-biased startup, thelow-side MOSFET isnotallowed tosink current until theSS/TR pinvoltage is\nhigher than 1.4V.\n7.3.7 Error Amplifier\nThedevice uses atransconductance error amplifier. Theerror amplifier compares theVSENSE pinvoltage tothe\nlower oftheSS/TR pinvoltage ortheinternal 0.6Vvoltage reference. The transconductance oftheerror\namplifier is1300μA/Vduring normal operation. Thefrequency compensation network isconnected between the\nCOMP pinandground.\n7.3.8 Slope Compensation\nThe device adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations. Theavailable peak inductor current remains constant over thefullduty cycle range.\n7.4 Device Functional Modes\n7.4.1 Enable andAdjusting Undervoltage Lockout\nThe ENpinprovides electrical on/off control ofthedevice. Once theENpinvoltage exceeds thethreshold\nvoltage, thedevice starts operation. IftheENpinvoltage ispulled below thethreshold voltage, theregulator\nstops switching andenters lowIqstate.\nTheENpinhasaninternal pull-up current source, allowing theuser tofloat theENpinforenabling thedevice. If\nanapplication requires controlling theENpin,useopen drain oropen collector output logic tointerface with the\npin.\nThe device implements internal UVLO circuitry ontheVINpin.The device isdisabled when theVINpinvoltage\nfalls below theinternal VINUVLO threshold. Theinternal VINUVLO threshold hasahysteresis of150mV.\nIfanapplication requires either ahigher UVLO threshold ontheVINpinorasecondary UVLO onthePVIN, in\nsplit railapplications, then theENpincanbeconfigured asshown inFigure 17,Figure 18andFigure 19.When\nusing theexternal UVLO function itisrecommended tosetthehysteresis tobegreater than 500mV.\n( )/c180\n/c45 /c43 /c43ENFALLING\nSTOP ENFALLING p hR1 VR2 =V V R1 I I\n1/c230 /c246/c45 /c231 /c247\n/c232 /c248\n/c230 /c246/c45 /c43/c231 /c247\n/c232 /c248ENFALLING\nSTART STOP\nENRISING\nENFALLING\np h\nENRISINGVV VVR1 =\nVI IV\nENip ihVINTPS54821\nR 1\nR 2\nENip ihPVINTPS54821\nR 1\nR 2\nENip ihVINTPS54821\nR 1\nR 2\n13TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nThe ENpinhasasmall pull-up current Ipwhich sets thedefault state ofthepintoenable when noexternal\ncomponents areconnected. The pull-up current isalso used tocontrol thevoltage hysteresis fortheUVLO\nfunction since itincreases byIhonce theENpincrosses theenable threshold. The UVLO thresholds canbe\ncalculated using Equation 2andEquation 3.\nFigure 17.Adjustable VINUndervoltage Lock Out\nFigure 18.Adjustable PVIN Undervoltage Lock Out, VIN≥4.5V\nFigure 19.Adjustable VINandPVIN Undervoltage Lock Out\n(2)\n(3)\nWhere Ih=3.3μA,Ip=1.15μA,VENRISING =1.21 V,VENFALLING =1.17 V\nFsw − Oscillator Frequency − kHz050100150200250\n200 400 600 800 1000 1200 1400 1600RT − Resistance − k/c87\n/c40 /c410.9972/c45/c87 /c215 /c45 Rrt(k ) = 48000 Fsw kHz\n14TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.2 Adjustable Switching Frequency andSynchronization (RT/CLK)\nTheRT/CLK pincanbeused tosettheswitching frequency ofthedevice intwomodes.\nInRTmode, aresistor (RTresistor) isconnected between theRT/CLK pinandGND. Theswitching frequency of\nthedevice isadjustable from 200 kHz to1600 kHz byplacing amaximum of240 kΩand minimum of29kΩ\nrespectively. InCLK mode, anexternal clock isconnected directly totheRT/CLK pin.Thedevice issynchronized\ntotheexternal clock frequency with PLL.\nThe CLK mode overrides theRTmode. The device isable todetect theproper mode automatically andswitch\nfrom theRTmode toCLK mode.\n7.4.3 Adjustable Switching Frequency (RTMode)\nTodetermine theRTresistance foragiven switching frequency, useEquation 4orthecurve inFigure 20.To\nreduce thesolution size onewould settheswitching frequency ashigh aspossible, buttradeoffs ofthesupply\nefficiency andminimum controllable ontime should beconsidered.\n(4)\nFigure 20.RTSetResistor vsSwitching Frequency\n7.4.4 Synchronization (CLK mode)\nAninternal Phase Locked Loop (PLL) has been implemented toallow synchronization between 200kHz and\n1600kHz, andtoeasily switch from RTmode toCLK mode.\nToimplement thesynchronization feature, connect asquare wave clock signal totheRT/CLK pinwith aduty\ncycle between 20% to80%. The clock signal amplitude must transition lower than 0.78V andhigher than 2.0V.\nThestart oftheswitching cycle issynchronized tothefalling edge ofRT/CLK pin.\nInapplications where both RTmode and CLK mode areneeded, thedevice canbeconfigured asshown in\nFigure 21.Before theexternal clock ispresent, thedevice works inRTmode andtheswitching frequency isset\nbyRTresistor. When theexternal clock ispresent, theCLK mode overrides theRTmode. The firsttime the\nSYNC pinispulled above theRT/CLK high threshold (2V),thedevice switches from theRTmode totheCLK\nmode andtheRT/CLK pinbecomes high impedance asthePLL starts tolock onto thefrequency oftheexternal\nclock. Itisnotrecommended toswitch from theCLK mode back totheRTmode because theinternal switching\nfrequency drops to100kHz firstbefore returning totheswitching frequency setbyRTresistor.\nSSCss (nF) Vref (V)t (ms) =Iss (µA)/c180\nRT/CLKTPS54821\nRrtRT/CLK\nmode select\n15TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 21.Works with Both RTmode andCLK mode\n7.4.5 Slow Start (SS/TR)\nThe device uses thelower voltage oftheinternal voltage reference ortheSS/TR pinvoltage asthereference\nvoltage and regulates theoutput accordingly. Acapacitor ontheSS/TR pintoground implements aslow start\ntime. The device hasaninternal pull-up current source of2.3μAthatcharges theexternal slow start capacitor.\nThe calculations fortheslow start time (Tss, 10% to90%) and slow start capacitor (Css) areshown in\nEquation 5.Thevoltage reference (Vref) is0.6Vandtheslow start charge current (Iss) is2.3μA.\n(5)\nWhen theinput UVLO istriggered, theENpinispulled below 1.21V, orathermal shutdown event occurs the\ndevice stops switching and enters lowcurrent operation. Atthesubsequent power up,when theshutdown\ncondition isremoved, thedevice does notstart switching until ithasdischarged itsSS/TR pintoground ensuring\nproper softstart behavior.\n7.4.6 Power Good (PWRGD)\nThe PWRGD pinisanopen drain output. Once theVSENSE pinisbetween 94% and 104% oftheinternal\nvoltage reference thePWRGD pinpull-down isde-asserted andthepinfloats. Itisrecommended touseapull-\nupresistor between thevalues of10kΩand100kΩtoavoltage source thatis5.5Vorless. ThePWRGD isina\ndefined state once theVIN input voltage isgreater than 1Vbutwith reduced current sinking capability. The\nPWRGD achieves fullcurrent sinking capability once theVINinput voltage isabove 4.5V.\nThe PWRGD pinispulled lowwhen VSENSE islower than 92% orgreater than 106% ofthenominal internal\nreference voltage. Also, thePWRGD ispulled low, iftheinput UVLO orthermal shutdown areasserted, theEN\npinispulled lowortheSS/TR pinisbelow 1.4V.\n7.4.7 Bootstrap Voltage (BOOT) andLow Dropout Operation\nThedevice hasanintegrated boot regulator, andrequires asmall ceramic capacitor between theBOOT andPH\npins toprovide thegate drive voltage forthehigh-side MOSFET. Theboot capacitor ischarged when theBOOT\npinvoltage isless than VIN and BOOT-PH voltage isbelow regulation. The value ofthisceramic capacitor\nshould be0.1μF.Aceramic capacitor with anX7R orX5R grade dielectric with avoltage rating of10Vorhigher\nisrecommended because ofthestable characteristics over temperature andvoltage.\nToimprove drop out, thedevice isdesigned tooperate at100% duty cycle aslong astheBOOT toPHpin\nvoltage isgreater than theBOOT-PH UVLO threshold which istypically 2.1V.When thevoltage between BOOT\nand PHdrops below theBOOT-PH UVLO threshold thehigh-side MOSFET isturned offand thelow-side\nMOSFET isturned onallowing theboot capacitor toberecharged. Inapplications with split input voltage rails\n100% duty cycle operation canbeachieved aslong as(VIN –PVIN) >4V.\n7.4.8 Sequencing (SS/TR)\nMany ofthecommon power supply sequencing methods canbeimplemented using theSS/TR, ENandPWRGD\npins.\n/c68/c180Vout2 + V VssoffsetR1 =Vref Iss\nSS/TRTPS54821\nEN\nPWRGD\nSS/TREN\nPWRGDTPS54821\nSS/TRENPWRGD\nSS/TREN\nPWRGDTPS54821 TPS54821\n16TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nThe sequential method isillustrated inFigure 22using twoTPS54821 devices. The power good ofthefirst\ndevice iscoupled totheENpinofthesecond device which enables thesecond power supply once theprimary\nsupply reaches regulation.\nFigure 22.Sequential Start UpSequence\nFigure 23shows themethod implementing ratio-metric sequencing byconnecting theSS/TR pins oftwodevices\ntogether. The regulator outputs ramp upandreach regulation atthesame time. When calculating theslow start\ntime thepull-up current source must bedoubled inEquation 5.\nFigure 23.Ratio-metric Start UpSequence\nRatio-metric andsimultaneous power supply sequencing canbeimplemented byconnecting theresistor network\nofR1andR2shown inFigure 24totheoutput ofthepower supply thatneeds tobetracked oranother voltage\nreference source. Using Equation 6andEquation 7,thetracking resistors canbecalculated toinitiate theVout2\nslightly before, after oratthesame time asVout1. Equation 8isthevoltage difference between Vout1 and\nVout2.\nTodesign aratio-metric start upinwhich theVout2 voltage isslightly greater than theVout1 voltage when Vout2\nreaches regulation, use anegative number inEquation 6and Equation 7fordeltaV. Equation 8results ina\npositive number forapplications where theVout2 isslightly lower than Vout1 when Vout2 regulation is\nachieved. .\nThe deltaV variable iszero voltforsimultaneous sequencing. Tominimize theeffect oftheinherent SS/TR to\nVSENSE offset (Vssoffset, 29mV) intheslow start circuit and theoffset created bythepull-up current source\n(Iss, 2.3μA)andtracking resistors, theVssoffset andIssareincluded asvariables intheequations.\nToensure proper operation ofthedevice, thecalculated R1value from Equation 6must begreater than the\nvalue calculated inEquation 9.\n(6)\nSS/TRTPS54821\nEN\nPWRGD\nSS/TRTPS54821\nEN\nPWRGDVOUT1\nVOUT 2\nR1\nR2\nR3R4\n/c62 /c180 /c45 /c180 /c68R1 2800 Vout1 180 V\nV = Vout1 Vout2/c68 /c45\n/c180\n/c68 /c45Vref R1R2 =Vout2 + V Vref\n17TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n(7)\n(8)\n(9)\nFigure 24.Ratio-metric andSimultaneous Startup Sequence\n7.4.9 Output Overvoltage Protection (OVP)\nThedevice incorporates anoutput overvoltage protection (OVP) circuit tominimize output voltage overshoot. For\nexample, when thepower supply output isoverloaded theerror amplifier compares theactual output voltage to\ntheinternal reference voltage. IftheVSENSE pinvoltage islower than theinternal reference voltage fora\nconsiderable time, theoutput oftheerror amplifier demands maximum output current. Once thecondition is\nremoved, theregulator output rises andtheerror amplifier output transitions tothesteady state voltage. Insome\napplications with small output capacitance, thepower supply output voltage canrespond faster than theerror\namplifier. This leads tothepossibility ofanoutput overshoot. The OVP feature minimizes theovershoot by\ncomparing theVSENSE pinvoltage totheOVP threshold. IftheVSENSE pinvoltage isgreater than theOVP\nthreshold thehigh-side MOSFET isturned offpreventing current from flowing totheoutput andminimizing output\novershoot. When theVSENSE voltage drops lower than theOVP threshold, thehigh-side MOSFET isallowed to\nturnonatthenext clock cycle.\n7.4.10 Overcurrent Protection\nThe device isprotected from overcurrent conditions bycycle-by-cycle current limiting onboth thehigh-side\nMOSFET andthelow-side MOSFET.\nHigh-side MOSFET overcurrent protection\nThedevice implements current mode control which uses theCOMP pinvoltage tocontrol theturnoffofthehigh-\nside MOSFET andtheturnonofthelow-side MOSFET onacycle bycycle basis. Each cycle theswitch current\nand thecurrent reference generated bytheCOMP pinvoltage arecompared, when thepeak switch current\nintersects thecurrent reference thehigh-side switch isturned off.\nLow-side MOSFET overcurrent protection\nVSENSECOMPVOUT\nR1\nR3\nC1C2R2Coea Roea\ngm\n1300 /c109A/V0.6 VPower StagePH\nRESR\nCORLba\nc21 A/V\n18TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nWhile thelow-side MOSFET isturned onitsconduction current ismonitored bytheinternal circuitry. During\nnormal operation thelow-side MOSFET sources current totheload. Attheendofevery clock cycle, thelow-side\nMOSFET sourcing current iscompared totheinternally setlow-side sourcing current limit. Ifthelow-side\nsourcing current isexceeded thehigh-side MOSFET isnotturned onandthelow-side MOSFET stays onforthe\nnext cycle. The high-side MOSFET isturned onagain when thelow-side current isbelow thelow-side sourcing\ncurrent limit atthestart ofacycle.\nThe low-side MOSFET may also sink current from theload. Ifthelow-side sinking current limit isexceeded the\nlow-side MOSFET isturned offimmediately fortherestofthatclock cycle. Inthisscenario both MOSFETs are\noffuntil thestart ofthenext cycle.\nFurthermore, ifanoutput overload condition (asmeasured bytheCOMP pinvoltage) haslasted formore than\nthehiccup wait time which isprogrammed for512switching cycles, thedevice willshut down itself andrestart\nafter thehiccup time of16384 cycles. The hiccup mode helps toreduce thedevice power dissipation under\nsevere overcurrent conditions.\n7.4.11 Thermal Shutdown\nThe internal thermal shutdown circuitry forces thedevice tostop switching ifthejunction temperature exceeds\n175°Ctypically. Once thejunction temperature drops below 165°Ctypically, theinternal thermal hiccup timer will\nstart tocount. The device reinitiates thepower upsequence after thebuilt-in thermal shutdown hiccup time\n(16384 cycles) isover.\n7.4.12 Small Signal Model forLoop Response\nFigure 25shows anequivalent model forthedevice control loop which canbemodeled inacircuit simulation\nprogram tocheck frequency response and transient responses. The error amplifier isatransconductance\namplifier with agmof1300μA/V. The error amplifier canbemodeled using anideal voltage controlled current\nsource. The resistor Roea (3.07 MΩ)and capacitor Coea (20.7 pF)model theopen loop gain and frequency\nresponse oftheerror amplifier. The 1-mV acvoltage source between thenodes aandbeffectively breaks the\ncontrol loop forthefrequency response measurements. Plotting a/candc/bshow thesmall signal responses of\nthepower stage andfrequency compensation respectively. Plotting a/bshows thesmall signal response ofthe\noverall loop. The dynamic loop response canbechecked byreplacing theRLwith acurrent source with the\nappropriate load step amplitude andstep rateinatime domain analysis.\nFigure 25.Small Signal Model forLoop Response\n7.4.13 Simple Small Signal Model forPeak Current Mode Control\nFigure 26isasimple small signal model that can beused tounderstand how todesign thefrequency\ncompensation. The device power stage canbeapproximated toavoltage controlled current source (duty cycle\nmodulator) supplying current totheoutput capacitor andload resistor. The control tooutput transfer function is\nshown inEquation 10and consists ofadcgain, one dominant pole and one ESR zero. The quotient ofthe\nchange inswitch current and thechange inCOMP pinvoltage (node cinFigure 25)isthepower stage\ntransconductance (gm ps)which is21A/Vforthedevice. The DCgain ofthepower stage istheproduct ofgmps\nO ESR1z =\nC R 2/c166\n/c180 /c180 /c112\nO L1p =\nC R 2/c166\n/c180 /c180 /c112\nps L Adc = gm R /c180\ns1+\n2 z VOUT= Adc\nVC s1+\n2 p/c230 /c246\n/c231 /c247/c180 /c166 /c232 /c248/c180\n/c230 /c246\n/c231 /c247/c180 /c166 /c232 /c248/c112\n/c112\nVOUT\nRESR\nCORLVC\ngmpsfp\nfzAdc\nVOUT\nRESR\nCORLVC\ngmps\n19TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nandtheload resistance, RL,asshown inEquation 11with resistive loads. Astheload current increases, theDC\ngain decreases. This variation with load may seem problematic atfirstglance, butfortunately thedominant pole\nmoves with load current (see Equation 12).The combined effect ishighlighted bythedashed lineinFigure 27.\nAstheload current decreases, thegain increases and thepole frequency lowers, keeping the0-dB crossover\nfrequency thesame forthevarying load conditions which makes iteasier todesign thefrequency compensation.\nFigure 26.Simplified Small Signal Model forPeak Current Mode Control\nFigure 27.Simplified Frequency Response forPeak Current Mode Control\n(10)\n(11)\n(12)\n(13)\nWhere\ngmeaistheGMamplifier gain (1300μA/V)\ngmpsisthepower stage gain (21A/V).\nRListheload resistance\nCOistheoutput capacitance.\nRESRistheequivalent series resistance oftheoutput capacitor.\n/c40 /c411C112 R8 fc/c61/c215 /c215 /c215/c112\nESRR CoC6 =R4/c180\nLR CoC4 =R4/c180\nO L1p =\nC R 2/c230 /c246/c166/c231 /c247/c180 /c180 /c232 /c248 /c112\nea ps2 c VOUT CoR4 =gm Vref gm/c180 /c166 /c180 /c180\n/c180 /c180/c112\nVrefVOUT\nR8\nR4\nC4C6R9\nCoea RoeagmeaCOMPVSENSE\nType 2A Type 2B\nR4\nC4C11\nType 3\n20TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.14 Small Signal Model forFrequency Compensation\nThe device uses atransconductance amplifier fortheerror amplifier andreadily supports twoofthecommonly\nused Type IIcompensation circuits and aType IIIfrequency compensation circuit, asshown inFigure 28.In\nType 2A,one additional high frequency pole, C6,isadded toattenuate high frequency noise. InType III,one\nadditional capacitor, C11, isadded toprovide aphase boost atthecrossover frequency. See Designing Type III\nCompensation forCurrent Mode Step-Down Converters (SLVA352 )foracomplete explanation ofType III\ncompensation.\nThe design guidelines below areprovided foradvanced users who prefer tocompensate using thegeneral\nmethod. Thebelow equations only apply todesigns whose ESR zero isabove thebandwidth ofthecontrol loop.\nThis isusually true with ceramic output capacitors. See theApplication Information section forastep-by-step\ndesign procedure using higher ESR output capacitors with lower ESR zero frequencies.\nFigure 28.Types ofFrequency Compensation\nThegeneral design guidelines fordevice loop compensation areasfollows:\n1.Determine thecrossover frequency, fc.Agood starting point is1/10thoftheswitching frequency, fsw.\n2.R4canbedetermined by:\n(14)\nWhere:\ngmeaistheGMamplifier gain (1300μA/V)\ngmpsisthepower stage gain (21A/V)\nVref isthereference voltage (0.6V)\n3.Place acompensation zero atthedominant pole:\nC4canbedetermined by:\n(15)\n4.C6isoptional. Itcanbeused tocancel thezero from theESR (Equivalent Series Resistance) oftheoutput\ncapacitor Co.\n(16)\n5.Type IIIcompensation canbeimplemented with theaddition ofonecapacitor, C11. This allows forslightly\nhigher loop bandwidths andhigher phase margins. Ifused, C11 iscalculated from Equation 17.\n(17)\nVIN = 8 - 17 VVOUT = 3.3 V,  8 A\nR7\n10.0kC7\n47uFC3 0.1uF\nR6\n0\nR8\n2.21kR5\n4.64k\nC4\n3900pFC5\n39pFC1\n10uF\nR1\n35.7k\nR2\n8.06kR3\n100k1RT/CLK\n2GND\n3GND\n4PVIN\n5PVIN\n6VIN\n7V_SNS8COMP9SS/TR10EN11PH12PH13BOOT14PWRGD\n15PWPDU1\nTPS54821RHL\nC2\n4.7uFC6\n0.022ufC9\n470pFL13.3 uH\nC8\n47uFR4\n100k\nENV_SNS\nV_SNSENPULL UP VOLTAGE\nPWRGD\nVINVOUT\n21TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS54821 isahighly-integrated, synchronous step-down dc-dc converter. The device isused toconvert a\nhigher dcinput voltage toalower dcoutput voltage with aminimum output current of8A.\n8.2 Typical Application\nFigure 29.Typical Application Circuit\n8.2.1 Design Parameters\nThis example details thedesign ofahigh frequency switching regulator design using ceramic output capacitors.\nAfewparameters must beknown inorder tostart thedesign process. These parameters aretypically determined\natthesystem level. Forthisexample, usetheparameters shown inTable 1.\nTable 1.Design Parameters\nPARAMETER VALUE\nOutput Voltage 3.3V\nOutput Current 8A\nTransient Response 4Aload step ΔVout =7%\nInput Voltage 12Vnominal, 8Vto17V\nOutput Voltage Ripple 33mVp-p\nStart Input Voltage (Rising Vin) 6.528 V\nStop Input Voltage (Falling Vin) 6.193 V\nSwitching Frequency 480kHz\n2/c61 /c43IrippleILpeak Iout\n/c40 /c412\n21\n12 f/c230 /c246 /c215 /c45/c61 /c43 /c215 /c231 /c247/c231 /c247 /c215 /c215/c232 /c248oV Vinmax VoILrms IoVinmax L1 sw\nf/c45/c61 /c215/c215Vinmax Vout VoutIrippleL1 Vinmax sw\nf/c45/c61 /c215/c215 /c215Vinmax Vout VoutL1Io Kind Vinmax sw\n22TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated8.2.2 Design Guide –Step-By-Step Design Procedure\n8.2.2.1 Typical Application Schematic\nThe application schematic ofFigure 29was developed tomeet therequirements above. This circuit isavailable\nastheTPS54821EVM-049 evaluation module. The design procedure isgiven inthis section. For more\ninformation about Type IIandType IIIfrequency compensation circuits, seeDesigning Type IIICompensation for\nCurrent Mode Step-Down Converters (SLVA352 )andDesign Calculator (SLVC219 ).\n8.2.2.2 Operating Frequency\nThe firststep istodecide onaswitching frequency fortheregulator. There isatrade offbetween higher and\nlower switching frequencies. Higher switching frequencies may produce smaller asolution size using lower\nvalued inductors andsmaller output capacitors compared toapower supply thatswitches atalower frequency.\nHowever, thehigher switching frequency causes extra switching losses, which hurttheconverter ’sefficiency and\nthermal performance. Inthisdesign, amoderate switching frequency of480 kHz isselected toachieve both a\nsmall solution size andahigh efficiency operation.\n8.2.2.3 Output Inductor Selection\nTocalculate thevalue oftheoutput inductor, useEquation 18.KIND isacoefficient thatrepresents theamount\nofinductor ripple current relative tothemaximum output current. The inductor ripple current isfiltered bythe\noutput capacitor. Therefore, choosing high inductor ripple currents impact theselection oftheoutput capacitor\nsince theoutput capacitor must have aripple current rating equal toorgreater than theinductor ripple current. In\ngeneral, theinductor ripple value isatthediscretion ofthedesigner; however, KIND isnormally from 0.1to0.3\nforthemajority ofapplications.\n(18)\nForthisdesign example, useKIND =0.3andtheminimum inductor value iscalculated tobe2.31 µH.Forthis\ndesign, alarger standard value was chosen: 3.3µH.Fortheoutput filter inductor, itisimportant thattheRMS\ncurrent andsaturation current ratings notbeexceeded. The RMS andpeak inductor current canbefound from\nEquation 20andEquation 21.\n(19)\n(20)\n(21)\nForthisdesign, theRMS inductor current is8.015 Aand thepeak inductor current is8.839 A.The chosen\ninductor isaVishay IHLP4040DZER3R3M1series 3.3µH.Ithas asaturation current rating of18.6 A(-20%\ninductance) andaRMS current rating of10A(40°Ctemperature rise).\nThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power up,\nfaults ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated above. Intransient conditions, theinductor current canincrease uptotheswitch current limit of\nthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n8.2.2.4 Output Capacitor Selection\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor\ndetermines themodulator pole, theoutput voltage ripple, andhow theregulator responds toalarge change in\nload current. Theoutput capacitance needs tobeselected based onthemore stringent ofthese three criteria\n/c40 /c41 /c45/c61 /c215 /c215Vinmin Vout VoutIcirms IoutVinmin Vinmin\n/c40 /c41\n12 f/c215 /c45/c61\n/c215 /c215 /c215Vout Vinmax VoutIcorms\nVinmax L1 sw\n/c60VorippleResrIripple\n1 1\n8f/c62 /c215/c215CoVoripple sw\nIripple\n2\nf/c215 /c68/c62/c215 /c68IoutCosw Vout\n23TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current when theregulator cannot.This situation would occur ifthere aredesired hold-up\ntimes fortheregulator where theoutput capacitor must hold theoutput voltage above acertain level fora\nspecified amount oftime after theinput power isremoved. The regulator isalso temporarily notable tosupply\nsufficient output current ifthere isalarge, fastincrease inthecurrent needs oftheload such asatransition from\nnoload tofullload. Theregulator usually needs twoormore clock cycles forthecontrol loop toseethechange\ninload current andoutput voltage andadjust theduty cycle toreact tothechange. Theoutput capacitor must be\nsized tosupply theextra current totheload until thecontrol loop responds totheload change. The output\ncapacitance must belarge enough tosupply thedifference incurrent for2clock cycles while only allowing a\ntolerable amount ofdroop intheoutput voltage. Equation 22shows theminimum output capacitance necessary\ntoaccomplish this.\n(22)\nWhereΔIout isthechange inoutput current, Fsw istheregulators switching frequency andΔVout isthe\nallowable change intheoutput voltage. Forthisexample, thetransient load response isspecified asa7%\nchange inVout foraload step of4A.Forthisexample, ΔIout=4AandΔVout =0.07 x3.3=0.231 V.Using\nthese numbers gives aminimum capacitance of72.2μF.This value does nottake theESR oftheoutput\ncapacitor intoaccount intheoutput voltage change. Forceramic capacitors, theESR isusually small enough to\nignore inthiscalculation.\nEquation 23calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nWhere fswistheswitching frequency, Vripple isthemaximum allowable output voltage ripple, andIripple isthe\ninductor ripple current. Inthis case, themaximum output voltage ripple is33mV. Under this requirement,\nEquation 23yields 14.6 µF.\n(23)\nEquation 24calculates themaximum ESR anoutput capacitor can have tomeet theoutput voltage ripple\nspecification. Equation 24indicates theESR should beless than 17.9 mΩ.Inthiscase, theceramic caps ’ESR is\nmuch smaller than 17.9 mΩ.\n(24)\nAdditional capacitance de-ratings foraging, temperature andDCbias should befactored inwhich increases this\nminimum value. Forthisexample, 2x47μF10VX5R ceramic capacitor with 3mΩofESR areused. Capacitors\ngenerally have limits totheamount ofripple current they canhandle without failing orproducing excess heat. An\noutput capacitor that can support theinductor ripple current must bespecified. Some capacitor data sheets\nspecify theRMS (Root Mean Square) value ofthemaximum ripple current. Equation 25canbeused tocalculate\ntheRMS ripple current theoutput capacitor needs tosupport. Forthisapplication, Equation 25yields 485mA.\n(25)\n8.2.2.5 Input Capacitor Selection\nTheTPS54821 requires ahigh quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 4.7µFof\neffective capacitance onthePVIN input voltage pins and 4.7µFontheVininput voltage pin. Insome\napplications additional bulk capacitance may also berequired forthePVIN input. The effective capacitance\nincludes anyDCbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input\nvoltage. Thecapacitor must also have aripple current rating greater than themaximum input current ripple ofthe\nTPS54821. Theinput ripple current canbecalculated using Equation 26.\n(26)\n/c215\n/c45REF\nOUT REFR7 VR8 =V V\n( ) ( )\n( )/c109 /c215/c61Tss ms Iss AC6(nF)Vref V\n0.25\nf/c215/c68 /c61/c215IoutmaxVinCin sw\n24TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedThevalue ofaceramic capacitor varies significantly over temperature andtheamount ofDCbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance tovolume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with theDCbias taken into account. The capacitance value ofacapacitor\ndecreases astheDCbias across acapacitor increases. Forthisexample design, aceramic capacitor with at\nleast a25Vvoltage rating isrequired tosupport themaximum input voltage. Forthisexample, one10μFand\none4.7µF25Vcapacitors inparallel have been selected astheVINandPVIN inputs aretiedtogether sothe\nTPS54821 may operate from asingle supply. Theinput capacitance value determines theinput ripple voltage of\ntheregulator. The input voltage ripple canbecalculated using Equation 27.Using thedesign example values,\nIoutmax =8A,Cin=14.7μF,Fsw=480 kHz, yields aninput voltage ripple of417mVandaRMS input ripple\ncurrent of3.94 A.\n(27)\n8.2.2.6 Slow Start Capacitor Selection\nThe slow start capacitor determines theminimum amount oftime ittakes fortheoutput voltage toreach its\nnominal programmed value during power up.This isuseful ifaload requires acontrolled voltage slew rate. This\nisalso used iftheoutput capacitance isvery large andwould require large amounts ofcurrent toquickly charge\nthecapacitor totheoutput voltage level. The large currents necessary tocharge thecapacitor may make the\nTPS54821 reach thecurrent limit orexcessive current draw from theinput power supply may cause theinput\nvoltage railtosag. Limiting theoutput voltage slew rate solves both ofthese problems. The softstart capacitor\nvalue canbecalculated using Equation 28.Fortheexample circuit, thesoftstart time isnottoocritical since the\noutput capacitor value is2x47μFwhich does notrequire much current tocharge to3.3V.Theexample circuit\nhasthesoftstart time settoanarbitrary value of6mswhich requires a22nF capacitor. InTPS54821, Issis\n2.3µAandVref is0.6V.\n(28)\n8.2.2.7 Bootstrap Capacitor Selection\nA0.1µFceramic capacitor must beconnected between theBOOT toPHpinforproper operation. Itis\nrecommended touseaceramic capacitor with X5R orbetter grade dielectric. Thecapacitor should have 10V or\nhigher voltage rating.\n8.2.2.8 Under Voltage Lockout SetPoint\nThe Under Voltage Lock Out(UVLO) canbeadjusted using theexternal voltage divider network ofR3andR4.\nR3isconnected between VINandtheENpinoftheTPS54821 andR4isconnected between ENandGND .\nThe UVLO hastwothresholds, one forpower upwhen theinput voltage isrising and one forpower down or\nbrown outs when theinput voltage isfalling. Fortheexample design, thesupply should turn onand start\nswitching once theinput voltage increases above 6.528V (UVLO start orenable). After theregulator starts\nswitching, itshould continue todosountil theinput voltage falls below 6.190 V(UVLO stop ordisable).\nEquation 2andEquation 3canbeused tocalculate thevalues fortheupper andlower resistor values. Forthe\nstop voltages specified thenearest standard resistor value forR3is35.7 kΩandforR4is8.06 kΩ.\n8.2.2.9 Output Voltage Feedback Resistor Selection\nThe resistor divider network R7andR8isused tosettheoutput voltage. Fortheexample design, 10kΩwas\nselected forR7.Using Equation 29,R8iscalculated as2.22 kΩ.Thenearest standard 1%resistor is2.21 kΩ.\n(29)\n8.2.2.9.1 Minimum Output Voltage\nDue totheinternal design oftheTPS54821, there isaminimum output voltage limit foranygiven input voltage.\nThe output voltage cannever belower than theinternal voltage reference of0.6V.Above 0.6V,theoutput\nvoltage may belimited bytheminimum controllable ontime. Theminimum output voltage inthiscase isgiven by\nEquation 30\nFrequency100Hz 1.0KHz 10KHz 100KHz 1.0MHzPhase - Degrees\n-60-40-20-0204060\n-180d-120d-60d0d60d120d180d\nGain - dBPhase - DegPhase - DegGain - dB\n-137 deg-8.281 dB\n/c166/c112 /c180 /c180Iout maxp mod =2 Vout Cout\n/c40 /c41 /c40 /c41 /c40 /c41 Voutmin Ontimemin Fsmax Vinmax Ioutmin RDS2min RDS1min Iou tmin RL RDS2min /c61 /c215 /c43 /c45 /c45 /c43\n25TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedWhere:\nVoutmin =minimum achievable output voltage\nOntimemin =minimum controllable on-time (135 nsec maximum)\nFsmax =maximum switching frequency including tolerance\nVinmax =maximum input voltage\nIoutmin =minimum load current\nRDS1min =minimum high side MOSFET onresistance (36-32 mΩtypical)\nRDS2min =minimum lowside MOSFET onresistance (19mΩtypical)\nRL=series resistance ofoutput inductor (30)\n8.2.2.10 Compensation Component Selection\nThere areseveral possible methods todesign closed loop compensation fordc/dc converters. Fortheideal\ncurrent mode control, thedesign equations canbeeasily simplified. The power stage gain isconstant atlow\nfrequencies, and rolls offat–20dB/decade above themodulator pole frequency. The power stage phase is0\ndegrees atlowfrequencies and starts tofallone decade above themodulator pole frequency reaching a\nminimum of–90degrees onedecade above themodulator pole frequency. The modulator pole isasimple pole\nshown inEquation 31\n(31)\nFor theTPS54821 most circuits willhave relatively high amounts ofslope compensation. Asmore slope\ncompensation isapplied, thepower stage characteristics willdeviate from theideal approximations. The phase\nloss ofthepower stage willnow approach -180 degrees, making compensation more difficult. The power stage\ntransfer function can besolved butitisatedious hand calculation that does notlend itself tosimple\napproximations. Itisbest tousePspice orTINA-TI toaccurately model thepower stage gain andphase sothata\nreliable compensation circuit canbedesigned. That isthetechnique used inthisdesign procedure. Using the\npspice model fortheTPS54821, apply thevalues calculated previously totheoutput filter components ofL1,C7\nandC8.SetRLOAD totheappropriate value forthecurrent value tobecompensate. Forthisdesign, L1=3.3µH.\nC7andC8usethederated capacitance value of37.6 µF,andtheESR issetto3mΩ.TheRLOAD resistor is3.3\nV/4A=0.82Ω.Now thepower stage characteristic canbeplotted asshown inFigure 30.\nFigure 30.Power Stage Gain andPhase Characteristics\n/c215 /c112 /c215 /c215 /c215REF\nCO\nOUT1C9 =\nV2 R7 FV\n/c215 /c112 /c215 /c215 /c80P1F =2 C9 R7 R8\n/c215 /c112 /c215 /c215Z1F =2 C9 R7\n/c215 /c112 /c215 /c215P1C5 =2 R5 F\n/c215 /c112 /c215 /c215CO1C4 =F2 R510\n/c45\n/c215PWRSTGG\n20out\nEA REFV 10R5 =gm V\n26TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedForthisdesign, theintended crossover frequency is80kHz. From thepower stage gain and phase plots, the\ngain at80kHz is-8.281 dBandthephase is-137 degrees. For60degrees ofphase margin, additional phase\nboost from afeed forward capacitor inparallel with theupper resistor ofthevoltage setpoint divider willbe\nrequired. R5sets thegain ofthecompensated error amplifier tobeequal andopposite thepower stage gain at\ncrossover. Therequired value ofR5canbecalculated from Equation 32.\n(32)\nTomaximize phase gain, thecompensator zero isplaced onedecade below thecrossover frequency of80kHz.\nTherequired value forC4isgiven byEquation 33.\n(33)\nTomaximize phase gain thehigh frequency pole isplaced onedecade above thecrossover frequency of80kHz.\nTherequired value forC5canbecalculated from Equation 34.\n(34)\nThe feed forward capacitor C9, isused toincrease thephase boost atcrossover above what isnormally\navailable from Type IIcompensation. Itplaces anadditional zero/pole pair located atEquation 35and\nEquation 36.\n(35)\n(36)\nThis zero and pole pair isnotindependent. Once thezero location ischosen, thepole isfixed aswell. For\noptimum performance, thezero and pole should belocated symmetrically about theintended crossover\nfrequency. Therequired value forC9cancalculated from Equation 37.\n(37)\nForthisdesign thecalculated values forthecompensation components areR5=4.68 kΩ,C4=4290 pF,C5=\n42.9 pFandC9=467pF.Using standard values, thecompensation components areR5=4.64 kΩ,C4=3900\npF,C5=39pFandC9=470pF.\n8.2.2.11 Fast Transient Considerations\nInapplications where fast transient responses areimportant, Type IIIfrequency compensation can beused\ninstead ofthetraditional Type IIfrequency compensation.\nV = 20 mV/div (ac coupled)OUT\nTime = 1 µs/divPH = 5 V/div\nV = 500 mV/div (ac coupled)IN\nTime = 1 µs/divPH = 5 V/div\nV = 2 V/divOUT\nTime = 5 ms/divSS/TR = 1 V/divEN = 5 V/div\nPWRGD = 5 V/div\nV = 1 V/div (1 V pre-bias)OUT\nTime = 2 ms/divV = 5 V/divIN\nV = 100 mV/div (ac coupled)OUTI = 2 A/divOUT\nTime = 100 µs/div2 A to 6 A load step,\nslew rate = 1 A / µsec\nV = 2 V/divOUT\nTime = 5 ms/divSS/TR = 1 V/divV = 10 V/divIN\nPWRGD = 5 V/div\n27TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 31.Load Transient Figure 32.STARTUP with VIN\nFigure 33.STARTUP with EN Figure 34.STARTUP with PRE-BIAS\nFigure 35.Output Voltage RipplE with FullLoad Figure 36.Input Voltage RipplE with FullLoad\n0102030405060708090100\n0 1 2 3 4 5 6 7 8\nOutput Current (A)Efficiency (%)\nVIN  =  8 V\nVIN  =  12 V\nVIN  =  17 V\nG001 \nV =□12□V,\nV =□3.3□V,\nFsw□=□480□kHz,\nroom□temp,□no□air□flowIN\nOUT\n255075100125150\n0 1 2 3 4 5 6\nLoad□Current□- AT -□Maximum Ambient□Temperature□-□°CA\n−1−0.8−0.6−0.4−0.200.20.40.60.81\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 7 7.5 8\nOutput Current (A)Output Voltage Deviation (%)VIN  =  12 V\nG003 \n0.000010.00010.0010.010.1110\n0.001 0.01 0.1 1 10\nTrack□In□Voltage□-□VOutput□Voltage□-□V\n0.000010.00010.0010.010.1110\nVsense□Voltage□-□VVout\nIdeal□Vsense Vsense\n−0.02−0.015−0.01−0.00500.0050.010.0150.02\n8 9 10 11 12 13 14 15 16 17\nInput Voltage (V)Output Voltage Deviation (%)\nIOUT  =  4 A\nG004 \n100 1000 10000 100000 1000000−60−50−40−30−20−100102030405060\n−180−150−120−90−60−300306090120150180\nFrequency (Hz)Gain (dB)\nPhase (°)Gain\nPhase\nG001 \n28TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFigure 37.Closed Loop ResponsE, IOUT=4A\nFigure 38.Line Regulation\nFigure 39.Load RegulationFigure 40.Tracking Performance\nFigure 41.Maximum Ambient Temperature vsLoad\nCurrentFigure 42.Efficiency vsLoad Current\nV = 2 V/divOUTI = 10 A/divOUT\nTime = 20 ms/divPH = 10 V/div\n0102030405060708090100\n0.001 0.01 0.1 1\nOutput Current (A)Efficiency (%)\nVIN  =  8 V\nVIN  =  12 V\nVIN  =  17 V\nG002 \n29TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFigure 43.Efficiency vsOutput Current\nFigure 44.TPS54821 Hiccup Mode Current Limit\n9Power Supply Recommendations\nThe TPS54821 isdesigned tooperate from aninput voltage supply range between 4.5Vand17V.This supply\nvoltage must bewell regulated. Power supplies must bewell bypassed forproper electrical performance. This\nincludes aminimum ofone4.7μF(after de-rating) ceramic capacitor, type X5R orbetter from PVIN toGND, and\nfrom VINtoGND. Additional local ceramic bypass capacitance may berequired insystems with small input ripple\nspecifications, inaddition tobulk capacitance iftheTPS54821 device islocated more than afewinches away\nfrom itsinput power supply. Insystems with anauxiliary power railavailable, thepower stage input, PVIN, and\ntheanalog power input, VIN, may operate from separate input supplies. See Figure 45(layout recommendation)\nforrecommended bypass capacitor placement.\n30TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated10Layout\n10.1 PCB Layout Guidelines\nLayout isacritical portion ofgood power supply design. See Figure 45foraPCB layout example. Thetoplayer\ncontains themain power traces forVIN, VOUT, and VPHASE. Also onthetoplayer areconnections forthe\nremaining pins oftheTPS54821 andalarge topside area filled with ground. The toplayer ground area should\nbeconnected totheinternal ground layer(s) using vias attheinput bypass capacitor, theoutput filter capacitor\nanddirectly under theTPS54821 device toprovide athermal path from theexposed thermal padland toground.\nTheGND pinshould betieddirectly tothepower padunder theICandthepower pad. Foroperation atfullrated\nload, thetopside ground area together with theinternal ground plane, must provide adequate heat dissipating\narea. There areseveral signals paths thatconduct fastchanging currents orvoltages thatcaninteract with stray\ninductance orparasitic capacitance togenerate noise ordegrade thepower supplies performance. Tohelp\neliminate these problems, thePVIN pinshould bebypassed toground with alowESR ceramic bypass capacitor\nwith X5R orX7R dielectric. Care should betaken tominimize theloop area formed bythebypass capacitor\nconnections, thePVIN pins, andtheground connections. TheVINpinmust also bebypassed toground using a\nlowESR ceramic capacitor with X5R orX7R dielectric. Make sure toconnect thiscapacitor tothequite analog\nground trace rather than thepower ground trace ofthePVIn bypass capacitor. Since thePHconnection isthe\nswitching node, theoutput inductor should belocated close tothePHpins, andthearea ofthePCB conductor\nminimized toprevent excessive capacitive coupling. The output filter capacitor ground should use thesame\npower ground trace asthePVIN input bypass capacitor. Trytominimize thisconductor length while maintaining\nadequate width. The small signal components should begrounded totheanalog ground path asshown. The\nRT/CLK pinissensitive tonoise sotheRTresistor should belocated asclose aspossible totheICandrouted\nwith minimal lengths oftrace. Theadditional external components canbeplaced approximately asshown. Itmay\nbepossible toobtain acceptable performance with alternate PCB layouts, however thislayout hasbeen shown to\nproduce good results andismeant asaguideline.\nLand pattern and stencil information isprovided inthedata sheet addendum. The dimension and outline\ninformation isforthestandard RHL (S-PVQFN-N14) package. There may beslight differences between the\nprovided data andactual lead frame used ontheTPS54821RHL package.\nRT/CLK\nGND\nPVIN\nVIN\nVSENSE COMPSS/TRENPHBOOTPWRGD\nGND\nPVIN PHPHEXPOSED THERMAL\nPAD AREA\nCOMPENSATION\nNETWORKBOOT\nCAPACITORPVIN\nINPUT\nBYPASS\nCAPACITOR\nVOUTTOPSIDE\nGROUND\nAREA\nVIA to□Ground□PlaneOUTPUT\nINDUCTOROUTPUT\nFILTER\nCAPACITORFREQUENCY SET RESISTOR\nSLOW□START\nCAPACITOR\nANALOG□GROUND TRACEVIN\nINPUT\nBYPASS\nCAPACITORVINPVIN\nUVLO□SET\nRESISTORS\nFEEDBACK\nRESISTORS\nEtch□Under□Component0.010□in.□Diameter\nThermal□VIA to□Ground□Plane\n31TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated10.2 Layout Example\nFigure 45.PCB Layout\n32TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedLayout Example (continued)\nFigure 46.Ultra-Small PCB Layout Using TPS54821 (PMP4854-2)\n10.2.1 Estimated Circuit Area\nThe estimated printed circuit board area forthecomponents used inthedesign ofFigure 29is0.58 in2\n(374mm2).This area does notinclude testpoints orconnectors.\n33TPS54821\nwww.ti.com SLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.2 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. Theleads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.3 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n34TPS54821\nSLVSB14B –OCTOBER 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS54821Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Aug-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54821RHLR ACTIVE VQFN RHL 143000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 54821Samples\nTPS54821RHLT ACTIVE VQFN RHL 14250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 54821Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Aug-2022\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 10-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54821RHLR VQFN RHL143000 330.0 12.43.753.751.158.012.0 Q2\nTPS54821RHLT VQFN RHL14250 180.0 12.43.753.751.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 10-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54821RHLR VQFN RHL 143000 367.0 367.0 35.0\nTPS54821RHLT VQFN RHL 14250 182.0 182.0 20.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\n3.65\n3.35\n3.653.35\n1.00.8\n0.050.00\n2X 2\n8X 0.52X 1.5 2.05 0.1\n14X 0.50.3\n2X 0.5514X 0.300.18\n4X 0.2(0.2) TYP\n2X (0.325)\n4228405/A   01/2022VQFN - 1 mm max height RHL0014A\nPLASTIC QUAD FLATPACK - NO LEAD\n0.08 C\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nSYMM\nSYMM\nPIN 1 ID\n(45X 0.3)0.1 C A B\n0.05 C167 8\n9\n13\n14215AB\nC\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND(3.3)(3.3)14X (0.6)\n14X (0.24)\n8X (0.5)\n(R0.05) TYP(0.2) TYP\nVIA(2.05)(2.05)\n(0.845)(0.845)\n(1.5)(0.55)4X (0.2)\n2X (0.525)4X\n(R0.12)VQFN - 1 mm max height RHL0014A\nPLASTIC QUAD FLATPACK - NO LEAD\n4228405/A   01/2022\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASK DETAILSLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 25XSYMM\nSYMMMETAL UNDERSOLDER MASK\nSOLDER MASK OPENING1\n2\n6\n7 891314\n15\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)METAL UNDERSOLDER MASK\nSOLDER MASKOPENINGEXPOSED\nMETAL\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n14X (0.6)\n14X (0.24)\n8X (0.5)\n(R0.05) TYP\n(3.3)(1.5)(0.55)(3.3)(0.56)(0.56)\n4X (0.92)\n4X (0.92)4X (0.2)\n2X (0.73)\n2X (0.205)\n4X (R0.12)VQFN - 1 mm max height RHL0014A\nPLASTIC QUAD FLATPACK - NO LEAD\n4228405/A   01/2022\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n79% PRINTED COVERAGE BY AREA\nSCALE: 25XSYMM\nSYMM1\n2\n6\n7 891314\n15\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54821RHLR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (VIN): 4.5V to 17V
  - Power Stage Input Voltage (PVIN): 1.6V to 17V
  - Absolute Maximum Input Voltage: 20V

- **Current Ratings:**
  - Output Current: Up to 8A
  - High-Side Switch Current Limit: 10.5A to 17A
  - Low-Side Switch Sourcing Current Limit: 9.5A to 15A
  - Low-Side Switch Sinking Current Limit: 2A to 4A

- **Power Consumption:**
  - Shutdown Quiescent Current: 2µA (typical)
  - Operating Non-Switching Supply Current: 600µA to 800µA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C (for 8A output)
  - Junction Temperature: -40°C to 150°C (for 6A output)

- **Package Type:**
  - VQFN (14 pins), dimensions: 3.5mm x 3.5mm

- **Special Features:**
  - Integrated 26mΩ/19mΩ MOSFETs
  - Adjustable Slow Start/Power Sequencing
  - Monotonic Start-Up into Pre-biased Outputs
  - Power Good Output Monitor
  - Adjustable Input Undervoltage Lockout
  - Synchronizes to External Clock
  - Hiccup Protection for Overcurrent and Thermal Shutdown

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1, according to JEDEC J-STD-020E

**Description:**
The TPS54821 is a highly integrated synchronous step-down (buck) converter designed for high efficiency and compact designs. It features integrated high-side and low-side MOSFETs, allowing it to deliver up to 8A of output current while maintaining a small footprint. The device operates over a wide input voltage range and is optimized for applications requiring low quiescent current and high efficiency.

**Typical Applications:**
- Digital TV Power Supplies
- Set-Top Boxes
- Blu-ray DVD Players
- Home Terminals
- High-Performance Point-of-Load Regulation

The TPS54821 is particularly suitable for applications where space is limited and efficiency is critical, such as in consumer electronics and telecommunications equipment. Its ability to handle pre-biased outputs and provide power sequencing makes it versatile for various power management scenarios.