 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : delay
Version: T-2022.03-SP3
Date   : Sun Nov 10 20:52:55 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: switch_counter_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.20 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.01      0.10       0.30 r
  delay_counter[0] (net)                        4                   0.00       0.30 r
  U57/Y (NOR3X0_RVT)                                      0.04      0.11       0.41 f
  out_valid (net)                               5                   0.00       0.41 f
  U75/Y (AND2X1_RVT)                                      0.01      0.13       0.54 f
  switch_enable (net)                           2                   0.00       0.54 f
  U76/Y (AND4X1_RVT)                                      0.02      0.10       0.64 f
  n170 (net)                                    1                   0.00       0.64 f
  U77/Y (AO221X1_RVT)                                     0.02      0.10       0.74 f
  N57 (net)                                     1                   0.00       0.74 f
  switch_counter_reg_2_/D (DFFX1_RVT)                     0.02      0.06       0.79 f
  data arrival time                                                            0.79

  clock core_clk (rise edge)                                        2.00       2.00
  clock network delay (ideal)                                       0.20       2.20
  clock uncertainty                                                -0.20       2.00
  switch_counter_reg_2_/CLK (DFFX1_RVT)                             0.00       2.00 r
  library setup time                                               -0.01       1.99
  data required time                                                           1.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.99
  data arrival time                                                           -0.79
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.19


1
