// Seed: 4202240495
module module_0 (
    output tri  id_0
    , id_4,
    input  wand id_1,
    input  wand id_2
);
  assign id_4 = 1;
  wire id_5;
  ;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd36,
    parameter id_15 = 32'd35
) (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    output tri1 id_3,
    output wire id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri0 _id_10,
    input tri0 id_11,
    input wor id_12,
    output supply0 id_13,
    input tri1 id_14,
    output supply0 _id_15,
    input uwire id_16,
    input uwire id_17,
    output supply1 id_18,
    input supply0 id_19,
    output wand id_20,
    output wire id_21,
    output tri id_22,
    input wire id_23,
    input wand id_24,
    output supply1 id_25,
    input supply0 id_26,
    input tri0 id_27,
    input wire id_28,
    output wand id_29,
    output supply1 id_30
    , id_37,
    input wor id_31,
    input wire id_32,
    output uwire id_33,
    input tri0 id_34,
    input wand id_35
);
  logic id_38;
  logic [id_15 : ~  -1] id_39;
  wire id_40;
  wire [1 : id_10] id_41;
  module_0 modCall_1 (
      id_20,
      id_0,
      id_19
  );
endmodule
