-makelib ies_lib/xil_defaultlib \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/SCPU_ctrl_more_int_0_1/SCPU_ctrl_more.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/SCPU_ctrl_more_int_0_1/sim/SCPU_ctrl_more_int_0.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/MUX2T1_32_0/MUX2T1_32.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/MUX2T1_32_0/sim/MUX2T1_32_0.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/MUX4T1_32_0/MUX4T1_32.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/MUX4T1_32_0/sim/MUX4T1_32_0.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/Regs_1/sources_1/new/regs.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/Regs_1/sim/Regs_1.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/ALU_0/ALU_more.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/ALU_0/sim/ALU_0.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/ImmGen_0_1/ImmGen.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/ImmGen_0_1/sim/ImmGen_0.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/Rv_int_0_2/sources_1/new/Rv_int.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/ip/Rv_int_0_2/sim/Rv_int_0.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/new/REG32.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/new/Datapath_more.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/ip/Datapath_more_int_0_6/sim/Datapath_more_int_0.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/new/SCPU_more.v" \
  "../../../../lab2_final.srcs/sources_1/ip/SCPU_more_int_0_1/sim/SCPU_more_int_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

