{
  "design": {
    "design_info": {
      "boundary_crc": "0x8A0FC4F83177A2D4",
      "device": "xcu55c-fsvh2892-2L-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "pcie_bridge": {
        "pcie_bridge": "",
        "clock_buffer": "",
        "axi_crossbar": ""
      },
      "smartconnect": "",
      "gnd": "",
      "control": "",
      "status_leds": "",
      "channel_0": {
        "packet_sensor": "",
        "eth0": {
          "cmac": "",
          "cmac_control": "",
          "rx_cdc": "",
          "rx_aligned_cdc": "",
          "tx_cdc": {
            "cdc_fifo": "",
            "packetizer_fifo": ""
          }
        },
        "xmit": {
          "dma_pci_to_rdmx": "",
          "rdmx_xmit": ""
        }
      },
      "channel_1": {
        "packet_sensor": "",
        "eth1": {
          "cmac": "",
          "cmac_control": "",
          "rx_cdc": "",
          "rx_aligned_cdc": "",
          "tx_cdc": {
            "cdc_fifo": "",
            "packetizer_fifo": ""
          }
        },
        "xmit": {
          "dma_pci_to_rdmx": "",
          "rdmx_xmit": ""
        }
      },
      "axi_revision": ""
    },
    "interface_ports": {
      "pcie0_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie0_refclk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie0_refclk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_mgt_rxn",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_mgt_rxp",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_mgt_txn",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_mgt_txp",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "qsfp0_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "qsfp0_gt_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "qsfp0_gt_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "qsfp0_gt_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "qsfp0_gt_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "qsfp0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "161132812"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "qsfp0_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "qsfp0_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "qsfp1_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "qsfp1_gt_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "qsfp1_gt_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "qsfp1_gt_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "qsfp1_gt_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "qsfp1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "161132812"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "qsfp1_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "qsfp1_clk_clk_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "pcie_perst_l": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "hbm_cattrip": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "qsfp0_led": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "qsfp1_led": {
        "direction": "O",
        "left": "2",
        "right": "0"
      }
    },
    "components": {
      "pcie_bridge": {
        "interface_ports": {
          "pcie_mgt_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "pcie_perst": {
            "type": "rst",
            "direction": "I"
          },
          "axi_aclk": {
            "direction": "O"
          },
          "axi_aresetn": {
            "direction": "O"
          }
        },
        "components": {
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "ip_revision": "31",
            "xci_name": "top_level_xdma_0_0",
            "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
            "inst_hier_path": "pcie_bridge/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "9048"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A048"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "9248"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "9348"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "en_axi_slave_if": {
                "value": "true"
              },
              "en_gt_selection": {
                "value": "false"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "PCIE4C_X1Y1"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "903f"
              },
              "pf0_msi_enabled": {
                "value": "false"
              },
              "pl_link_cap_max_link_speed": {
                "value": "16.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X8"
              },
              "runbit_fix": {
                "value": "false"
              },
              "xlnx_ref_board": {
                "value": "None"
              }
            },
            "interface_ports": {
              "S_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_B"
              },
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_B": {
                  "address_blocks": {
                    "BAR0": {
                      "base_address": "0",
                      "range": "1M",
                      "width": "20",
                      "usage": "memory",
                      "offset_base_param": "axibar_0",
                      "offset_high_param": "axibar_highaddr_0"
                    }
                  }
                },
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "clock_buffer": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "7",
            "xci_name": "top_level_util_ds_buf_0_0",
            "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
            "inst_hier_path": "pcie_bridge/clock_buffer",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "axi_crossbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "34",
            "xci_name": "top_level_axi_crossbar_0_0",
            "xci_path": "ip/top_level_axi_crossbar_0_0/top_level_axi_crossbar_0_0.xci",
            "inst_hier_path": "pcie_bridge/axi_crossbar",
            "parameters": {
              "M00_S00_WRITE_CONNECTIVITY": {
                "value": "0"
              },
              "M00_S01_WRITE_CONNECTIVITY": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie_refclk",
              "clock_buffer/CLK_IN_D"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_crossbar/S00_AXI"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "axi_crossbar/S01_AXI"
            ]
          },
          "axi_crossbar_0_M00_AXI": {
            "interface_ports": [
              "axi_crossbar/M00_AXI",
              "pcie_bridge/S_AXI_B"
            ]
          },
          "xdma_0_M_AXI_B": {
            "interface_ports": [
              "M_AXI_B",
              "pcie_bridge/M_AXI_B"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt_0",
              "pcie_bridge/pcie_mgt"
            ]
          }
        },
        "nets": {
          "sys_rst_n_0_1": {
            "ports": [
              "pcie_perst",
              "pcie_bridge/sys_rst_n"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "clock_buffer/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "clock_buffer/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          },
          "xdma_0_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "axi_aclk",
              "axi_crossbar/aclk"
            ]
          },
          "xdma_0_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "axi_aresetn",
              "axi_crossbar/aresetn"
            ]
          }
        }
      },
      "smartconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "25",
        "xci_name": "top_level_smartconnect_0_0",
        "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "gnd": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "top_level_xlconstant_0_0",
        "xci_path": "ip/top_level_xlconstant_0_0/top_level_xlconstant_0_0.xci",
        "inst_hier_path": "gnd",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "control": {
        "vlnv": "xilinx.com:module_ref:control:1.0",
        "ip_revision": "1",
        "xci_name": "top_level_control_0_0",
        "xci_path": "ip/top_level_control_0_0/top_level_control_0_0.xci",
        "inst_hier_path": "control",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axis_in0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_in0_tdata",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "TUSER": {
                "physical_name": "axis_in0_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "axis_in0_tvalid",
                "direction": "I"
              }
            }
          },
          "axis_in1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_in1_tdata",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "TUSER": {
                "physical_name": "axis_in1_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "axis_in1_tvalid",
                "direction": "I"
              }
            }
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "10",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "memory_map_ref": "S_AXI",
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axis_in0:axis_in1:S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "qsfp0_up": {
            "direction": "I"
          },
          "qsfp1_up": {
            "direction": "I"
          },
          "xmit_src_0": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "xmit_src_1": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "xmit_start_0": {
            "direction": "O"
          },
          "xmit_start_1": {
            "direction": "O"
          },
          "xmit_idle_0": {
            "direction": "I"
          },
          "xmit_idle_1": {
            "direction": "I"
          }
        }
      },
      "status_leds": {
        "vlnv": "xilinx.com:module_ref:status_leds:1.0",
        "ip_revision": "1",
        "xci_name": "top_level_status_leds_0_0",
        "xci_path": "ip/top_level_status_leds_0_0/top_level_status_leds_0_0.xci",
        "inst_hier_path": "status_leds",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "status_leds",
          "boundary_crc": "0x0"
        },
        "ports": {
          "qsfp0_up": {
            "direction": "I"
          },
          "qsfp1_up": {
            "direction": "I"
          },
          "qsfp0_led": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "qsfp1_led": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "channel_0": {
        "interface_ports": {
          "qsfp0_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp0_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "axis_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "PCI_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "sys_clk": {
            "direction": "I"
          },
          "sys_resetn": {
            "direction": "I"
          },
          "rx_aligned": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "src_address": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "idle": {
            "direction": "O"
          }
        },
        "components": {
          "packet_sensor": {
            "vlnv": "xilinx.com:module_ref:packet_sensor:1.0",
            "ip_revision": "1",
            "xci_name": "top_level_packet_sensor_0_0",
            "xci_path": "ip/top_level_packet_sensor_0_0/top_level_packet_sensor_0_0.xci",
            "inst_hier_path": "channel_0/packet_sensor",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "packet_sensor",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis_out": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out_tdata",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TUSER": {
                    "physical_name": "axis_out_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out_tvalid",
                    "direction": "O"
                  }
                }
              },
              "monitor": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "monitor_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "monitor_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "monitor_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "monitor_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "monitor_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "monitor_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis_out:monitor",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "eth0": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "rx_stream": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "tx_stream": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "sys_clk": {
                "direction": "I"
              },
              "sys_resetn": {
                "direction": "I"
              },
              "rx_aligned": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "cmac": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "ip_revision": "19",
                "xci_name": "top_level_cmac_usplus_0_0",
                "xci_path": "ip/top_level_cmac_usplus_0_0/top_level_cmac_usplus_0_0.xci",
                "inst_hier_path": "channel_0/eth0/cmac",
                "parameters": {
                  "ADD_GT_CNRL_STS_PORTS": {
                    "value": "1"
                  },
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "GT_DRP_CLK": {
                    "value": "250"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "ip_revision": "1",
                "xci_name": "top_level_cmac_control_0_0",
                "xci_path": "ip/top_level_cmac_control_0_0/top_level_cmac_control_0_0.xci",
                "inst_hier_path": "channel_0/eth0/cmac_control",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "gt_trans_debug": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:drp_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:drp_ports:2.0",
                    "port_maps": {
                      "gt_txdiffctrl": {
                        "physical_name": "gt_txdiffctrl",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      },
                      "gt_txprecursor": {
                        "physical_name": "gt_txprecursor",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      }
                    }
                  },
                  "stat_rx": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:statistics_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:statistics_ports:2.0",
                    "port_maps": {
                      "stat_rx_aligned": {
                        "physical_name": "stat_rx_aligned",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "init_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rx_reset_out:rx_resetn_out:reset_rx_datapath",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_resetn_in": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_reset_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_resetn_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "reset_rx_datapath": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "sync_rx_aligned": {
                    "direction": "O"
                  },
                  "sys_reset_out": {
                    "direction": "O"
                  }
                }
              },
              "rx_cdc": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "ip_revision": "15",
                "xci_name": "top_level_axis_data_fifo_0_0",
                "xci_path": "ip/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0.xci",
                "inst_hier_path": "channel_0/eth0/rx_cdc",
                "parameters": {
                  "IS_ACLK_ASYNC": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "rx_aligned_cdc": {
                "vlnv": "xilinx.com:ip:xpm_cdc_gen:1.0",
                "ip_revision": "4",
                "xci_name": "top_level_xpm_cdc_gen_0_0",
                "xci_path": "ip/top_level_xpm_cdc_gen_0_0/top_level_xpm_cdc_gen_0_0.xci",
                "inst_hier_path": "channel_0/eth0/rx_aligned_cdc",
                "parameters": {
                  "CDC_TYPE": {
                    "value": "xpm_cdc_single"
                  },
                  "SIM_ASSERT_CHK": {
                    "value": "false"
                  },
                  "SRC_INPUT_REG": {
                    "value": "false"
                  }
                }
              },
              "tx_cdc": {
                "interface_ports": {
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "sys_resetn": {
                    "direction": "I"
                  },
                  "sys_clk": {
                    "direction": "I"
                  },
                  "cmac_clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "cmac_resetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "cdc_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "ip_revision": "15",
                    "xci_name": "top_level_cdc_fifo_0",
                    "xci_path": "ip/top_level_cdc_fifo_0/top_level_cdc_fifo_0.xci",
                    "inst_hier_path": "channel_0/eth0/tx_cdc/cdc_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "16"
                      },
                      "IS_ACLK_ASYNC": {
                        "value": "1"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "packetizer_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "ip_revision": "15",
                    "xci_name": "top_level_packetizer_fifo_0",
                    "xci_path": "ip/top_level_packetizer_fifo_0/top_level_packetizer_fifo_0.xci",
                    "inst_hier_path": "channel_0/eth0/tx_cdc/packetizer_fifo",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "2"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "cdc_fifo_M_AXIS": {
                    "interface_ports": [
                      "cdc_fifo/M_AXIS",
                      "packetizer_fifo/S_AXIS"
                    ]
                  },
                  "packetizer_fifo_M_AXIS": {
                    "interface_ports": [
                      "M_AXIS",
                      "packetizer_fifo/M_AXIS"
                    ]
                  },
                  "tx_stream_1": {
                    "interface_ports": [
                      "S_AXIS",
                      "cdc_fifo/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "Net": {
                    "ports": [
                      "cmac_clk",
                      "packetizer_fifo/s_axis_aclk",
                      "cdc_fifo/m_axis_aclk"
                    ]
                  },
                  "cmac_control_rx_resetn_out": {
                    "ports": [
                      "cmac_resetn",
                      "packetizer_fifo/s_axis_aresetn"
                    ]
                  },
                  "sys_clk_1": {
                    "ports": [
                      "sys_clk",
                      "cdc_fifo/s_axis_aclk"
                    ]
                  },
                  "sys_resetn_1": {
                    "ports": [
                      "sys_resetn",
                      "cdc_fifo/s_axis_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "cmac_axis_rx": {
                "interface_ports": [
                  "cmac/axis_rx",
                  "rx_cdc/S_AXIS"
                ]
              },
              "cmac_control_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac/ctl_rx"
                ]
              },
              "cmac_control_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac/ctl_tx"
                ]
              },
              "cmac_control_gt_trans_debug": {
                "interface_ports": [
                  "cmac_control/gt_trans_debug",
                  "cmac/gt_trans_debug"
                ]
              },
              "cmac_control_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac/rs_fec_in"
                ]
              },
              "cmac_gt_serial_port": {
                "interface_ports": [
                  "qsfp_gt",
                  "cmac/gt_serial_port"
                ]
              },
              "cmac_stat_rx": {
                "interface_ports": [
                  "cmac_control/stat_rx",
                  "cmac/stat_rx"
                ]
              },
              "packetizing_cdc_M_AXIS": {
                "interface_ports": [
                  "tx_cdc/M_AXIS",
                  "cmac/axis_tx"
                ]
              },
              "qsfp_clk_1": {
                "interface_ports": [
                  "qsfp_clk",
                  "cmac/gt_ref_clk"
                ]
              },
              "rx_cdc_M_AXIS": {
                "interface_ports": [
                  "rx_stream",
                  "rx_cdc/M_AXIS"
                ]
              },
              "tx_stream_1": {
                "interface_ports": [
                  "tx_stream",
                  "tx_cdc/S_AXIS"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "cmac/gt_txusrclk2",
                  "cmac_control/rx_clk",
                  "cmac/rx_clk",
                  "rx_cdc/s_axis_aclk",
                  "rx_aligned_cdc/src_clk",
                  "tx_cdc/cmac_clk"
                ]
              },
              "cmac_control_reset_rx_datapath": {
                "ports": [
                  "cmac_control/reset_rx_datapath",
                  "cmac/gtwiz_reset_rx_datapath"
                ]
              },
              "cmac_control_rx_resetn_out": {
                "ports": [
                  "cmac_control/rx_resetn_out",
                  "rx_cdc/s_axis_aresetn",
                  "tx_cdc/cmac_resetn"
                ]
              },
              "cmac_control_sync_rx_aligned": {
                "ports": [
                  "cmac_control/sync_rx_aligned",
                  "rx_aligned_cdc/src_in"
                ]
              },
              "cmac_control_sys_reset_out": {
                "ports": [
                  "cmac_control/sys_reset_out",
                  "cmac/sys_reset"
                ]
              },
              "rx_aligned_cdc_dest_out": {
                "ports": [
                  "rx_aligned_cdc/dest_out",
                  "rx_aligned"
                ]
              },
              "sys_clk_1": {
                "ports": [
                  "sys_clk",
                  "cmac/drp_clk",
                  "cmac/init_clk",
                  "cmac/gt_drpclk",
                  "cmac_control/init_clk",
                  "rx_cdc/m_axis_aclk",
                  "rx_aligned_cdc/dest_clk",
                  "tx_cdc/sys_clk"
                ]
              },
              "sys_resetn_1": {
                "ports": [
                  "sys_resetn",
                  "cmac_control/sys_resetn_in",
                  "tx_cdc/sys_resetn"
                ]
              }
            }
          },
          "xmit": {
            "interface_ports": {
              "SRC_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "sys_clk": {
                "direction": "I"
              },
              "sys_resetn": {
                "direction": "I"
              },
              "src_address": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "start": {
                "direction": "I"
              },
              "idle": {
                "direction": "O"
              }
            },
            "components": {
              "dma_pci_to_rdmx": {
                "vlnv": "xilinx.com:module_ref:dma_pci_to_rdmx:1.0",
                "ip_revision": "1",
                "xci_name": "top_level_dma_pci_to_rdmx_1",
                "xci_path": "ip/top_level_dma_pci_to_rdmx_1/top_level_dma_pci_to_rdmx_1.xci",
                "inst_hier_path": "channel_0/xmit/dma_pci_to_rdmx",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "dma_pci_to_rdmx",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "DST_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "4",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "AWUSER_WIDTH": {
                        "value": "32",
                        "value_src": "auto"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "DST_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "DST_AXI_AWID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "DST_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "DST_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "DST_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "DST_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "DST_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "DST_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "DST_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "DST_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWUSER": {
                        "physical_name": "DST_AXI_AWUSER",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "DST_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "DST_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "DST_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "DST_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "DST_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "DST_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "DST_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "DST_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "DST_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "DST_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "DST_AXI_ARID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "DST_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "DST_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "DST_AXI_ARSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "DST_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "DST_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "DST_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "DST_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "DST_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "DST_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "DST_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "DST_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "DST_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "DST_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "DST_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "DST_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "SRC_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "5",
                        "value_src": "auto"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "SRC_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "SRC_AXI_AWID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "SRC_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "SRC_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "SRC_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "SRC_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "SRC_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "SRC_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "SRC_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "SRC_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "SRC_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "SRC_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "SRC_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "SRC_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "SRC_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "SRC_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "SRC_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "SRC_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "SRC_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "SRC_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "SRC_AXI_ARID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "SRC_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "SRC_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "SRC_AXI_ARSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "SRC_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "SRC_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "SRC_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "SRC_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "SRC_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "SRC_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "SRC_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "SRC_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "SRC_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "SRC_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "SRC_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "SRC_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "DST_AXI:SRC_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "src_address": {
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "start": {
                    "direction": "I"
                  },
                  "idle": {
                    "direction": "O"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "DST_AXI": {
                      "range": "16E",
                      "width": "64"
                    },
                    "SRC_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              },
              "rdmx_xmit": {
                "vlnv": "xilinx.com:module_ref:rdmx_xmit:1.0",
                "ip_revision": "1",
                "xci_name": "top_level_rdmx_xmit_1",
                "xci_path": "ip/top_level_rdmx_xmit_1/top_level_rdmx_xmit_1.xci",
                "inst_hier_path": "channel_0/xmit/rdmx_xmit",
                "parameters": {
                  "SRC_MAC": {
                    "value": "0"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "rdmx_xmit",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_TX": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_TX_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_TX_TKEEP",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_TX_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_TX_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_TX_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "4",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "AWUSER_WIDTH": {
                        "value": "32",
                        "value_src": "auto"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "memory_map_ref": "S_AXI",
                    "port_maps": {
                      "AWID": {
                        "physical_name": "S_AXI_AWID",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "S_AXI_AWADDR",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "S_AXI_AWLEN",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "S_AXI_AWSIZE",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "S_AXI_AWBURST",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "S_AXI_AWLOCK",
                        "direction": "I"
                      },
                      "AWCACHE": {
                        "physical_name": "S_AXI_AWCACHE",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "S_AXI_AWPROT",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "S_AXI_AWQOS",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWUSER": {
                        "physical_name": "S_AXI_AWUSER",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "S_AXI_AWVALID",
                        "direction": "I"
                      },
                      "AWREADY": {
                        "physical_name": "S_AXI_AWREADY",
                        "direction": "O"
                      },
                      "WDATA": {
                        "physical_name": "S_AXI_WDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "S_AXI_WSTRB",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "S_AXI_WLAST",
                        "direction": "I"
                      },
                      "WVALID": {
                        "physical_name": "S_AXI_WVALID",
                        "direction": "I"
                      },
                      "WREADY": {
                        "physical_name": "S_AXI_WREADY",
                        "direction": "O"
                      },
                      "BRESP": {
                        "physical_name": "S_AXI_BRESP",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "S_AXI_BVALID",
                        "direction": "O"
                      },
                      "BREADY": {
                        "physical_name": "S_AXI_BREADY",
                        "direction": "I"
                      },
                      "ARID": {
                        "physical_name": "S_AXI_ARID",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "S_AXI_ARADDR",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "S_AXI_ARLEN",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "S_AXI_ARSIZE",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "S_AXI_ARBURST",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "S_AXI_ARLOCK",
                        "direction": "I"
                      },
                      "ARCACHE": {
                        "physical_name": "S_AXI_ARCACHE",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "S_AXI_ARPROT",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "S_AXI_ARQOS",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "S_AXI_ARVALID",
                        "direction": "I"
                      },
                      "ARREADY": {
                        "physical_name": "S_AXI_ARREADY",
                        "direction": "O"
                      },
                      "RDATA": {
                        "physical_name": "S_AXI_RDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "S_AXI_RRESP",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "S_AXI_RLAST",
                        "direction": "O"
                      },
                      "RVALID": {
                        "physical_name": "S_AXI_RVALID",
                        "direction": "O"
                      },
                      "RREADY": {
                        "physical_name": "S_AXI_RREADY",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "src_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "src_resetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "src_resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "dst_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_TX",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "packet_data_fifo_full": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "dma_pci_to_rdmx_0_DST_AXI": {
                "interface_ports": [
                  "dma_pci_to_rdmx/DST_AXI",
                  "rdmx_xmit/S_AXI"
                ]
              },
              "dma_pci_to_rdmx_SRC_AXI": {
                "interface_ports": [
                  "SRC_AXI",
                  "dma_pci_to_rdmx/SRC_AXI"
                ]
              },
              "rdmx_xmit_0_AXIS_TX": {
                "interface_ports": [
                  "AXIS_TX",
                  "rdmx_xmit/AXIS_TX"
                ]
              }
            },
            "nets": {
              "dma_pci_to_rdmx_idle": {
                "ports": [
                  "dma_pci_to_rdmx/idle",
                  "idle"
                ]
              },
              "pcie_bridge_0_axi_aclk": {
                "ports": [
                  "sys_clk",
                  "rdmx_xmit/dst_clk",
                  "rdmx_xmit/src_clk",
                  "dma_pci_to_rdmx/clk"
                ]
              },
              "pcie_bridge_0_axi_aresetn": {
                "ports": [
                  "sys_resetn",
                  "rdmx_xmit/src_resetn",
                  "dma_pci_to_rdmx/resetn"
                ]
              },
              "src_address_1": {
                "ports": [
                  "src_address",
                  "dma_pci_to_rdmx/src_address"
                ]
              },
              "start_1": {
                "ports": [
                  "start",
                  "dma_pci_to_rdmx/start"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "eth0_qsfp_gt": {
            "interface_ports": [
              "qsfp0_gt",
              "eth0/qsfp_gt"
            ]
          },
          "eth0_rx_stream": {
            "interface_ports": [
              "packet_sensor/monitor",
              "eth0/rx_stream"
            ]
          },
          "packet_sensor_axis_out": {
            "interface_ports": [
              "axis_out",
              "packet_sensor/axis_out"
            ]
          },
          "qsfp_clk_0_1": {
            "interface_ports": [
              "qsfp0_clk",
              "eth0/qsfp_clk"
            ]
          },
          "xmit_AXIS_TX": {
            "interface_ports": [
              "xmit/AXIS_TX",
              "eth0/tx_stream"
            ]
          },
          "xmit_SRC_AXI": {
            "interface_ports": [
              "PCI_AXI",
              "xmit/SRC_AXI"
            ]
          }
        },
        "nets": {
          "eth0_rx_aligned": {
            "ports": [
              "eth0/rx_aligned",
              "rx_aligned"
            ]
          },
          "pcie_bridge_0_axi_aclk": {
            "ports": [
              "sys_clk",
              "eth0/sys_clk",
              "packet_sensor/clk",
              "xmit/sys_clk"
            ]
          },
          "pcie_bridge_0_axi_aresetn": {
            "ports": [
              "sys_resetn",
              "eth0/sys_resetn",
              "packet_sensor/resetn",
              "xmit/sys_resetn"
            ]
          },
          "src_address_1": {
            "ports": [
              "src_address",
              "xmit/src_address"
            ]
          },
          "start_1": {
            "ports": [
              "start",
              "xmit/start"
            ]
          },
          "xmit_idle": {
            "ports": [
              "xmit/idle",
              "idle"
            ]
          }
        }
      },
      "channel_1": {
        "interface_ports": {
          "axis_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "qsfp1_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp1_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "PCI_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "sys_clk": {
            "direction": "I"
          },
          "sys_resetn": {
            "direction": "I"
          },
          "rx_aligned": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "src_address": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "idle": {
            "direction": "O"
          }
        },
        "components": {
          "packet_sensor": {
            "vlnv": "xilinx.com:module_ref:packet_sensor:1.0",
            "ip_revision": "1",
            "xci_name": "top_level_packet_sensor_1",
            "xci_path": "ip/top_level_packet_sensor_1/top_level_packet_sensor_1.xci",
            "inst_hier_path": "channel_1/packet_sensor",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "packet_sensor",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis_out": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out_tdata",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TUSER": {
                    "physical_name": "axis_out_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out_tvalid",
                    "direction": "O"
                  }
                }
              },
              "monitor": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "monitor_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "monitor_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "monitor_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "monitor_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "monitor_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "monitor_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis_out:monitor",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "eth1": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "rx_stream": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "tx_stream": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "sys_clk": {
                "direction": "I"
              },
              "sys_resetn": {
                "direction": "I"
              },
              "rx_aligned": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "cmac": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "ip_revision": "19",
                "xci_name": "top_level_cmac_0",
                "xci_path": "ip/top_level_cmac_0/top_level_cmac_0.xci",
                "inst_hier_path": "channel_1/eth1/cmac",
                "parameters": {
                  "ADD_GT_CNRL_STS_PORTS": {
                    "value": "1"
                  },
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y4"
                  },
                  "GT_DRP_CLK": {
                    "value": "250"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y28~X0Y31"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "ip_revision": "1",
                "xci_name": "top_level_cmac_control_1",
                "xci_path": "ip/top_level_cmac_control_1/top_level_cmac_control_1.xci",
                "inst_hier_path": "channel_1/eth1/cmac_control",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "gt_trans_debug": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:drp_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:drp_ports:2.0",
                    "port_maps": {
                      "gt_txdiffctrl": {
                        "physical_name": "gt_txdiffctrl",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      },
                      "gt_txprecursor": {
                        "physical_name": "gt_txprecursor",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      }
                    }
                  },
                  "stat_rx": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:statistics_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:statistics_ports:2.0",
                    "port_maps": {
                      "stat_rx_aligned": {
                        "physical_name": "stat_rx_aligned",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "init_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rx_reset_out:rx_resetn_out:reset_rx_datapath",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_resetn_in": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_reset_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_resetn_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "reset_rx_datapath": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "sync_rx_aligned": {
                    "direction": "O"
                  },
                  "sys_reset_out": {
                    "direction": "O"
                  }
                }
              },
              "rx_cdc": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "ip_revision": "15",
                "xci_name": "top_level_rx_cdc_0",
                "xci_path": "ip/top_level_rx_cdc_0/top_level_rx_cdc_0.xci",
                "inst_hier_path": "channel_1/eth1/rx_cdc",
                "parameters": {
                  "IS_ACLK_ASYNC": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "rx_aligned_cdc": {
                "vlnv": "xilinx.com:ip:xpm_cdc_gen:1.0",
                "ip_revision": "4",
                "xci_name": "top_level_rx_aligned_cdc_0",
                "xci_path": "ip/top_level_rx_aligned_cdc_0/top_level_rx_aligned_cdc_0.xci",
                "inst_hier_path": "channel_1/eth1/rx_aligned_cdc",
                "parameters": {
                  "CDC_TYPE": {
                    "value": "xpm_cdc_single"
                  },
                  "SIM_ASSERT_CHK": {
                    "value": "false"
                  },
                  "SRC_INPUT_REG": {
                    "value": "false"
                  }
                }
              },
              "tx_cdc": {
                "interface_ports": {
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "sys_resetn": {
                    "direction": "I"
                  },
                  "sys_clk": {
                    "direction": "I"
                  },
                  "cmac_clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "cmac_resetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "cdc_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "ip_revision": "15",
                    "xci_name": "top_level_axis_data_fifo_0_1",
                    "xci_path": "ip/top_level_axis_data_fifo_0_1/top_level_axis_data_fifo_0_1.xci",
                    "inst_hier_path": "channel_1/eth1/tx_cdc/cdc_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "16"
                      },
                      "IS_ACLK_ASYNC": {
                        "value": "1"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "packetizer_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "ip_revision": "15",
                    "xci_name": "top_level_axis_data_fifo_0_2",
                    "xci_path": "ip/top_level_axis_data_fifo_0_2/top_level_axis_data_fifo_0_2.xci",
                    "inst_hier_path": "channel_1/eth1/tx_cdc/packetizer_fifo",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "2"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "cdc_fifo_M_AXIS": {
                    "interface_ports": [
                      "cdc_fifo/M_AXIS",
                      "packetizer_fifo/S_AXIS"
                    ]
                  },
                  "packetizer_fifo_M_AXIS": {
                    "interface_ports": [
                      "M_AXIS",
                      "packetizer_fifo/M_AXIS"
                    ]
                  },
                  "tx_stream_1": {
                    "interface_ports": [
                      "S_AXIS",
                      "cdc_fifo/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "Net": {
                    "ports": [
                      "cmac_clk",
                      "packetizer_fifo/s_axis_aclk",
                      "cdc_fifo/m_axis_aclk"
                    ]
                  },
                  "cmac_control_rx_resetn_out": {
                    "ports": [
                      "cmac_resetn",
                      "packetizer_fifo/s_axis_aresetn"
                    ]
                  },
                  "sys_clk_1": {
                    "ports": [
                      "sys_clk",
                      "cdc_fifo/s_axis_aclk"
                    ]
                  },
                  "sys_resetn_1": {
                    "ports": [
                      "sys_resetn",
                      "cdc_fifo/s_axis_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "cmac_axis_rx": {
                "interface_ports": [
                  "cmac/axis_rx",
                  "rx_cdc/S_AXIS"
                ]
              },
              "cmac_control_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac/ctl_rx"
                ]
              },
              "cmac_control_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac/ctl_tx"
                ]
              },
              "cmac_control_gt_trans_debug": {
                "interface_ports": [
                  "cmac_control/gt_trans_debug",
                  "cmac/gt_trans_debug"
                ]
              },
              "cmac_control_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac/rs_fec_in"
                ]
              },
              "cmac_gt_serial_port": {
                "interface_ports": [
                  "qsfp_gt",
                  "cmac/gt_serial_port"
                ]
              },
              "cmac_stat_rx": {
                "interface_ports": [
                  "cmac_control/stat_rx",
                  "cmac/stat_rx"
                ]
              },
              "packetizer_fifo_M_AXIS": {
                "interface_ports": [
                  "tx_cdc/M_AXIS",
                  "cmac/axis_tx"
                ]
              },
              "qsfp_clk_1": {
                "interface_ports": [
                  "qsfp_clk",
                  "cmac/gt_ref_clk"
                ]
              },
              "rx_cdc_M_AXIS": {
                "interface_ports": [
                  "rx_stream",
                  "rx_cdc/M_AXIS"
                ]
              },
              "tx_stream_1": {
                "interface_ports": [
                  "tx_stream",
                  "tx_cdc/S_AXIS"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "cmac/gt_txusrclk2",
                  "cmac_control/rx_clk",
                  "cmac/rx_clk",
                  "rx_cdc/s_axis_aclk",
                  "rx_aligned_cdc/src_clk",
                  "tx_cdc/cmac_clk"
                ]
              },
              "cmac_control_reset_rx_datapath": {
                "ports": [
                  "cmac_control/reset_rx_datapath",
                  "cmac/gtwiz_reset_rx_datapath"
                ]
              },
              "cmac_control_rx_resetn_out": {
                "ports": [
                  "cmac_control/rx_resetn_out",
                  "rx_cdc/s_axis_aresetn",
                  "tx_cdc/cmac_resetn"
                ]
              },
              "cmac_control_sync_rx_aligned": {
                "ports": [
                  "cmac_control/sync_rx_aligned",
                  "rx_aligned_cdc/src_in"
                ]
              },
              "cmac_control_sys_reset_out": {
                "ports": [
                  "cmac_control/sys_reset_out",
                  "cmac/sys_reset"
                ]
              },
              "rx_aligned_cdc_dest_out": {
                "ports": [
                  "rx_aligned_cdc/dest_out",
                  "rx_aligned"
                ]
              },
              "sys_clk_1": {
                "ports": [
                  "sys_clk",
                  "cmac/drp_clk",
                  "cmac/init_clk",
                  "cmac/gt_drpclk",
                  "cmac_control/init_clk",
                  "rx_cdc/m_axis_aclk",
                  "rx_aligned_cdc/dest_clk",
                  "tx_cdc/sys_clk"
                ]
              },
              "sys_resetn_1": {
                "ports": [
                  "sys_resetn",
                  "cmac_control/sys_resetn_in",
                  "tx_cdc/sys_resetn"
                ]
              }
            }
          },
          "xmit": {
            "interface_ports": {
              "SRC_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "sys_clk": {
                "direction": "I"
              },
              "sys_resetn": {
                "direction": "I"
              },
              "src_address": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "start": {
                "direction": "I"
              },
              "idle": {
                "direction": "O"
              }
            },
            "components": {
              "dma_pci_to_rdmx": {
                "vlnv": "xilinx.com:module_ref:dma_pci_to_rdmx:1.0",
                "ip_revision": "1",
                "xci_name": "top_level_dma_pci_to_rdmx_0_0",
                "xci_path": "ip/top_level_dma_pci_to_rdmx_0_0/top_level_dma_pci_to_rdmx_0_0.xci",
                "inst_hier_path": "channel_1/xmit/dma_pci_to_rdmx",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "dma_pci_to_rdmx",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "DST_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "4",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "AWUSER_WIDTH": {
                        "value": "32",
                        "value_src": "auto"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "DST_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "DST_AXI_AWID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "DST_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "DST_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "DST_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "DST_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "DST_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "DST_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "DST_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "DST_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWUSER": {
                        "physical_name": "DST_AXI_AWUSER",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "DST_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "DST_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "DST_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "DST_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "DST_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "DST_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "DST_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "DST_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "DST_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "DST_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "DST_AXI_ARID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "DST_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "DST_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "DST_AXI_ARSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "DST_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "DST_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "DST_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "DST_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "DST_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "DST_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "DST_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "DST_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "DST_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "DST_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "DST_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "DST_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "SRC_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "5",
                        "value_src": "auto"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "SRC_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "SRC_AXI_AWID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "SRC_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "SRC_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "SRC_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "SRC_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "SRC_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "SRC_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "SRC_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "SRC_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "SRC_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "SRC_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "SRC_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "SRC_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "SRC_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "SRC_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "SRC_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "SRC_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "SRC_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "SRC_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "SRC_AXI_ARID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "SRC_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "SRC_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "SRC_AXI_ARSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "SRC_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "SRC_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "SRC_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "SRC_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "SRC_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "SRC_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "SRC_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "SRC_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "SRC_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "SRC_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "SRC_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "SRC_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "DST_AXI:SRC_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "src_address": {
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "start": {
                    "direction": "I"
                  },
                  "idle": {
                    "direction": "O"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "DST_AXI": {
                      "range": "16E",
                      "width": "64"
                    },
                    "SRC_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              },
              "rdmx_xmit": {
                "vlnv": "xilinx.com:module_ref:rdmx_xmit:1.0",
                "ip_revision": "1",
                "xci_name": "top_level_rdmx_xmit_0_0",
                "xci_path": "ip/top_level_rdmx_xmit_0_0/top_level_rdmx_xmit_0_0.xci",
                "inst_hier_path": "channel_1/xmit/rdmx_xmit",
                "parameters": {
                  "SRC_MAC": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "rdmx_xmit",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_TX": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_TX_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_TX_TKEEP",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_TX_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_TX_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_TX_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "4",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "AWUSER_WIDTH": {
                        "value": "32",
                        "value_src": "auto"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "memory_map_ref": "S_AXI",
                    "port_maps": {
                      "AWID": {
                        "physical_name": "S_AXI_AWID",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "S_AXI_AWADDR",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "S_AXI_AWLEN",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "S_AXI_AWSIZE",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "S_AXI_AWBURST",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "S_AXI_AWLOCK",
                        "direction": "I"
                      },
                      "AWCACHE": {
                        "physical_name": "S_AXI_AWCACHE",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "S_AXI_AWPROT",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "S_AXI_AWQOS",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWUSER": {
                        "physical_name": "S_AXI_AWUSER",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "S_AXI_AWVALID",
                        "direction": "I"
                      },
                      "AWREADY": {
                        "physical_name": "S_AXI_AWREADY",
                        "direction": "O"
                      },
                      "WDATA": {
                        "physical_name": "S_AXI_WDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "S_AXI_WSTRB",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "S_AXI_WLAST",
                        "direction": "I"
                      },
                      "WVALID": {
                        "physical_name": "S_AXI_WVALID",
                        "direction": "I"
                      },
                      "WREADY": {
                        "physical_name": "S_AXI_WREADY",
                        "direction": "O"
                      },
                      "BRESP": {
                        "physical_name": "S_AXI_BRESP",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "S_AXI_BVALID",
                        "direction": "O"
                      },
                      "BREADY": {
                        "physical_name": "S_AXI_BREADY",
                        "direction": "I"
                      },
                      "ARID": {
                        "physical_name": "S_AXI_ARID",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "S_AXI_ARADDR",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "S_AXI_ARLEN",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "S_AXI_ARSIZE",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "S_AXI_ARBURST",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "S_AXI_ARLOCK",
                        "direction": "I"
                      },
                      "ARCACHE": {
                        "physical_name": "S_AXI_ARCACHE",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "S_AXI_ARPROT",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "S_AXI_ARQOS",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "S_AXI_ARVALID",
                        "direction": "I"
                      },
                      "ARREADY": {
                        "physical_name": "S_AXI_ARREADY",
                        "direction": "O"
                      },
                      "RDATA": {
                        "physical_name": "S_AXI_RDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "S_AXI_RRESP",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "S_AXI_RLAST",
                        "direction": "O"
                      },
                      "RVALID": {
                        "physical_name": "S_AXI_RVALID",
                        "direction": "O"
                      },
                      "RREADY": {
                        "physical_name": "S_AXI_RREADY",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "src_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "src_resetn",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "src_resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "dst_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_TX",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "packet_data_fifo_full": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "dma_pci_to_rdmx_0_DST_AXI": {
                "interface_ports": [
                  "dma_pci_to_rdmx/DST_AXI",
                  "rdmx_xmit/S_AXI"
                ]
              },
              "dma_pci_to_rdmx_SRC_AXI": {
                "interface_ports": [
                  "SRC_AXI",
                  "dma_pci_to_rdmx/SRC_AXI"
                ]
              },
              "rdmx_xmit_0_AXIS_TX": {
                "interface_ports": [
                  "AXIS_TX",
                  "rdmx_xmit/AXIS_TX"
                ]
              }
            },
            "nets": {
              "dma_pci_to_rdmx_idle": {
                "ports": [
                  "dma_pci_to_rdmx/idle",
                  "idle"
                ]
              },
              "pcie_bridge_0_axi_aclk": {
                "ports": [
                  "sys_clk",
                  "rdmx_xmit/dst_clk",
                  "rdmx_xmit/src_clk",
                  "dma_pci_to_rdmx/clk"
                ]
              },
              "pcie_bridge_0_axi_aresetn": {
                "ports": [
                  "sys_resetn",
                  "rdmx_xmit/src_resetn",
                  "dma_pci_to_rdmx/resetn"
                ]
              },
              "src_address_1": {
                "ports": [
                  "src_address",
                  "dma_pci_to_rdmx/src_address"
                ]
              },
              "start_1": {
                "ports": [
                  "start",
                  "dma_pci_to_rdmx/start"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "dma_pci_to_rdmx_SRC_AXI": {
            "interface_ports": [
              "PCI_AXI",
              "xmit/SRC_AXI"
            ]
          },
          "eth1_qsfp_gt": {
            "interface_ports": [
              "qsfp1_gt",
              "eth1/qsfp_gt"
            ]
          },
          "eth1_rx_stream": {
            "interface_ports": [
              "packet_sensor/monitor",
              "eth1/rx_stream"
            ]
          },
          "packet_sensor_axis_out": {
            "interface_ports": [
              "axis_out",
              "packet_sensor/axis_out"
            ]
          },
          "qsfp_clk_0_2": {
            "interface_ports": [
              "qsfp1_clk",
              "eth1/qsfp_clk"
            ]
          },
          "xmit_AXIS_TX": {
            "interface_ports": [
              "xmit/AXIS_TX",
              "eth1/tx_stream"
            ]
          }
        },
        "nets": {
          "eth1_rx_aligned": {
            "ports": [
              "eth1/rx_aligned",
              "rx_aligned"
            ]
          },
          "pcie_bridge_0_axi_aclk": {
            "ports": [
              "sys_clk",
              "eth1/sys_clk",
              "packet_sensor/clk",
              "xmit/sys_clk"
            ]
          },
          "pcie_bridge_0_axi_aresetn": {
            "ports": [
              "sys_resetn",
              "eth1/sys_resetn",
              "packet_sensor/resetn",
              "xmit/sys_resetn"
            ]
          },
          "src_address_1": {
            "ports": [
              "src_address",
              "xmit/src_address"
            ]
          },
          "start_1": {
            "ports": [
              "start",
              "xmit/start"
            ]
          },
          "xmit_idle": {
            "ports": [
              "xmit/idle",
              "idle"
            ]
          }
        }
      },
      "axi_revision": {
        "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
        "ip_revision": "1",
        "xci_name": "top_level_axi_revision_0_0",
        "xci_path": "ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0.xci",
        "inst_hier_path": "axi_revision",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_revision",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "7",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "memory_map_ref": "S_AXI",
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie0_refclk",
          "pcie_bridge/pcie_refclk"
        ]
      },
      "channel_0_PCI_AXI": {
        "interface_ports": [
          "channel_0/PCI_AXI",
          "pcie_bridge/S00_AXI"
        ]
      },
      "channel_0_axis_out": {
        "interface_ports": [
          "channel_0/axis_out",
          "control/axis_in0"
        ]
      },
      "channel_1_PCI_AXI": {
        "interface_ports": [
          "channel_1/PCI_AXI",
          "pcie_bridge/S01_AXI"
        ]
      },
      "eth0_qsfp_gt": {
        "interface_ports": [
          "qsfp0_gt",
          "channel_0/qsfp0_gt"
        ]
      },
      "eth1_qsfp_gt": {
        "interface_ports": [
          "qsfp1_gt",
          "channel_1/qsfp1_gt"
        ]
      },
      "packet_sensor_axis_out": {
        "interface_ports": [
          "channel_1/axis_out",
          "control/axis_in1"
        ]
      },
      "pcie_bridge_0_M_AXI_B": {
        "interface_ports": [
          "pcie_bridge/M_AXI_B",
          "smartconnect/S00_AXI"
        ]
      },
      "qsfp_clk_0_1": {
        "interface_ports": [
          "qsfp0_clk",
          "channel_0/qsfp0_clk"
        ]
      },
      "qsfp_clk_0_2": {
        "interface_ports": [
          "qsfp1_clk",
          "channel_1/qsfp1_clk"
        ]
      },
      "smartconnect_M00_AXI": {
        "interface_ports": [
          "control/S_AXI",
          "smartconnect/M00_AXI"
        ]
      },
      "smartconnect_M01_AXI": {
        "interface_ports": [
          "smartconnect/M01_AXI",
          "axi_revision/S_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "pcie_bridge/pcie_mgt_0"
        ]
      }
    },
    "nets": {
      "channel_0_idle": {
        "ports": [
          "channel_0/idle",
          "control/xmit_idle_0"
        ]
      },
      "channel_1_idle": {
        "ports": [
          "channel_1/idle",
          "control/xmit_idle_1"
        ]
      },
      "eth0_rx_aligned": {
        "ports": [
          "channel_0/rx_aligned",
          "status_leds/qsfp0_up",
          "control/qsfp0_up"
        ]
      },
      "eth1_rx_aligned": {
        "ports": [
          "channel_1/rx_aligned",
          "status_leds/qsfp1_up",
          "control/qsfp1_up"
        ]
      },
      "gnd_dout": {
        "ports": [
          "gnd/dout",
          "hbm_cattrip"
        ]
      },
      "pcie_bridge_0_axi_aclk": {
        "ports": [
          "pcie_bridge/axi_aclk",
          "smartconnect/aclk",
          "channel_0/sys_clk",
          "channel_1/sys_clk",
          "control/clk",
          "axi_revision/AXI_ACLK"
        ]
      },
      "pcie_bridge_0_axi_aresetn": {
        "ports": [
          "pcie_bridge/axi_aresetn",
          "smartconnect/aresetn",
          "channel_0/sys_resetn",
          "channel_1/sys_resetn",
          "control/resetn",
          "axi_revision/AXI_ARESETN"
        ]
      },
      "src_address_1": {
        "ports": [
          "control/xmit_src_1",
          "channel_1/src_address"
        ]
      },
      "src_address_2": {
        "ports": [
          "control/xmit_src_0",
          "channel_0/src_address"
        ]
      },
      "start_1": {
        "ports": [
          "control/xmit_start_1",
          "channel_1/start"
        ]
      },
      "start_2": {
        "ports": [
          "control/xmit_start_0",
          "channel_0/start"
        ]
      },
      "status_leds_0_qsfp0_led": {
        "ports": [
          "status_leds/qsfp0_led",
          "qsfp0_led"
        ]
      },
      "status_leds_0_qsfp1_led": {
        "ports": [
          "status_leds/qsfp1_led",
          "qsfp1_led"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "pcie_perst_l",
          "pcie_bridge/pcie_perst"
        ]
      }
    },
    "addressing": {
      "/pcie_bridge/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_axi_revision_reg0": {
                "address_block": "/axi_revision/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "4K"
              },
              "SEG_control_reg0": {
                "address_block": "/control/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/channel_0/xmit/dma_pci_to_rdmx": {
        "address_spaces": {
          "DST_AXI": {
            "segments": {
              "SEG_rdmx_xmit_reg0": {
                "address_block": "/channel_0/xmit/rdmx_xmit/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          },
          "SRC_AXI": {
            "segments": {
              "SEG_pcie_bridge_BAR0": {
                "address_block": "/pcie_bridge/pcie_bridge/S_AXI_B/BAR0",
                "offset": "0x0000000000000000",
                "range": "16E",
                "offset_base_param": "axibar_0",
                "offset_high_param": "axibar_highaddr_0"
              }
            }
          }
        }
      },
      "/channel_1/xmit/dma_pci_to_rdmx": {
        "address_spaces": {
          "DST_AXI": {
            "segments": {
              "SEG_rdmx_xmit_reg0": {
                "address_block": "/channel_1/xmit/rdmx_xmit/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          },
          "SRC_AXI": {
            "segments": {
              "SEG_pcie_bridge_BAR0": {
                "address_block": "/pcie_bridge/pcie_bridge/S_AXI_B/BAR0",
                "offset": "0x0000000000000000",
                "range": "16E",
                "offset_base_param": "axibar_0",
                "offset_high_param": "axibar_highaddr_0"
              }
            }
          }
        }
      }
    }
  }
}