/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* OE */
#define OE__0__INTTYPE CYREG_PICU0_INTTYPE7
#define OE__0__MASK 0x80u
#define OE__0__PC CYREG_PRT0_PC7
#define OE__0__PORT 0u
#define OE__0__SHIFT 7u
#define OE__AG CYREG_PRT0_AG
#define OE__AMUX CYREG_PRT0_AMUX
#define OE__BIE CYREG_PRT0_BIE
#define OE__BIT_MASK CYREG_PRT0_BIT_MASK
#define OE__BYP CYREG_PRT0_BYP
#define OE__CTL CYREG_PRT0_CTL
#define OE__DM0 CYREG_PRT0_DM0
#define OE__DM1 CYREG_PRT0_DM1
#define OE__DM2 CYREG_PRT0_DM2
#define OE__DR CYREG_PRT0_DR
#define OE__INP_DIS CYREG_PRT0_INP_DIS
#define OE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define OE__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OE__LCD_EN CYREG_PRT0_LCD_EN
#define OE__MASK 0x80u
#define OE__PORT 0u
#define OE__PRT CYREG_PRT0_PRT
#define OE__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OE__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OE__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OE__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OE__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OE__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OE__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OE__PS CYREG_PRT0_PS
#define OE__SHIFT 7u
#define OE__SLW CYREG_PRT0_SLW

/* S0 */
#define S0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define S0__0__MASK 0x01u
#define S0__0__PC CYREG_PRT0_PC0
#define S0__0__PORT 0u
#define S0__0__SHIFT 0u
#define S0__AG CYREG_PRT0_AG
#define S0__AMUX CYREG_PRT0_AMUX
#define S0__BIE CYREG_PRT0_BIE
#define S0__BIT_MASK CYREG_PRT0_BIT_MASK
#define S0__BYP CYREG_PRT0_BYP
#define S0__CTL CYREG_PRT0_CTL
#define S0__DM0 CYREG_PRT0_DM0
#define S0__DM1 CYREG_PRT0_DM1
#define S0__DM2 CYREG_PRT0_DM2
#define S0__DR CYREG_PRT0_DR
#define S0__INP_DIS CYREG_PRT0_INP_DIS
#define S0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S0__LCD_EN CYREG_PRT0_LCD_EN
#define S0__MASK 0x01u
#define S0__PORT 0u
#define S0__PRT CYREG_PRT0_PRT
#define S0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S0__PS CYREG_PRT0_PS
#define S0__SHIFT 0u
#define S0__SLW CYREG_PRT0_SLW

/* S1 */
#define S1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define S1__0__MASK 0x08u
#define S1__0__PC CYREG_PRT0_PC3
#define S1__0__PORT 0u
#define S1__0__SHIFT 3u
#define S1__AG CYREG_PRT0_AG
#define S1__AMUX CYREG_PRT0_AMUX
#define S1__BIE CYREG_PRT0_BIE
#define S1__BIT_MASK CYREG_PRT0_BIT_MASK
#define S1__BYP CYREG_PRT0_BYP
#define S1__CTL CYREG_PRT0_CTL
#define S1__DM0 CYREG_PRT0_DM0
#define S1__DM1 CYREG_PRT0_DM1
#define S1__DM2 CYREG_PRT0_DM2
#define S1__DR CYREG_PRT0_DR
#define S1__INP_DIS CYREG_PRT0_INP_DIS
#define S1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S1__LCD_EN CYREG_PRT0_LCD_EN
#define S1__MASK 0x08u
#define S1__PORT 0u
#define S1__PRT CYREG_PRT0_PRT
#define S1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S1__PS CYREG_PRT0_PS
#define S1__SHIFT 3u
#define S1__SLW CYREG_PRT0_SLW

/* S2 */
#define S2__0__INTTYPE CYREG_PICU0_INTTYPE4
#define S2__0__MASK 0x10u
#define S2__0__PC CYREG_PRT0_PC4
#define S2__0__PORT 0u
#define S2__0__SHIFT 4u
#define S2__AG CYREG_PRT0_AG
#define S2__AMUX CYREG_PRT0_AMUX
#define S2__BIE CYREG_PRT0_BIE
#define S2__BIT_MASK CYREG_PRT0_BIT_MASK
#define S2__BYP CYREG_PRT0_BYP
#define S2__CTL CYREG_PRT0_CTL
#define S2__DM0 CYREG_PRT0_DM0
#define S2__DM1 CYREG_PRT0_DM1
#define S2__DM2 CYREG_PRT0_DM2
#define S2__DR CYREG_PRT0_DR
#define S2__INP_DIS CYREG_PRT0_INP_DIS
#define S2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S2__LCD_EN CYREG_PRT0_LCD_EN
#define S2__MASK 0x10u
#define S2__PORT 0u
#define S2__PRT CYREG_PRT0_PRT
#define S2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S2__PS CYREG_PRT0_PS
#define S2__SHIFT 4u
#define S2__SLW CYREG_PRT0_SLW

/* S3 */
#define S3__0__INTTYPE CYREG_PICU0_INTTYPE5
#define S3__0__MASK 0x20u
#define S3__0__PC CYREG_PRT0_PC5
#define S3__0__PORT 0u
#define S3__0__SHIFT 5u
#define S3__AG CYREG_PRT0_AG
#define S3__AMUX CYREG_PRT0_AMUX
#define S3__BIE CYREG_PRT0_BIE
#define S3__BIT_MASK CYREG_PRT0_BIT_MASK
#define S3__BYP CYREG_PRT0_BYP
#define S3__CTL CYREG_PRT0_CTL
#define S3__DM0 CYREG_PRT0_DM0
#define S3__DM1 CYREG_PRT0_DM1
#define S3__DM2 CYREG_PRT0_DM2
#define S3__DR CYREG_PRT0_DR
#define S3__INP_DIS CYREG_PRT0_INP_DIS
#define S3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S3__LCD_EN CYREG_PRT0_LCD_EN
#define S3__MASK 0x20u
#define S3__PORT 0u
#define S3__PRT CYREG_PRT0_PRT
#define S3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S3__PS CYREG_PRT0_PS
#define S3__SHIFT 5u
#define S3__SLW CYREG_PRT0_SLW

/* in1 */
#define in1__0__INTTYPE CYREG_PICU3_INTTYPE2
#define in1__0__MASK 0x04u
#define in1__0__PC CYREG_PRT3_PC2
#define in1__0__PORT 3u
#define in1__0__SHIFT 2u
#define in1__AG CYREG_PRT3_AG
#define in1__AMUX CYREG_PRT3_AMUX
#define in1__BIE CYREG_PRT3_BIE
#define in1__BIT_MASK CYREG_PRT3_BIT_MASK
#define in1__BYP CYREG_PRT3_BYP
#define in1__CTL CYREG_PRT3_CTL
#define in1__DM0 CYREG_PRT3_DM0
#define in1__DM1 CYREG_PRT3_DM1
#define in1__DM2 CYREG_PRT3_DM2
#define in1__DR CYREG_PRT3_DR
#define in1__INP_DIS CYREG_PRT3_INP_DIS
#define in1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define in1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define in1__LCD_EN CYREG_PRT3_LCD_EN
#define in1__MASK 0x04u
#define in1__PORT 3u
#define in1__PRT CYREG_PRT3_PRT
#define in1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define in1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define in1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define in1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define in1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define in1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define in1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define in1__PS CYREG_PRT3_PS
#define in1__SHIFT 2u
#define in1__SLW CYREG_PRT3_SLW

/* in2 */
#define in2__0__INTTYPE CYREG_PICU3_INTTYPE3
#define in2__0__MASK 0x08u
#define in2__0__PC CYREG_PRT3_PC3
#define in2__0__PORT 3u
#define in2__0__SHIFT 3u
#define in2__AG CYREG_PRT3_AG
#define in2__AMUX CYREG_PRT3_AMUX
#define in2__BIE CYREG_PRT3_BIE
#define in2__BIT_MASK CYREG_PRT3_BIT_MASK
#define in2__BYP CYREG_PRT3_BYP
#define in2__CTL CYREG_PRT3_CTL
#define in2__DM0 CYREG_PRT3_DM0
#define in2__DM1 CYREG_PRT3_DM1
#define in2__DM2 CYREG_PRT3_DM2
#define in2__DR CYREG_PRT3_DR
#define in2__INP_DIS CYREG_PRT3_INP_DIS
#define in2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define in2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define in2__LCD_EN CYREG_PRT3_LCD_EN
#define in2__MASK 0x08u
#define in2__PORT 3u
#define in2__PRT CYREG_PRT3_PRT
#define in2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define in2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define in2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define in2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define in2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define in2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define in2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define in2__PS CYREG_PRT3_PS
#define in2__SHIFT 3u
#define in2__SLW CYREG_PRT3_SLW

/* in3 */
#define in3__0__INTTYPE CYREG_PICU3_INTTYPE4
#define in3__0__MASK 0x10u
#define in3__0__PC CYREG_PRT3_PC4
#define in3__0__PORT 3u
#define in3__0__SHIFT 4u
#define in3__AG CYREG_PRT3_AG
#define in3__AMUX CYREG_PRT3_AMUX
#define in3__BIE CYREG_PRT3_BIE
#define in3__BIT_MASK CYREG_PRT3_BIT_MASK
#define in3__BYP CYREG_PRT3_BYP
#define in3__CTL CYREG_PRT3_CTL
#define in3__DM0 CYREG_PRT3_DM0
#define in3__DM1 CYREG_PRT3_DM1
#define in3__DM2 CYREG_PRT3_DM2
#define in3__DR CYREG_PRT3_DR
#define in3__INP_DIS CYREG_PRT3_INP_DIS
#define in3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define in3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define in3__LCD_EN CYREG_PRT3_LCD_EN
#define in3__MASK 0x10u
#define in3__PORT 3u
#define in3__PRT CYREG_PRT3_PRT
#define in3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define in3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define in3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define in3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define in3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define in3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define in3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define in3__PS CYREG_PRT3_PS
#define in3__SHIFT 4u
#define in3__SLW CYREG_PRT3_SLW

/* in4 */
#define in4__0__INTTYPE CYREG_PICU3_INTTYPE5
#define in4__0__MASK 0x20u
#define in4__0__PC CYREG_PRT3_PC5
#define in4__0__PORT 3u
#define in4__0__SHIFT 5u
#define in4__AG CYREG_PRT3_AG
#define in4__AMUX CYREG_PRT3_AMUX
#define in4__BIE CYREG_PRT3_BIE
#define in4__BIT_MASK CYREG_PRT3_BIT_MASK
#define in4__BYP CYREG_PRT3_BYP
#define in4__CTL CYREG_PRT3_CTL
#define in4__DM0 CYREG_PRT3_DM0
#define in4__DM1 CYREG_PRT3_DM1
#define in4__DM2 CYREG_PRT3_DM2
#define in4__DR CYREG_PRT3_DR
#define in4__INP_DIS CYREG_PRT3_INP_DIS
#define in4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define in4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define in4__LCD_EN CYREG_PRT3_LCD_EN
#define in4__MASK 0x20u
#define in4__PORT 3u
#define in4__PRT CYREG_PRT3_PRT
#define in4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define in4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define in4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define in4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define in4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define in4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define in4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define in4__PS CYREG_PRT3_PS
#define in4__SHIFT 5u
#define in4__SLW CYREG_PRT3_SLW

/* PWM1 */
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define PWM1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PWM1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PWM1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define PWM1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define PWM1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB07_A0
#define PWM1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB07_A1
#define PWM1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB07_D0
#define PWM1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB07_D1
#define PWM1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB07_F0
#define PWM1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB07_F1
#define PWM1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* PWM2 */
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define PWM2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define PWM2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* I2C_1 */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* Timer */
#define Timer_INT__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Timer_INT__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Timer_INT__INTC_MASK 0x02u
#define Timer_INT__INTC_NUMBER 1u
#define Timer_INT__INTC_PRIOR_NUM 7u
#define Timer_INT__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Timer_INT__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Timer_INT__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* Counter */
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Counter_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Counter_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Counter_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Counter_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Counter_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Counter_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Counter_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Counter_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Counter_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Counter_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Counter_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Counter_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Counter_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define Counter_INT__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Counter_INT__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Counter_INT__INTC_MASK 0x01u
#define Counter_INT__INTC_NUMBER 0u
#define Counter_INT__INTC_PRIOR_NUM 7u
#define Counter_INT__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Counter_INT__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Counter_INT__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PwmPIN1 */
#define PwmPIN1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define PwmPIN1__0__MASK 0x01u
#define PwmPIN1__0__PC CYREG_PRT3_PC0
#define PwmPIN1__0__PORT 3u
#define PwmPIN1__0__SHIFT 0u
#define PwmPIN1__AG CYREG_PRT3_AG
#define PwmPIN1__AMUX CYREG_PRT3_AMUX
#define PwmPIN1__BIE CYREG_PRT3_BIE
#define PwmPIN1__BIT_MASK CYREG_PRT3_BIT_MASK
#define PwmPIN1__BYP CYREG_PRT3_BYP
#define PwmPIN1__CTL CYREG_PRT3_CTL
#define PwmPIN1__DM0 CYREG_PRT3_DM0
#define PwmPIN1__DM1 CYREG_PRT3_DM1
#define PwmPIN1__DM2 CYREG_PRT3_DM2
#define PwmPIN1__DR CYREG_PRT3_DR
#define PwmPIN1__INP_DIS CYREG_PRT3_INP_DIS
#define PwmPIN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PwmPIN1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PwmPIN1__LCD_EN CYREG_PRT3_LCD_EN
#define PwmPIN1__MASK 0x01u
#define PwmPIN1__PORT 3u
#define PwmPIN1__PRT CYREG_PRT3_PRT
#define PwmPIN1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PwmPIN1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PwmPIN1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PwmPIN1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PwmPIN1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PwmPIN1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PwmPIN1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PwmPIN1__PS CYREG_PRT3_PS
#define PwmPIN1__SHIFT 0u
#define PwmPIN1__SLW CYREG_PRT3_SLW

/* PwmPIN2 */
#define PwmPIN2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define PwmPIN2__0__MASK 0x02u
#define PwmPIN2__0__PC CYREG_PRT3_PC1
#define PwmPIN2__0__PORT 3u
#define PwmPIN2__0__SHIFT 1u
#define PwmPIN2__AG CYREG_PRT3_AG
#define PwmPIN2__AMUX CYREG_PRT3_AMUX
#define PwmPIN2__BIE CYREG_PRT3_BIE
#define PwmPIN2__BIT_MASK CYREG_PRT3_BIT_MASK
#define PwmPIN2__BYP CYREG_PRT3_BYP
#define PwmPIN2__CTL CYREG_PRT3_CTL
#define PwmPIN2__DM0 CYREG_PRT3_DM0
#define PwmPIN2__DM1 CYREG_PRT3_DM1
#define PwmPIN2__DM2 CYREG_PRT3_DM2
#define PwmPIN2__DR CYREG_PRT3_DR
#define PwmPIN2__INP_DIS CYREG_PRT3_INP_DIS
#define PwmPIN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PwmPIN2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PwmPIN2__LCD_EN CYREG_PRT3_LCD_EN
#define PwmPIN2__MASK 0x02u
#define PwmPIN2__PORT 3u
#define PwmPIN2__PRT CYREG_PRT3_PRT
#define PwmPIN2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PwmPIN2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PwmPIN2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PwmPIN2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PwmPIN2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PwmPIN2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PwmPIN2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PwmPIN2__PS CYREG_PRT3_PS
#define PwmPIN2__SHIFT 1u
#define PwmPIN2__SLW CYREG_PRT3_SLW

/* ClockPWM */
#define ClockPWM__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ClockPWM__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ClockPWM__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ClockPWM__CFG2_SRC_SEL_MASK 0x07u
#define ClockPWM__INDEX 0x02u
#define ClockPWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ClockPWM__PM_ACT_MSK 0x04u
#define ClockPWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ClockPWM__PM_STBY_MSK 0x04u
#define ClockPWM_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ClockPWM_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ClockPWM_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ClockPWM_1__CFG2_SRC_SEL_MASK 0x07u
#define ClockPWM_1__INDEX 0x03u
#define ClockPWM_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ClockPWM_1__PM_ACT_MSK 0x08u
#define ClockPWM_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ClockPWM_1__PM_STBY_MSK 0x08u

/* ADC_SAR_1 */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_1_ExtVref__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_SAR_1_ExtVref__0__MASK 0x04u
#define ADC_SAR_1_ExtVref__0__PC CYREG_PRT0_PC2
#define ADC_SAR_1_ExtVref__0__PORT 0u
#define ADC_SAR_1_ExtVref__0__SHIFT 2u
#define ADC_SAR_1_ExtVref__AG CYREG_PRT0_AG
#define ADC_SAR_1_ExtVref__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_ExtVref__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_ExtVref__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_ExtVref__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_ExtVref__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_ExtVref__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_ExtVref__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_ExtVref__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_ExtVref__DR CYREG_PRT0_DR
#define ADC_SAR_1_ExtVref__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_ExtVref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_1_ExtVref__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_ExtVref__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_ExtVref__MASK 0x04u
#define ADC_SAR_1_ExtVref__PORT 0u
#define ADC_SAR_1_ExtVref__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_ExtVref__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_ExtVref__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_ExtVref__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_ExtVref__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_ExtVref__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_ExtVref__PS CYREG_PRT0_PS
#define ADC_SAR_1_ExtVref__SHIFT 2u
#define ADC_SAR_1_ExtVref__SLW CYREG_PRT0_SLW
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x04u
#define ADC_SAR_1_IRQ__INTC_NUMBER 2u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* SensorOut */
#define SensorOut__0__INTTYPE CYREG_PICU0_INTTYPE6
#define SensorOut__0__MASK 0x40u
#define SensorOut__0__PC CYREG_PRT0_PC6
#define SensorOut__0__PORT 0u
#define SensorOut__0__SHIFT 6u
#define SensorOut__AG CYREG_PRT0_AG
#define SensorOut__AMUX CYREG_PRT0_AMUX
#define SensorOut__BIE CYREG_PRT0_BIE
#define SensorOut__BIT_MASK CYREG_PRT0_BIT_MASK
#define SensorOut__BYP CYREG_PRT0_BYP
#define SensorOut__CTL CYREG_PRT0_CTL
#define SensorOut__DM0 CYREG_PRT0_DM0
#define SensorOut__DM1 CYREG_PRT0_DM1
#define SensorOut__DM2 CYREG_PRT0_DM2
#define SensorOut__DR CYREG_PRT0_DR
#define SensorOut__INP_DIS CYREG_PRT0_INP_DIS
#define SensorOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SensorOut__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SensorOut__LCD_EN CYREG_PRT0_LCD_EN
#define SensorOut__MASK 0x40u
#define SensorOut__PORT 0u
#define SensorOut__PRT CYREG_PRT0_PRT
#define SensorOut__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SensorOut__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SensorOut__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SensorOut__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SensorOut__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SensorOut__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SensorOut__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SensorOut__PS CYREG_PRT0_PS
#define SensorOut__SHIFT 6u
#define SensorOut__SLW CYREG_PRT0_SLW

/* Pin_ADC_in */
#define Pin_ADC_in__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Pin_ADC_in__0__MASK 0x02u
#define Pin_ADC_in__0__PC CYREG_PRT0_PC1
#define Pin_ADC_in__0__PORT 0u
#define Pin_ADC_in__0__SHIFT 1u
#define Pin_ADC_in__AG CYREG_PRT0_AG
#define Pin_ADC_in__AMUX CYREG_PRT0_AMUX
#define Pin_ADC_in__BIE CYREG_PRT0_BIE
#define Pin_ADC_in__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_ADC_in__BYP CYREG_PRT0_BYP
#define Pin_ADC_in__CTL CYREG_PRT0_CTL
#define Pin_ADC_in__DM0 CYREG_PRT0_DM0
#define Pin_ADC_in__DM1 CYREG_PRT0_DM1
#define Pin_ADC_in__DM2 CYREG_PRT0_DM2
#define Pin_ADC_in__DR CYREG_PRT0_DR
#define Pin_ADC_in__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_ADC_in__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_ADC_in__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_ADC_in__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_ADC_in__MASK 0x02u
#define Pin_ADC_in__PORT 0u
#define Pin_ADC_in__PRT CYREG_PRT0_PRT
#define Pin_ADC_in__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_ADC_in__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_ADC_in__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_ADC_in__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_ADC_in__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_ADC_in__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_ADC_in__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_ADC_in__PS CYREG_PRT0_PS
#define Pin_ADC_in__SHIFT 1u
#define Pin_ADC_in__SLW CYREG_PRT0_SLW

/* Clock_10kHz */
#define Clock_10kHz__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_10kHz__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_10kHz__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_10kHz__CFG2_SRC_SEL_MASK 0x07u
#define Clock_10kHz__INDEX 0x01u
#define Clock_10kHz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_10kHz__PM_ACT_MSK 0x02u
#define Clock_10kHz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_10kHz__PM_STBY_MSK 0x02u

/* Control_Reg */
#define Control_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Control_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Control_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define Control_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Control_Reg_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Control_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* Clock_100kHz */
#define Clock_100kHz__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_100kHz__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_100kHz__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_100kHz__CFG2_SRC_SEL_MASK 0x07u
#define Clock_100kHz__INDEX 0x00u
#define Clock_100kHz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_100kHz__PM_ACT_MSK 0x01u
#define Clock_100kHz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_100kHz__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Main"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
