#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 16 09:38:22 2025
# Process ID: 15180
# Current directory: D:/Processor/nano processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7704 D:\Processor\nano processor\nano processor.xpr
# Log file: D:/Processor/nano processor/vivado.log
# Journal file: D:/Processor/nano processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Processor/nano processor/nano processor.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/DELL/Downloads/nano processor_final_1/nano processor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 869.965 ; gain = 80.145
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/program_counter.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/program_counter.vhd}}
file delete -force {D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/program_counter.vhd}
export_ip_user_files -of_objects  [get_files {{D:/Processor/nano processor/nano processor.srcs/sources_1/imports/Adder_3bit.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Processor/nano processor/nano processor.srcs/sources_1/imports/Adder_3bit.vhd}}
file delete -force {D:/Processor/nano processor/nano processor.srcs/sources_1/imports/Adder_3bit.vhd}
export_ip_user_files -of_objects  [get_files {{D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/MUX_2_way_3_bit.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/MUX_2_way_3_bit.vhd}}
file delete -force {D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/MUX_2_way_3_bit.vhd}
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 16 09:46:22 2025] Launched synth_1...
Run output will be captured here: D:/Processor/nano processor/nano processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 16 09:47:02 2025] Launched impl_1...
Run output will be captured here: D:/Processor/nano processor/nano processor.runs/impl_1/runme.log
close [ open {D:/Processor/nano processor/nano processor.srcs/sources_1/new/PCounter_U.vhd} w ]
add_files {{D:/Processor/nano processor/nano processor.srcs/sources_1/new/PCounter_U.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 16 09:57:14 2025] Launched synth_1...
Run output will be captured here: D:/Processor/nano processor/nano processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 16 10:00:21 2025] Launched impl_1...
Run output will be captured here: D:/Processor/nano processor/nano processor.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 16 10:05:24 2025] Launched synth_1...
Run output will be captured here: D:/Processor/nano processor/nano processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 16 10:06:36 2025] Launched impl_1...
Run output will be captured here: D:/Processor/nano processor/nano processor.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nanoprocessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/Add_Sub_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/Components/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/Components/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/Components/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/MUX_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/new/PCounter_U.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCounter_U
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/TSB_Set_8_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB_Set_8_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/Tristate_Buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tristate_Buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/Downloads/instruction_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/register_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_bank
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sim_1/new/TB_Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nanoprocessor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 933.078 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto dbc59de7d6124933aca3a790ade598fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nanoprocessor_behav xil_defaultlib.TB_Nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tristate_Buf [tristate_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_4bit [tsb_set_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PCounter_U [pcounter_u_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_Nanoprocessor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 933.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nanoprocessor_behav -key {Behavioral:sim_1:Functional:TB_Nanoprocessor} -tclbatch {TB_Nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 950.578 ; gain = 17.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
import_files -norecurse C:/Users/ASUS/Desktop/test/test.srcs/sources_1/new/MUX_8_way_4_bit.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/TSB_Set_8_4bit.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/TSB_Set_8_4bit.vhd}}
file delete -force {D:/Processor/nano processor/nano processor.srcs/sources_1/imports/component/TSB_Set_8_4bit.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 16 10:32:14 2025] Launched synth_1...
Run output will be captured here: D:/Processor/nano processor/nano processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 16 10:32:52 2025] Launched impl_1...
Run output will be captured here: D:/Processor/nano processor/nano processor.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nanoprocessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/imports/new/MUX_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Processor/nano processor/nano processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto dbc59de7d6124933aca3a790ade598fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nanoprocessor_behav xil_defaultlib.TB_Nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PCounter_U [pcounter_u_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_Nanoprocessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nanoprocessor_behav -key {Behavioral:sim_1:Functional:TB_Nanoprocessor} -tclbatch {TB_Nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 962.441 ; gain = 4.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nanoprocessor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto dbc59de7d6124933aca3a790ade598fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nanoprocessor_behav xil_defaultlib.TB_Nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Processor/nano processor/nano processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nanoprocessor_behav -key {Behavioral:sim_1:Functional:TB_Nanoprocessor} -tclbatch {TB_Nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 16 10:57:27 2025...
