#--  Synopsys, Inc.
#--  Version N-2017.09-SP1
#--  Project file F:\DCFEB\firmware\ISE_14.7\dcfeb3a\run_options.txt
#--  Written on Mon Dec 17 15:01:16 2018


#project files
add_file -verilog "C:/Synopsys/fpga_N-2017.09-SP1/bin/../lib/xilinx/unisim.v"
add_file -verilog "ipcore_dir/clkadj_med.v"
add_file -xilinx "ipcore_dir/sem_core.ngc"
add_file -xilinx "ipcore_dir/CSP_comp_daq_cntrl.ngc"
add_file -xilinx "ipcore_dir/CSP_comp_cntrl.ngc"
add_file -xilinx "ipcore_dir/CSP_daq_cntrl.ngc"
add_file -xilinx "ipcore_dir/CSP_deser_cntrl.ngc"
add_file -xilinx "ipcore_dir/CSP_pipe_cntrl.ngc"
add_file -xilinx "ipcore_dir/CSP_sem_cntrl.ngc"
add_file -xilinx "ipcore_dir/bpi_vio.ngc"
add_file -xilinx "ipcore_dir/bpi_la.ngc"
add_file -xilinx "ipcore_dir/deser_la.ngc"
add_file -xilinx "ipcore_dir/deser_vio.ngc"
add_file -xilinx "ipcore_dir/pipe_vio_in.ngc"
add_file -xilinx "ipcore_dir/pipe_vio_out.ngc"
add_file -xilinx "ipcore_dir/pipe_la.ngc"
add_file -xilinx "ipcore_dir/daq_tx_la.ngc"
add_file -xilinx "ipcore_dir/daq_tx_vio.ngc"
add_file -xilinx "ipcore_dir/cmp_tx_vio.ngc"
add_file -xilinx "ipcore_dir/cmp_tx_la.ngc"
add_file -xilinx "ipcore_dir/sem_la.ngc"
add_file -xilinx "ipcore_dir/sem_vio.ngc"
add_file -xilinx "ipcore_dir/adc_mem_vio.ngc"
add_file -xilinx "ipcore_dir/adc_cnfg_mem_la.ngc"
add_file -verilog "ipcore_dir/trg_tx_buf_bypass_gtx.v"
add_file -xilinx "ipcore_dir/TRG_TX_BUF_BYPASS/implement/ila.ngc"
add_file -xilinx "ipcore_dir/TRG_TX_BUF_BYPASS/implement/icon.ngc"
add_file -xilinx "ipcore_dir/TRG_TX_BUF_BYPASS/implement/data_vio.ngc"
add_file -verilog "ipcore_dir/TRG_TX_BUF_BYPASS/example_design/trg_tx_buf_bypass_tx_sync.v"
add_file -verilog "ipcore_dir/TRG_TX_BUF_BYPASS/example_design/mgt_usrclk_source_mmcm.v"
add_file -verilog "ipcore_dir/TRG_TX_BUF_BYPASS/example_design/frame_gen.v"
add_file -verilog "ipcore_dir/trg_tx_buf_bypass.v"
add_file -verilog "ipcore_dir/TRG_TX_BUF_BYPASS/example_design/trg_tx_buf_bypass_top.v"
add_file -xilinx "ipcore_dir/ch_fifo_ecc.ngc"
add_file -xilinx "ipcore_dir/l1a_smp_fifo.ngc"
add_file -xilinx "ipcore_dir/l1a_buf.ngc"
add_file -xilinx "ipcore_dir/ring_buf.ngc"
add_file -xilinx "ipcore_dir/ring_l1a_buf.ngc"
add_file -xilinx "ipcore_dir/evt_buf.ngc"
add_file -xilinx "ipcore_dir/fifo1_la.ngc"
add_file -xilinx "ipcore_dir/CSP_rngbuf_cntrl.ngc"
add_file -xilinx "ipcore_dir/ring_buf_la.ngc"
add_file -xilinx "ipcore_dir/eth_fifo_la.ngc"
add_file -xilinx "ipcore_dir/chnlnk_fifo_la.ngc"
add_file -xilinx "ipcore_dir/xfer2ring_la.ngc"
add_file -verilog "ipcore_dir/cmp_dyn_phs_mmcm.v"
add_file -xilinx "ipcore_dir/pipeline_ecc.ngc"
add_file -xilinx "ipcore_dir/CSP_chan_link_cntrl.ngc"
add_file -xilinx "ipcore_dir/al_Buckeye_load_FIFO.ngc"
add_file -xilinx "ipcore_dir/BPI_FIFO.ngc"
add_file -xilinx "ipcore_dir/CSP_rngbuf_daq.ngc"
add_file -xilinx "ipcore_dir/auto_load_vio.ngc"
add_file -xilinx "ipcore_dir/auto_load_la.ngc"
add_file -xilinx "ipcore_dir/CSP_auto_load_cntrl.ngc"
add_file -verilog "source/TMB/lfsr_R24.v"
add_file -verilog "source/fizzim/comp_thresh_load_FSM_TMR.v"
add_file -verilog "source/fizzim/comp_thresh_load_FSM.v"
add_file -verilog "source/fizzim/bky_load_FSM_TMR.v"
add_file -verilog "source/fizzim/bky_load_FSM.v"
add_file -verilog "source/DAQ/daq_gtx_dual_rate_custom_gtx.v"
add_file -verilog "ipcore_dir/al_Buckeye_load_FIFO.v"
add_file -verilog "source/TMB/PRBS_tx.v"
add_file -verilog "source/SEM/sem_core_sem_mon_fifo_TMR.v"
add_file -verilog "source/SEM/sem_core_sem_mon_fifo.v"
add_file -verilog "source/JTAG/usr_wr_reg.v"
add_file -verilog "source/JTAG/user_cap_reg.v"
add_file -verilog "source/JTAG/instr_dcd.v"
add_file -verilog "source/JTAG/bky_shift.v"
add_file -verilog "source/JTAG/al_cdac.v"
add_file -verilog "source/JTAG/al_buckeye_load.v"
add_file -verilog "source/fizzim/tx_sync_FSM_TMR.v"
add_file -verilog "source/fizzim/tx_sync_FSM.v"
add_file -verilog "source/fizzim/Trg_Clock_Strt_FSM_TMR.v"
add_file -verilog "source/fizzim/Trg_Clock_Strt_FSM.v"
add_file -verilog "source/fizzim/transfer_samples_FSM_TMR_Err_Det.v"
add_file -verilog "source/fizzim/transfer_samples_FSM_TMR.v"
add_file -verilog "source/fizzim/transfer_samples_FSM.v"
add_file -verilog "source/fizzim/Startup_display_FSM_TMR.v"
add_file -verilog "source/fizzim/Startup_display_FSM.v"
add_file -verilog "source/fizzim/Sample_Proc_FSM_TMR_Err_Det.v"
add_file -verilog "source/fizzim/Sample_Proc_FSM_TMR.v"
add_file -verilog "source/fizzim/Sample_Proc_FSM.v"
add_file -verilog "source/fizzim/Ring_Trans_FSM_TMR_Err_Det.v"
add_file -verilog "source/fizzim/Ring_Trans_FSM_TMR.v"
add_file -verilog "source/fizzim/Ring_Trans_FSM.v"
add_file -verilog "source/fizzim/Pow_on_Rst_FSM_TMR.v"
add_file -verilog "source/fizzim/Pow_on_Rst_FSM.v"
add_file -verilog "source/fizzim/Pipe_Start_FSM_TMR.v"
add_file -verilog "source/fizzim/Pipe_Start_FSM.v"
add_file -verilog "source/fizzim/op_link_rst_FSM_TMR.v"
add_file -verilog "source/fizzim/op_link_rst_FSM.v"
add_file -verilog "source/fizzim/Frame_Proc_FSM_TMR_Err_Det.v"
add_file -verilog "source/fizzim/Frame_Proc_FSM_TMR.v"
add_file -verilog "source/fizzim/Frame_Proc_FSM.v"
add_file -verilog "source/fizzim/FIFO_Rst_FSM_TMR.v"
add_file -verilog "source/fizzim/FIFO_Rst_FSM.v"
add_file -verilog "source/fizzim/fifo_load_FSM_TMR_Err_Det.v"
add_file -verilog "source/fizzim/fifo_load_FSM_TMR.v"
add_file -verilog "source/fizzim/fifo_load_FSM.v"
add_file -verilog "source/fizzim/dyn_phase_shift_FSM_TMR_Err_Det.v"
add_file -verilog "ipcore_dir/adc_frame_clk.v"
add_file -verilog "source/fizzim/dyn_phase_shift_FSM_TMR.v"
add_file -verilog "source/fizzim/dyn_phase_shift_FSM.v"
add_file -verilog "ipcore_dir/trg_mmcm.v"
add_file -verilog "source/fizzim/DSR_align_FSM_TMR.v"
add_file -verilog "source/fizzim/DSR_align_FSM.v"
add_file -verilog "source/fizzim/DAQ_Rate_Sel_FSM_TMR.v"
add_file -verilog "source/fizzim/DAQ_Rate_Sel_FSM.v"
add_file -verilog "source/fizzim/ChnLnk_Frame_FSM_TMR.v"
add_file -verilog "source/fizzim/ChnLnk_Frame_FSM.v"
add_file -verilog "source/fizzim/BPI_sequencer_FSM_TMR.v"
add_file -verilog "source/fizzim/BPI_sequencer_FSM.v"
add_file -verilog "source/fizzim/BPI_intrf_FSM_TMR.v"
add_file -verilog "source/fizzim/BPI_intrf_FSM.v"
add_file -verilog "source/fizzim/BPI_ctrl_FSM_TMR.v"
add_file -verilog "source/fizzim/BPI_ctrl_FSM.v"
add_file -verilog "source/fizzim/BPI_cmd_parser_FSM_TMR.v"
add_file -verilog "source/fizzim/BPI_cmd_parser_FSM.v"
add_file -verilog "source/fizzim/auto_load_FSM_TMR.v"
add_file -verilog "source/fizzim/auto_load_FSM.v"
add_file -verilog "source/fizzim/ADC_Init_FSM_TMR.v"
add_file -verilog "source/fizzim/ADC_Init_FSM.v"
add_file -verilog "source/fizzim/ADC_Config_FSM_TMR.v"
add_file -verilog "source/fizzim/ADC_Config_FSM.v"
add_file -verilog "source/DAQ/daq_gtx_dual_rate_custom.v"
add_file -verilog "source/DAQ/crc_gen_tmr.v"
add_file -verilog "source/DAQ/crc_gen.v"
add_file -verilog "source/CLK/daq_mmcm_custom.v"
add_file -verilog "source/CLK/clk_div_reset.v"
add_file -verilog "source/ADC/deserializer.v"
add_file -verilog "ipcore_dir/xfer2ring_la.v"
add_file -verilog "ipcore_dir/sem_vio.v"
add_file -verilog "ipcore_dir/sem_la.v"
add_file -verilog "ipcore_dir/sem_core.v"
add_file -verilog "ipcore_dir/ring_l1a_buf.v"
add_file -verilog "ipcore_dir/ring_buf_la.v"
add_file -verilog "ipcore_dir/ring_buf.v"
add_file -verilog "ipcore_dir/pipe_vio_out.v"
add_file -verilog "ipcore_dir/pipe_vio_in.v"
add_file -verilog "ipcore_dir/pipe_la.v"
add_file -verilog "ipcore_dir/pipeline_ecc.v"
add_file -verilog "ipcore_dir/l1a_smp_fifo.v"
add_file -verilog "ipcore_dir/l1a_buf.v"
add_file -verilog "ipcore_dir/fifo1_la.v"
add_file -verilog "ipcore_dir/evt_buf.v"
add_file -verilog "ipcore_dir/eth_fifo_la.v"
add_file -verilog "ipcore_dir/deser_vio.v"
add_file -verilog "ipcore_dir/deser_la.v"
add_file -verilog "ipcore_dir/daq_tx_vio.v"
add_file -verilog "ipcore_dir/daq_tx_la.v"
add_file -verilog "ipcore_dir/ch_fifo_ecc.v"
add_file -verilog "ipcore_dir/chnlnk_fifo_la.v"
add_file -verilog "ipcore_dir/bpi_vio.v"
add_file -verilog "ipcore_dir/bpi_la.v"
add_file -verilog "ipcore_dir/BPI_FIFO.v"
add_file -verilog "ipcore_dir/auto_load_vio.v"
add_file -verilog "ipcore_dir/auto_load_la.v"
add_file -verilog "source/trigger.v"
add_file -verilog "source/TMB/tmb_fiber_out.v"
add_file -verilog "source/TMB/comparator_io.v"
add_file -verilog "source/test_points.v"
add_file -verilog "source/spi_port.v"
add_file -verilog "source/SEM/SEM_module.v"
add_file -verilog "source/RESET/reset_manager.v"
add_file -verilog "source/JTAG/jtag_access.v"
add_file -verilog "source/DAQ/xfer2ringbuf.v"
add_file -verilog "source/DAQ/ringbuf.v"
add_file -verilog "source/DAQ/pipeline_gen_csp.v"
add_file -verilog "source/DAQ/fifo16ch_wide.v"
add_file -verilog "source/DAQ/eth_fifo.v"
add_file -verilog "source/DAQ/daq_optical_out.v"
add_file -verilog "source/DAQ/channel_link_out.v"
add_file -verilog "source/DAQ/chanlink_fifo.v"
add_file -verilog "source/CLK/Clock_sources.v"
add_file -verilog "source/calib_intf.v"
add_file -verilog "source/buckeye_interface.v"
add_file -verilog "source/BPI/bpi_interface.v"
add_file -verilog "source/BPI/BPI_ctrl.v"
add_file -verilog "source/BPI/auto_load_const.v"
add_file -verilog "source/ADC/adc_data_input_gen_csp.v"
add_file -verilog "source/ADC/adc_control_out.v"
add_file -verilog "source/ADC/adc_config.v"
add_file -verilog "ipcore_dir/sysmon.v"
add_file -verilog "ipcore_dir/CSP_sem_cntrl.v"
add_file -verilog "ipcore_dir/CSP_rngbuf_daq.v"
add_file -verilog "ipcore_dir/CSP_rngbuf_cntrl.v"
add_file -verilog "ipcore_dir/CSP_pipe_cntrl.v"
add_file -verilog "ipcore_dir/CSP_deser_cntrl.v"
add_file -verilog "ipcore_dir/CSP_daq_cntrl.v"
add_file -verilog "ipcore_dir/CSP_comp_daq_cntrl.v"
add_file -verilog "ipcore_dir/CSP_comp_cntrl.v"
add_file -verilog "ipcore_dir/CSP_chan_link_cntrl.v"
add_file -verilog "ipcore_dir/CSP_auto_load_cntrl.v"
add_file -verilog "ipcore_dir/cmp_tx_vio.v"
add_file -verilog "ipcore_dir/cmp_tx_la.v"
add_file -verilog "ipcore_dir/adc_mem_vio.v"
add_file -verilog "ipcore_dir/adc_cnfg_mem_la.v"
add_file -verilog "source/dcfeb3a.v"
add_file -verilog "ipcore_dir/TRG_TX_BUF_BYPASS/example_design/frame_check.v"
add_file -constraint "F:/DCFEB/firmware/ISE_14.7/dcfeb3a/dcfeb3a.sdc"



#implementation: "dcfeb3a"
impl -add dcfeb3a -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 4
set_option -num_startend_points 4
set_option -include_path {F:/DCFEB/firmware/ISE_14.7/dcfeb3a;F:/DCFEB/firmware/ISE_14.7/dcfeb3a/source;F:/DCFEB/firmware/ISE_14.7/dcfeb3a/source/ADC;F:/DCFEB/firmware/ISE_14.7/dcfeb3a/source/BPI;F:/DCFEB/firmware/ISE_14.7/dcfeb3a/source/CLK}

#device options
set_option -technology VIRTEX6
set_option -part XC6VLX130T
set_option -package ff1156
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 1
set_option -top_module "dcfeb3a"

# hdl_compiler_options
set_option -distributed_compile 1

# mapper_without_write_options
set_option -frequency 40.0
set_option -default_enum_encoding sequential
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# xilinx_options
set_option -rw_check_on_ram 1
set_option -optimize_ngc 1

# Xilinx Virtex2
set_option -run_prop_extract 1
set_option -maxfan 40
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -update_models_cp 0
set_option -retiming 1
set_option -no_sequential_opt 0
set_option -fix_gated_and_generated_clocks 1

# Xilinx Virtex6
set_option -enable_prepacking 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 1
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./dcfeb3a.edn"

#design plan options
impl -active "dcfeb3a"
