Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 14 11:07:52 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (138)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (138)
--------------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.115        0.000                      0                 2705        0.096        0.000                      0                 2705        4.020        0.000                       0                  1843  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.115        0.000                      0                 2705        0.096        0.000                      0                 2705        4.020        0.000                       0                  1843  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 3.859ns (43.539%)  route 5.004ns (56.461%))
  Logic Levels:           22  (CARRY4=16 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.836 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.836    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[61]
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[61]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  1.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_10ns_55_68_seq_1_U4/fn1_udiv_64ns_10ns_55_68_seq_1_div_U/dividend0_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[57]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/udiv_64ns_10ns_55_68_seq_1_U4/fn1_udiv_64ns_10ns_55_68_seq_1_div_U/dividend0_reg[63]_0[57]
    SLICE_X38Y81         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_10ns_55_68_seq_1_U4/fn1_udiv_64ns_10ns_55_68_seq_1_div_U/dividend0_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_10ns_55_68_seq_1_U4/fn1_udiv_64ns_10ns_55_68_seq_1_div_U/ap_clk
    SLICE_X38Y81         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_10ns_55_68_seq_1_U4/fn1_udiv_64ns_10ns_55_68_seq_1_div_U/dividend0_reg[57]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/udiv_64ns_10ns_55_68_seq_1_U4/fn1_udiv_64ns_10ns_55_68_seq_1_div_U/dividend0_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y29   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U1/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y67  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U1/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y67  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U1/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK



