Bedrij, O. J.1962. Carry-Select adder.IRE Trans. Electron Comput. 3, 340--346.
R. P. Brent , H. T. Kung, A Regular Layout for Parallel Adders, IEEE Transactions on Computers, v.31 n.3, p.260-264, March 1982[doi>10.1109/TC.1982.1675982]
Das, S. and Khatri, S. P.2007. Generation of the optimal bit-width topology of the fast hybrid adder in a parallel multiplier. InProceedings of the 11th International Conference on IC Design and Technology (ICICDTâ€™07). IEEE, Los Alamitos, CA, 1--6.
Giorgos Dimitrakopoulos , Dimitris Nikolos, High-Speed Parallel-Prefix VLSI Ling Adders, IEEE Transactions on Computers, v.54 n.2, p.225-231, February 2005[doi>10.1109/TC.2005.26]
Han, T. and Carlson, D.1987. Fast area-efficient vlsi adders. InProceedings of 8th IEEE Symposium on Computer Arithmetic. 49--56.
Vitit Kantabutra, A Recursive Carry-Lookahead/Carry-Select Hybrid Adder, IEEE Transactions on Computers, v.42 n.12, p.1495-1499, December 1993[doi>10.1109/12.260639]
Taewhan Kim , W. Jao , S. Tjiang, Circuit optimization using carry-save-adder cells, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.10, p.974-984, November 2006[doi>10.1109/43.728918]
S. Knowles, A Family of Adders, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, p.30, April 14-16, 1999
Peter M. Kogge , Harold S. Stone, A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations, IEEE Transactions on Computers, v.22 n.8, p.786-793, August 1973[doi>10.1109/TC.1973.5009159]
Israel Koren, Computer Arithmetic Algorithms, A. K. Peters, Ltd., Natick, MA, 2001
Richard E. Ladner , Michael J. Fischer, Parallel Prefix Computation, Journal of the ACM (JACM), v.27 n.4, p.831-838, Oct. 1980[doi>10.1145/322217.322232]
Jeong-Gun Lee , Jeong-A Lee , Byeong-Seok Lee , Milos D. Ercegovac, A Design Method for Heterogeneous Adders, Proceedings of the 3rd international conference on Embedded Software and Systems, May 14-16, 2007, Daegu, Korea[doi>10.1007/978-3-540-72685-2_12]
Huey Ling, High-speed binary adder, IBM Journal of Research and Development, v.25 n.2-3, p.156-166, March 1981[doi>10.1147/rd.252.0156]
Thomas Lynch , Earl E. Swartzlander, Jr., A Spanning Tree Carry Lookahead Adder, IEEE Transactions on Computers, v.41 n.8, p.931-939, August 1992[doi>10.1109/12.156535]
Mathew, S., Anders, M., Krishnamurthy, R., and Borkar, S.2002. A 4 ghz 130 nm address generation unit with 32-bit sparse-tree adder core. InProceedings of the Symposium on VLSI Circuits Digest of Technical Papers. 126--127.
Vojin G. Oklobdzija , David Villeger, Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.292-301, June 1995[doi>10.1109/92.386228]
Vojin G. Oklobdzija , David Villeger , Simon S. Liu, A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach, IEEE Transactions on Computers, v.45 n.3, p.294-306, March 1996[doi>10.1109/12.485568]
Behrooz Parhami, Computer arithmetic: algorithms and hardware designs, Oxford University Press, Oxford, 1999
Paul F. Stelling , Vojin G. Oklobdzija, Implementing Multiply-Accumulate Operation in Multiplication Time, Proceedings of the 13th Symposium on Computer Arithmetic (ARITH '97), p.99, March 06-09, 1997
Paul F. Stelling , Charles U. Martel , Vojin G. Oklobdzija , R. Ravi, Optimal Circuits for Parallel Multipliers, IEEE Transactions on Computers, v.47 n.3, p.273-285, March 1998[doi>10.1109/12.660163]
Paul F. Stelling , Vojin G. Oklobdzija, Design strategies for optimal hybrid final adders in a parallel multiplier, Journal of VLSI Signal Processing Systems, v.14 n.3, p.321-331, Dec. 1996[doi>10.1007/BF00929625]
SYNOPSYS.2010. Synopsys timing constraints and optimization user guide. http://www.synopsys.com.
Junhyung Um , Taewhan Kim, An Optimal Allocation of Carry-Save-Adders in Arithmetic Circuits, IEEE Transactions on Computers, v.50 n.3, p.215-233, March 2001[doi>10.1109/12.910813]
Wang, Y., Pai, C., and Song, X.2002. The design of hybrid carry lookahead - Carry select sdders.IEEE Trans. Circ. Syst. 49, 1, 16--24.
Zeydel, B., Baran, D., and Oklobdzija, V.2010. Energy-Efficient design methodologies: High-Performance vlsi adders.IEEE J. Solid-State Circ. 45, 6, 1220--1233.
Zimmermann, R.1996. Non-heuristic optimization and synthesis of parallel-prefix adders. InProceedings of International Workshop on Logic and Architecture Synthesis. 123--132.
Zimmermann, R. and Tran, D.2003. Optimized synthesis of sum-of-products. InProceedings of 37th Asilomar Conference on Signals, Systems, and Computers. 9--12.
Zlatanovic, R., Kao, S., and Nikolic, B.2009. Energy-Delay optimization of 64-bit carry-lookahead adders with a 240ps 90nm cmos design example.IEEE J. Solid-State Circ. 44, 2, 569--583.
