{"vcs1":{"timestamp_begin":1747920667.790101616, "rt":12.03, "ut":12.10, "st":0.67}}
{"vcselab":{"timestamp_begin":1747920679.902906712, "rt":0.35, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1747920680.317390910, "rt":0.44, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747920667.139606789}
{"VCS_COMP_START_TIME": 1747920667.139606789}
{"VCS_COMP_END_TIME": 1747920680.902220736}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 615232}}
{"vcselab": {"peak_mem": 183892}}
