{"Source Block": ["hdl/library/axi_dmac/request_arb.v@219:229@HdlIdDef", "wire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire [1:0] dest_response_resp;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@217:227", "wire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@215:225", "wire req_gen_valid;\nwire req_gen_ready;\nwire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n"], ["hdl/library/axi_dmac/request_arb.v@220:230", "wire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n"], ["hdl/library/axi_dmac/request_arb.v@214:224", "\nwire req_gen_valid;\nwire req_gen_ready;\nwire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\n"], ["hdl/library/axi_dmac/request_arb.v@222:232", "wire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_response_data_burst_length;\nwire dest_response_partial;\n"], ["hdl/library/axi_dmac/request_arb.v@218:228", "wire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@223:233", "wire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_response_data_burst_length;\nwire dest_response_partial;\n\n"]], "Diff Content": {"Delete": [[224, "wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\n"]], "Add": []}}