{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462138782048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462138782048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:39:41 2016 " "Processing started: Sun May 01 14:39:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462138782048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462138782048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462138782048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1462138782491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../../alu_gate/shared_modules/mux_2to1.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexEncoder.v(36) " "Verilog HDL warning at HexEncoder.v(36): extended using \"x\" or \"z\"" {  } { { "../../Hex_Encoder/HexEncoder.v" "" { Text "C:/EE469/EE469/Lab3/verilog/Hex_Encoder/HexEncoder.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462138782548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/hex_encoder/hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/hex_encoder/hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexEncoder " "Found entity 1: HexEncoder" {  } { { "../../Hex_Encoder/HexEncoder.v" "" { Text "C:/EE469/EE469/Lab3/verilog/Hex_Encoder/HexEncoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_gate " "Found entity 1: subtract_gate" {  } { { "../../alu_gate/subtract_gate/subtract_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_complement " "Found entity 1: one_complement" {  } { { "../../alu_gate/subtract_gate/one_complement.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/subtract_gate/one_complement.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "valid_less_than VALID_LESS_THAN slt_gate.v(22) " "Verilog HDL Declaration information at slt_gate.v(22): object \"valid_less_than\" differs only in case from object \"VALID_LESS_THAN\" in the same scope" {  } { { "../../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462138782556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt_gate " "Found entity 1: slt_gate" {  } { { "../../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_gate " "Found entity 1: sll_gate" {  } { { "../../alu_gate/sll_gate/sll_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/sll_gate/sll_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../alu_gate/adder_gate/full_adder_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_gate " "Found entity 1: adder_gate" {  } { { "../../alu_gate/adder_gate/adder_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_32_Data " "Found entity 1: AND_32_Data" {  } { { "../and_dataflow/AND_32_Data.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/and_dataflow/AND_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_32_Data " "Found entity 1: OR_32_Data" {  } { { "../or_dataflow/OR_32_Data.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/or_dataflow/OR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_32_Data " "Found entity 1: XOR_32_Data" {  } { { "../xor_dataflow/XOR_32_Data.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/xor_dataflow/XOR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dataflow " "Found entity 1: alu_dataflow" {  } { { "../alu_dataflow.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462138782577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462138782578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462138782578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462138782578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462138782578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dataflow_de1soc_test.v 2 2 " "Found 2 design units, including 2 entities, in source file alu_dataflow_de1soc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dataflow_de1soc_test " "Found entity 1: alu_dataflow_de1soc_test" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782578 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138782578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138782578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_dataflow_de1soc_test " "Elaborating entity \"alu_dataflow_de1soc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462138782856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digitDisplayed alu_dataflow_de1soc_test.v(46) " "Verilog HDL or VHDL warning at alu_dataflow_de1soc_test.v(46): object \"digitDisplayed\" assigned a value but never read" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462138782857 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] alu_dataflow_de1soc_test.v(13) " "Output port \"LEDR\[3\]\" at alu_dataflow_de1soc_test.v(13) has no driver" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462138782857 "|alu_dataflow_de1soc_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "alu_dataflow_de1soc_test.v" "clock_divider" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dataflow alu_dataflow:alu " "Elaborating entity \"alu_dataflow\" for hierarchy \"alu_dataflow:alu\"" {  } { { "alu_dataflow_de1soc_test.v" "alu" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_gate alu_dataflow:alu\|adder_gate:adder_module " "Elaborating entity \"adder_gate\" for hierarchy \"alu_dataflow:alu\|adder_gate:adder_module\"" {  } { { "../alu_dataflow.v" "adder_module" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu_dataflow:alu\|adder_gate:adder_module\|full_adder:bit0_summation " "Elaborating entity \"full_adder\" for hierarchy \"alu_dataflow:alu\|adder_gate:adder_module\|full_adder:bit0_summation\"" {  } { { "../../alu_gate/adder_gate/adder_gate.v" "bit0_summation" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract_gate alu_dataflow:alu\|subtract_gate:subtract_module " "Elaborating entity \"subtract_gate\" for hierarchy \"alu_dataflow:alu\|subtract_gate:subtract_module\"" {  } { { "../alu_dataflow.v" "subtract_module" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_complement alu_dataflow:alu\|subtract_gate:subtract_module\|one_complement:negate_value " "Elaborating entity \"one_complement\" for hierarchy \"alu_dataflow:alu\|subtract_gate:subtract_module\|one_complement:negate_value\"" {  } { { "../../alu_gate/subtract_gate/subtract_gate.v" "negate_value" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_32_Data alu_dataflow:alu\|AND_32_Data:and_module " "Elaborating entity \"AND_32_Data\" for hierarchy \"alu_dataflow:alu\|AND_32_Data:and_module\"" {  } { { "../alu_dataflow.v" "and_module" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_32_Data alu_dataflow:alu\|OR_32_Data:or_module " "Elaborating entity \"OR_32_Data\" for hierarchy \"alu_dataflow:alu\|OR_32_Data:or_module\"" {  } { { "../alu_dataflow.v" "or_module" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_32_Data alu_dataflow:alu\|XOR_32_Data:xor_module " "Elaborating entity \"XOR_32_Data\" for hierarchy \"alu_dataflow:alu\|XOR_32_Data:xor_module\"" {  } { { "../alu_dataflow.v" "xor_module" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_gate alu_dataflow:alu\|slt_gate:slt_module " "Elaborating entity \"slt_gate\" for hierarchy \"alu_dataflow:alu\|slt_gate:slt_module\"" {  } { { "../alu_dataflow.v" "slt_module" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_gate alu_dataflow:alu\|sll_gate:sll_module " "Elaborating entity \"sll_gate\" for hierarchy \"alu_dataflow:alu\|sll_gate:sll_module\"" {  } { { "../alu_dataflow.v" "sll_module" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 alu_dataflow:alu\|sll_gate:sll_module\|mux_2to1:FILTER_SHIFT\[0\].filter_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"alu_dataflow:alu\|sll_gate:sll_module\|mux_2to1:FILTER_SHIFT\[0\].filter_mux\"" {  } { { "../../alu_gate/sll_gate/sll_gate.v" "FILTER_SHIFT\[0\].filter_mux" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/sll_gate/sll_gate.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138782914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexEncoder HexEncoder:hex5 " "Elaborating entity \"HexEncoder\" for hierarchy \"HexEncoder:hex5\"" {  } { { "alu_dataflow_de1soc_test.v" "hex5" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462138783019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u484.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u484.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u484 " "Found entity 1: altsyncram_u484" {  } { { "db/altsyncram_u484.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/altsyncram_u484.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138784339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138784339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138784538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138784538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138784600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138784600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138784702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138784702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138784753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138784753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138784821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138784821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138784905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138784905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138784949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138784949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138785012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138785012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462138785057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462138785057 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462138785156 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462138787583 "|alu_dataflow_de1soc_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462138787583 "|alu_dataflow_de1soc_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462138787583 "|alu_dataflow_de1soc_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462138787583 "|alu_dataflow_de1soc_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462138787583 "|alu_dataflow_de1soc_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462138787583 "|alu_dataflow_de1soc_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462138787583 "|alu_dataflow_de1soc_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462138787583 "|alu_dataflow_de1soc_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462138787583 "|alu_dataflow_de1soc_test|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462138787583 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462138787685 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462138788253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462138788699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462138789241 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.map.smsg " "Generated suppressed messages file C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462138789502 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 173 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 173 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1462138789987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462138790035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462138790035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1793 " "Implemented 1793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462138790279 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462138790279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1651 " "Implemented 1651 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462138790279 ""} { "Info" "ICUT_CUT_TM_RAMS" "70 " "Implemented 70 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1462138790279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462138790279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462138790320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:39:50 2016 " "Processing ended: Sun May 01 14:39:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462138790320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462138790320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462138790320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462138790320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462138792346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462138792346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:39:52 2016 " "Processing started: Sun May 01 14:39:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462138792346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1462138792346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu_dataflow_test -c alu_dataflow_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu_dataflow_test -c alu_dataflow_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1462138792347 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1462138792423 ""}
{ "Info" "0" "" "Project  = alu_dataflow_test" {  } {  } 0 0 "Project  = alu_dataflow_test" 0 0 "Fitter" 0 0 1462138792423 ""}
{ "Info" "0" "" "Revision = alu_dataflow_test" {  } {  } 0 0 "Revision = alu_dataflow_test" 0 0 "Fitter" 0 0 1462138792424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1462138792696 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_dataflow_test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"alu_dataflow_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462138792714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462138792773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462138792773 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462138793472 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462138793497 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462138793584 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1462138793615 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1462138800070 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 86 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 86 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1462138800258 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1462138800258 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462138800453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462138800466 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462138800469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462138800478 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462138800483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462138800483 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462138800485 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801600 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801600 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801600 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1462138801600 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1462138801600 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_dataflow_test.sdc " "Reading SDC File: 'alu_dataflow_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462138801611 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 10 CLOCK2_50 port " "Ignored filter at alu_dataflow_test.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801613 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 11 CLOCK3_50 port " "Ignored filter at alu_dataflow_test.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801613 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 12 CLOCK4_50 port " "Ignored filter at alu_dataflow_test.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801613 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 14 TD_CLK27 port " "Ignored filter at alu_dataflow_test.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801613 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 15 DRAM_CLK port " "Ignored filter at alu_dataflow_test.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801614 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 20 VGA_CLK port " "Ignored filter at alu_dataflow_test.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801614 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1462138801614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 53 DRAM_DQ* port " "Ignored filter at alu_dataflow_test.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 53 clk_dram clock " "Ignored filter at alu_dataflow_test.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801615 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(53): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801615 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(54): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801615 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 56 TD_DATA* port " "Ignored filter at alu_dataflow_test.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801615 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 56 tv_27m clock " "Ignored filter at alu_dataflow_test.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801615 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(56): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801616 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(57): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 58 TD_HS port " "Ignored filter at alu_dataflow_test.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801616 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(58): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801616 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(59): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 60 TD_VS port " "Ignored filter at alu_dataflow_test.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801616 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(60): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801617 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(61): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801617 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(68): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801617 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(69): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 70 DRAM_ADDR* port " "Ignored filter at alu_dataflow_test.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801617 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(70): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801618 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(71): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 72 DRAM_*DQM port " "Ignored filter at alu_dataflow_test.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801618 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(72): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801618 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(73): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 74 DRAM_BA* port " "Ignored filter at alu_dataflow_test.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801618 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(74): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801619 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(75): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 76 DRAM_RAS_N port " "Ignored filter at alu_dataflow_test.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801619 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(76): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801619 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(77): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 78 DRAM_CAS_N port " "Ignored filter at alu_dataflow_test.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801619 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(78): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801620 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(79): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 80 DRAM_WE_N port " "Ignored filter at alu_dataflow_test.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801620 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(80): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801620 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(81): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 82 DRAM_CKE port " "Ignored filter at alu_dataflow_test.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801621 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(82): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801621 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(83): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 84 DRAM_CS_N port " "Ignored filter at alu_dataflow_test.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801621 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(84): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801621 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(85): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 87 VGA_R* port " "Ignored filter at alu_dataflow_test.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 87 clk_vga clock " "Ignored filter at alu_dataflow_test.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801622 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(87): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801622 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(88): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 89 VGA_G* port " "Ignored filter at alu_dataflow_test.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801622 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(89): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801622 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(90): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 91 VGA_B* port " "Ignored filter at alu_dataflow_test.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801623 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(91): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801623 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(92): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 93 VGA_BLANK port " "Ignored filter at alu_dataflow_test.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462138801623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801623 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(93): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801624 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(94): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462138801624 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[23\] " "Node: div_clock:clock_divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test div_clock:clock_divider\|div_clks\[23\] " "Register test is being clocked by div_clock:clock_divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1462138801628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1462138801628 "|alu_dataflow_de1soc_test|div_clock:clock_divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1462138801642 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1462138801646 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801646 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801646 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801646 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1462138801646 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1462138801646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462138801737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1462138801740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462138801740 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1462138801924 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1462138801924 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462138801931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462138808364 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1462138808939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462138819044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462138828472 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462138830411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462138830411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462138832401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 11 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1462138839931 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462138839931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462138842612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1462138842613 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462138842613 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.60 " "Total time spent on timing analysis during the Fitter is 2.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1462138845264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462138845454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462138846916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462138847033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462138848457 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462138855696 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1462138856026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.fit.smsg " "Generated suppressed messages file C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462138856307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 295 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 295 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3202 " "Peak virtual memory: 3202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462138857592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:40:57 2016 " "Processing ended: Sun May 01 14:40:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462138857592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462138857592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462138857592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462138857592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1462138859588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462138859588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:40:59 2016 " "Processing started: Sun May 01 14:40:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462138859588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1462138859588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu_dataflow_test -c alu_dataflow_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu_dataflow_test -c alu_dataflow_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1462138859588 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1462138867045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462138870064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:41:10 2016 " "Processing ended: Sun May 01 14:41:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462138870064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462138870064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462138870064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1462138870064 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1462138870696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1462138872100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462138872100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:41:11 2016 " "Processing started: Sun May 01 14:41:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462138872100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462138872100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_dataflow_test -c alu_dataflow_test " "Command: quartus_sta alu_dataflow_test -c alu_dataflow_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462138872100 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1462138872172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1462138872911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1462138872964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1462138872964 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1462138874447 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1462138874447 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_dataflow_test.sdc " "Reading SDC File: 'alu_dataflow_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1462138874459 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 10 CLOCK2_50 port " "Ignored filter at alu_dataflow_test.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 11 CLOCK3_50 port " "Ignored filter at alu_dataflow_test.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 12 CLOCK4_50 port " "Ignored filter at alu_dataflow_test.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 14 TD_CLK27 port " "Ignored filter at alu_dataflow_test.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 15 DRAM_CLK port " "Ignored filter at alu_dataflow_test.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874462 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 20 VGA_CLK port " "Ignored filter at alu_dataflow_test.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_dataflow_test.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at alu_dataflow_test.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874462 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874462 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1462138874462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 53 DRAM_DQ* port " "Ignored filter at alu_dataflow_test.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 53 clk_dram clock " "Ignored filter at alu_dataflow_test.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(53): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(54): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 56 TD_DATA* port " "Ignored filter at alu_dataflow_test.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 56 tv_27m clock " "Ignored filter at alu_dataflow_test.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(56): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(57): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 58 TD_HS port " "Ignored filter at alu_dataflow_test.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(58): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(59): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 60 TD_VS port " "Ignored filter at alu_dataflow_test.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(60): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_dataflow_test.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_dataflow_test.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at alu_dataflow_test.sdc(61): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(68): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(69): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 70 DRAM_ADDR* port " "Ignored filter at alu_dataflow_test.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(70): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(71): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 72 DRAM_*DQM port " "Ignored filter at alu_dataflow_test.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(72): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(73): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 74 DRAM_BA* port " "Ignored filter at alu_dataflow_test.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(74): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(75): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 76 DRAM_RAS_N port " "Ignored filter at alu_dataflow_test.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(76): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(77): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 78 DRAM_CAS_N port " "Ignored filter at alu_dataflow_test.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(78): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(79): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 80 DRAM_WE_N port " "Ignored filter at alu_dataflow_test.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(80): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(81): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 82 DRAM_CKE port " "Ignored filter at alu_dataflow_test.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(82): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(83): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 84 DRAM_CS_N port " "Ignored filter at alu_dataflow_test.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(84): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(85): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 87 VGA_R* port " "Ignored filter at alu_dataflow_test.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 87 clk_vga clock " "Ignored filter at alu_dataflow_test.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(87): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(88): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 89 VGA_G* port " "Ignored filter at alu_dataflow_test.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(89): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(90): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 91 VGA_B* port " "Ignored filter at alu_dataflow_test.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(91): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(92): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_dataflow_test.sdc 93 VGA_BLANK port " "Ignored filter at alu_dataflow_test.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(93): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_dataflow_test.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_dataflow_test.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at alu_dataflow_test.sdc(94): Argument -clock is not an object ID" {  } { { "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1462138874472 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[23\] " "Node: div_clock:clock_divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test div_clock:clock_divider\|div_clks\[23\] " "Register test is being clocked by div_clock:clock_divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1462138874479 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1462138874479 "|alu_dataflow_de1soc_test|div_clock:clock_divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875745 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1462138875749 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1462138875761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.852 " "Worst-case setup slack is 9.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.852               0.000 altera_reserved_tck  " "    9.852               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.525               0.000 CLOCK_50  " "   11.525               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138875804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 CLOCK_50  " "    0.361               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138875815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.311 " "Worst-case recovery slack is 15.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.311               0.000 altera_reserved_tck  " "   15.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138875821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.778 " "Worst-case removal slack is 0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 altera_reserved_tck  " "    0.778               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138875827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.005 " "Worst-case minimum pulse width slack is 9.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.005               0.000 CLOCK_50  " "    9.005               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.398               0.000 altera_reserved_tck  " "   15.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138875830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138875830 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1462138875884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1462138875937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1462138878134 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[23\] " "Node: div_clock:clock_divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test div_clock:clock_divider\|div_clks\[23\] " "Register test is being clocked by div_clock:clock_divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1462138878300 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1462138878300 "|alu_dataflow_de1soc_test|div_clock:clock_divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.197 " "Worst-case setup slack is 10.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.197               0.000 altera_reserved_tck  " "   10.197               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.651               0.000 CLOCK_50  " "   11.651               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138879623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLOCK_50  " "    0.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138879634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.411 " "Worst-case recovery slack is 15.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.411               0.000 altera_reserved_tck  " "   15.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138879640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.726 " "Worst-case removal slack is 0.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 altera_reserved_tck  " "    0.726               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138879646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.019 " "Worst-case minimum pulse width slack is 9.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.019               0.000 CLOCK_50  " "    9.019               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.382               0.000 altera_reserved_tck  " "   15.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138879650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138879650 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1462138879694 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1462138879895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1462138881982 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[23\] " "Node: div_clock:clock_divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test div_clock:clock_divider\|div_clks\[23\] " "Register test is being clocked by div_clock:clock_divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1462138882143 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1462138882143 "|alu_dataflow_de1soc_test|div_clock:clock_divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.578 " "Worst-case setup slack is 12.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.578               0.000 altera_reserved_tck  " "   12.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.846               0.000 CLOCK_50  " "   14.846               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138883400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 altera_reserved_tck  " "    0.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138883409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.147 " "Worst-case recovery slack is 16.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.147               0.000 altera_reserved_tck  " "   16.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138883415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.374 " "Worst-case removal slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 altera_reserved_tck  " "    0.374               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138883422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.030 " "Worst-case minimum pulse width slack is 9.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.030               0.000 CLOCK_50  " "    9.030               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.104               0.000 altera_reserved_tck  " "   15.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138883425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138883425 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1462138883466 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[23\] " "Node: div_clock:clock_divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test div_clock:clock_divider\|div_clks\[23\] " "Register test is being clocked by div_clock:clock_divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1462138884049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1462138884049 "|alu_dataflow_de1soc_test|div_clock:clock_divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.064 " "Worst-case setup slack is 13.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.064               0.000 altera_reserved_tck  " "   13.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.297               0.000 CLOCK_50  " "   15.297               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138885325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 altera_reserved_tck  " "    0.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLOCK_50  " "    0.170               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138885335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.220 " "Worst-case recovery slack is 16.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.220               0.000 altera_reserved_tck  " "   16.220               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138885344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.334 " "Worst-case removal slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 altera_reserved_tck  " "    0.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138885351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.055 " "Worst-case minimum pulse width slack is 9.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.055               0.000 CLOCK_50  " "    9.055               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.113               0.000 altera_reserved_tck  " "   15.113               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462138885355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462138885355 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462138887121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462138887121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1024 " "Peak virtual memory: 1024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462138887244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:41:27 2016 " "Processing ended: Sun May 01 14:41:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462138887244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462138887244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462138887244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462138887244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462138889261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462138889261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:41:29 2016 " "Processing started: Sun May 01 14:41:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462138889261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462138889261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_dataflow_test -c alu_dataflow_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_dataflow_test -c alu_dataflow_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462138889261 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1462138890283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_dataflow_test.vho C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/simulation/modelsim/ simulation " "Generated file alu_dataflow_test.vho in folder \"C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462138890694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462138890923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:41:30 2016 " "Processing ended: Sun May 01 14:41:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462138890923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462138890923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462138890923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462138890923 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 411 s " "Quartus II Full Compilation was successful. 0 errors, 411 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462138891616 ""}
