{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 16:32:35 2024 " "Info: Processing started: Wed Mar 20 16:32:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP_8 -c KP_8 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP_8 -c KP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|cl " "Warning: Node \"alu:inst12\|cl\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[7\] " "Warning: Node \"alu:inst12\|d_bus\[7\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[6\] " "Warning: Node \"alu:inst12\|d_bus\[6\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[5\] " "Warning: Node \"alu:inst12\|d_bus\[5\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[4\] " "Warning: Node \"alu:inst12\|d_bus\[4\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[3\] " "Warning: Node \"alu:inst12\|d_bus\[3\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[2\] " "Warning: Node \"alu:inst12\|d_bus\[2\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[1\] " "Warning: Node \"alu:inst12\|d_bus\[1\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[0\] " "Warning: Node \"alu:inst12\|d_bus\[0\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 72 336 360 88 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "35 " "Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0 " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~reg_ra0 register alu:inst12\|cl 30.12 MHz 33.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.12 MHz between source memory \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~reg_ra0\" and destination register \"alu:inst12\|cl\" (period= 33.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.400 ns + Longest memory register " "Info: + Longest memory to register delay is 21.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~reg_ra0 1 MEM EC14_A 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC14_A; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~reg_ra0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.200 ns) 3.200 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0 2 MEM EC14_A 1 " "Info: 2: + IC(0.000 ns) + CELL(3.200 ns) = 3.200 ns; Loc. = EC14_A; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.200 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\] 3 MEM EC14_A 20 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 4.200 ns; Loc. = EC14_A; Fanout = 20; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.100 ns) 6.100 ns blok_ron:inst2\|ron~1310 4 COMB LC8_A2 1 " "Info: 4: + IC(0.800 ns) + CELL(1.100 ns) = 6.100 ns; Loc. = LC8_A2; Fanout = 1; COMB Node = 'blok_ron:inst2\|ron~1310'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8] blok_ron:inst2|ron~1310 } "NODE_NAME" } } { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 7.200 ns blok_ron:inst2\|ron~1311 5 COMB LC4_A2 21 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 7.200 ns; Loc. = LC4_A2; Fanout = 21; COMB Node = 'blok_ron:inst2\|ron~1311'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { blok_ron:inst2|ron~1310 blok_ron:inst2|ron~1311 } "NODE_NAME" } } { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 8.400 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 6 COMB LC5_A1 2 " "Info: 6: + IC(0.400 ns) + CELL(0.800 ns) = 8.400 ns; Loc. = LC5_A1; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { blok_ron:inst2|ron~1311 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 9.300 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96 7 COMB LC4_A1 2 " "Info: 7: + IC(0.100 ns) + CELL(0.800 ns) = 9.300 ns; Loc. = LC4_A1; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 10.200 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90 8 COMB LC1_A1 2 " "Info: 8: + IC(0.100 ns) + CELL(0.800 ns) = 10.200 ns; Loc. = LC1_A1; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 11.600 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84 9 COMB LC7_C2 2 " "Info: 9: + IC(0.600 ns) + CELL(0.800 ns) = 11.600 ns; Loc. = LC7_C2; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 12.500 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78 10 COMB LC6_C2 2 " "Info: 10: + IC(0.100 ns) + CELL(0.800 ns) = 12.500 ns; Loc. = LC6_C2; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 13.400 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72 11 COMB LC3_C2 2 " "Info: 11: + IC(0.100 ns) + CELL(0.800 ns) = 13.400 ns; Loc. = LC3_C2; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 14.700 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66 12 COMB LC8_C3 2 " "Info: 12: + IC(0.500 ns) + CELL(0.800 ns) = 14.700 ns; Loc. = LC8_C3; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 15.600 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60 13 COMB LC7_C3 1 " "Info: 13: + IC(0.100 ns) + CELL(0.800 ns) = 15.600 ns; Loc. = LC7_C3; Fanout = 1; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 16.500 ns alu:inst12\|cl~1437 14 COMB LC5_C3 1 " "Info: 14: + IC(0.100 ns) + CELL(0.800 ns) = 16.500 ns; Loc. = LC5_C3; Fanout = 1; COMB Node = 'alu:inst12\|cl~1437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 alu:inst12|cl~1437 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.000 ns) 17.900 ns alu:inst12\|cl~1438 15 COMB LC3_C4 1 " "Info: 15: + IC(0.400 ns) + CELL(1.000 ns) = 17.900 ns; Loc. = LC3_C4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1438'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { alu:inst12|cl~1437 alu:inst12|cl~1438 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 19.100 ns alu:inst12\|cl~1441 16 COMB LC4_C4 1 " "Info: 16: + IC(0.100 ns) + CELL(1.100 ns) = 19.100 ns; Loc. = LC4_C4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst12|cl~1438 alu:inst12|cl~1441 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 20.300 ns alu:inst12\|cl~1443 17 COMB LC5_C4 1 " "Info: 17: + IC(0.100 ns) + CELL(1.100 ns) = 20.300 ns; Loc. = LC5_C4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst12|cl~1441 alu:inst12|cl~1443 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 21.400 ns alu:inst12\|cl 18 REG LC2_C4 1 " "Info: 18: + IC(0.100 ns) + CELL(1.000 ns) = 21.400 ns; Loc. = LC2_C4; Fanout = 1; REG Node = 'alu:inst12\|cl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|cl~1443 alu:inst12|cl } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.700 ns ( 82.71 % ) " "Info: Total cell delay = 17.700 ns ( 82.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 17.29 % ) " "Info: Total interconnect delay = 3.700 ns ( 17.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.400 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8] blok_ron:inst2|ron~1310 blok_ron:inst2|ron~1311 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 alu:inst12|cl~1437 alu:inst12|cl~1438 alu:inst12|cl~1441 alu:inst12|cl~1443 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.400 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8] {} blok_ron:inst2|ron~1310 {} blok_ron:inst2|ron~1311 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 {} alu:inst12|cl~1437 {} alu:inst12|cl~1438 {} alu:inst12|cl~1441 {} alu:inst12|cl~1443 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.000ns 0.800ns 0.100ns 0.400ns 0.100ns 0.100ns 0.600ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.400ns 0.100ns 0.100ns 0.100ns } { 0.000ns 3.200ns 1.000ns 1.100ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.000 ns - Smallest " "Info: - Smallest clock skew is 7.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 195 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 195; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 72 336 360 88 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3 2 MEM EC13_A 1 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = EC13_A; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~reg_ra3 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.200 ns) 5.000 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 3 MEM EC13_A 1 " "Info: 3: + IC(0.000 ns) + CELL(3.200 ns) = 5.000 ns; Loc. = EC13_A; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.000 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 4 MEM EC13_A 20 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 6.000 ns; Loc. = EC13_A; Fanout = 20; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 7.600 ns alu:inst12\|cl~1445 5 COMB LC8_C4 1 " "Info: 5: + IC(0.600 ns) + CELL(1.000 ns) = 7.600 ns; Loc. = LC8_C4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1445'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14] alu:inst12|cl~1445 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 8.500 ns alu:inst12\|cl 6 REG LC2_C4 1 " "Info: 6: + IC(0.100 ns) + CELL(0.800 ns) = 8.500 ns; Loc. = LC2_C4; Fanout = 1; REG Node = 'alu:inst12\|cl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|cl~1445 alu:inst12|cl } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.600 ns ( 89.41 % ) " "Info: Total cell delay = 7.600 ns ( 89.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 10.59 % ) " "Info: Total interconnect delay = 0.900 ns ( 10.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14] alu:inst12|cl~1445 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~reg_ra3 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} alu:inst12|cl~1445 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 0.300ns 3.200ns 1.000ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 195 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 195; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 72 336 360 88 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~reg_ra0 2 MEM EC14_A 1 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = EC14_A; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~reg_ra0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14] alu:inst12|cl~1445 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~reg_ra3 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} alu:inst12|cl~1445 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 0.300ns 3.200ns 1.000ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.400 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8] blok_ron:inst2|ron~1310 blok_ron:inst2|ron~1311 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 alu:inst12|cl~1437 alu:inst12|cl~1438 alu:inst12|cl~1441 alu:inst12|cl~1443 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.400 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8] {} blok_ron:inst2|ron~1310 {} blok_ron:inst2|ron~1311 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 {} alu:inst12|cl~1437 {} alu:inst12|cl~1438 {} alu:inst12|cl~1441 {} alu:inst12|cl~1443 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.000ns 0.800ns 0.100ns 0.400ns 0.100ns 0.100ns 0.600ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.400ns 0.100ns 0.100ns 0.100ns } { 0.000ns 3.200ns 1.000ns 1.100ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14] alu:inst12|cl~1445 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~reg_ra3 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} alu:inst12|cl~1445 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 0.300ns 3.200ns 1.000ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[8]~reg_ra0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "blok_ron:inst2\|ron__dual~68 alu:inst12\|d_bus\[5\] clk 5.5 ns " "Info: Found hold time violation between source  pin or register \"blok_ron:inst2\|ron__dual~68\" and destination pin or register \"alu:inst12\|d_bus\[5\]\" for clock \"clk\" (Hold time is 5.5 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.500 ns + Largest " "Info: + Largest clock skew is 10.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 195 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 195; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 72 336 360 88 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3 2 MEM EC5_A 1 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = EC5_A; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.200 ns) 5.000 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 3 MEM EC5_A 1 " "Info: 3: + IC(0.000 ns) + CELL(3.200 ns) = 5.000 ns; Loc. = EC5_A; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.000 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] 4 MEM EC5_A 39 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 6.000 ns; Loc. = EC5_A; Fanout = 39; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.000 ns) 8.800 ns alu:inst12\|d_bus\[7\]~9623 5 COMB LC1_C4 1 " "Info: 5: + IC(1.800 ns) + CELL(1.000 ns) = 8.800 ns; Loc. = LC1_C4; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~9623'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] alu:inst12|d_bus[7]~9623 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 9.900 ns alu:inst12\|d_bus\[7\]~9624 6 COMB LC7_C4 8 " "Info: 6: + IC(0.100 ns) + CELL(1.000 ns) = 9.900 ns; Loc. = LC7_C4; Fanout = 8; COMB Node = 'alu:inst12\|d_bus\[7\]~9624'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~9623 alu:inst12|d_bus[7]~9624 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.800 ns) 12.000 ns alu:inst12\|d_bus\[5\] 7 REG LC3_C13 7 " "Info: 7: + IC(1.300 ns) + CELL(0.800 ns) = 12.000 ns; Loc. = LC3_C13; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { alu:inst12|d_bus[7]~9624 alu:inst12|d_bus[5] } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 71.67 % ) " "Info: Total cell delay = 8.600 ns ( 71.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 28.33 % ) " "Info: Total interconnect delay = 3.400 ns ( 28.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] alu:inst12|d_bus[7]~9623 alu:inst12|d_bus[7]~9624 alu:inst12|d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} alu:inst12|d_bus[7]~9623 {} alu:inst12|d_bus[7]~9624 {} alu:inst12|d_bus[5] {} } { 0.000ns 0.000ns 0.200ns 0.000ns 0.000ns 1.800ns 0.100ns 1.300ns } { 0.000ns 1.300ns 0.300ns 3.200ns 1.000ns 1.000ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 195 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 195; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 72 336 360 88 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns blok_ron:inst2\|ron__dual~68 2 REG LC7_A14 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC7_A14; Fanout = 3; REG Node = 'blok_ron:inst2\|ron__dual~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk blok_ron:inst2|ron__dual~68 } "NODE_NAME" } } { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk blok_ron:inst2|ron__dual~68 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} blok_ron:inst2|ron__dual~68 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] alu:inst12|d_bus[7]~9623 alu:inst12|d_bus[7]~9624 alu:inst12|d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} alu:inst12|d_bus[7]~9623 {} alu:inst12|d_bus[7]~9624 {} alu:inst12|d_bus[5] {} } { 0.000ns 0.000ns 0.200ns 0.000ns 0.000ns 1.800ns 0.100ns 1.300ns } { 0.000ns 1.300ns 0.300ns 3.200ns 1.000ns 1.000ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk blok_ron:inst2|ron__dual~68 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} blok_ron:inst2|ron__dual~68 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns - " "Info: - Micro clock to output delay of source is 0.300 ns" {  } { { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.700 ns - Shortest register register " "Info: - Shortest register to register delay is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns blok_ron:inst2\|ron__dual~68 1 REG LC7_A14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A14; Fanout = 3; REG Node = 'blok_ron:inst2\|ron__dual~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { blok_ron:inst2|ron__dual~68 } "NODE_NAME" } } { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 0.900 ns blok_ron:inst2\|ron~1303 2 COMB LC1_A14 21 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 0.900 ns; Loc. = LC1_A14; Fanout = 21; COMB Node = 'blok_ron:inst2\|ron~1303'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { blok_ron:inst2|ron__dual~68 blok_ron:inst2|ron~1303 } "NODE_NAME" } } { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 2.700 ns alu:inst12\|d_bus\[5\]~9709 3 COMB LC2_C13 1 " "Info: 3: + IC(0.800 ns) + CELL(1.000 ns) = 2.700 ns; Loc. = LC2_C13; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[5\]~9709'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { blok_ron:inst2|ron~1303 alu:inst12|d_bus[5]~9709 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.600 ns alu:inst12\|d_bus\[5\]~9638 4 COMB LC8_C13 1 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC8_C13; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[5\]~9638'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|d_bus[5]~9709 alu:inst12|d_bus[5]~9638 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.700 ns alu:inst12\|d_bus\[5\] 5 REG LC3_C13 7 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 4.700 ns; Loc. = LC3_C13; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[5]~9638 alu:inst12|d_bus[5] } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 76.60 % ) " "Info: Total cell delay = 3.600 ns ( 76.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 23.40 % ) " "Info: Total interconnect delay = 1.100 ns ( 23.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { blok_ron:inst2|ron__dual~68 blok_ron:inst2|ron~1303 alu:inst12|d_bus[5]~9709 alu:inst12|d_bus[5]~9638 alu:inst12|d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { blok_ron:inst2|ron__dual~68 {} blok_ron:inst2|ron~1303 {} alu:inst12|d_bus[5]~9709 {} alu:inst12|d_bus[5]~9638 {} alu:inst12|d_bus[5] {} } { 0.000ns 0.100ns 0.800ns 0.100ns 0.100ns } { 0.000ns 0.800ns 1.000ns 0.800ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] alu:inst12|d_bus[7]~9623 alu:inst12|d_bus[7]~9624 alu:inst12|d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} alu:inst12|d_bus[7]~9623 {} alu:inst12|d_bus[7]~9624 {} alu:inst12|d_bus[5] {} } { 0.000ns 0.000ns 0.200ns 0.000ns 0.000ns 1.800ns 0.100ns 1.300ns } { 0.000ns 1.300ns 0.300ns 3.200ns 1.000ns 1.000ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk blok_ron:inst2|ron__dual~68 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} blok_ron:inst2|ron__dual~68 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { blok_ron:inst2|ron__dual~68 blok_ron:inst2|ron~1303 alu:inst12|d_bus[5]~9709 alu:inst12|d_bus[5]~9638 alu:inst12|d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { blok_ron:inst2|ron__dual~68 {} blok_ron:inst2|ron~1303 {} alu:inst12|d_bus[5]~9709 {} alu:inst12|d_bus[5]~9638 {} alu:inst12|d_bus[5] {} } { 0.000ns 0.100ns 0.800ns 0.100ns 0.100ns } { 0.000ns 0.800ns 1.000ns 0.800ns 1.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d_bus\[6\] alu:inst12\|d_bus\[6\] 16.400 ns register " "Info: tco from clock \"clk\" to destination pin \"d_bus\[6\]\" through register \"alu:inst12\|d_bus\[6\]\" is 16.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 195 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 195; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 72 336 360 88 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3 2 MEM EC5_A 1 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = EC5_A; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.200 ns) 5.000 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 3 MEM EC5_A 1 " "Info: 3: + IC(0.000 ns) + CELL(3.200 ns) = 5.000 ns; Loc. = EC5_A; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.000 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] 4 MEM EC5_A 39 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 6.000 ns; Loc. = EC5_A; Fanout = 39; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.000 ns) 8.800 ns alu:inst12\|d_bus\[7\]~9623 5 COMB LC1_C4 1 " "Info: 5: + IC(1.800 ns) + CELL(1.000 ns) = 8.800 ns; Loc. = LC1_C4; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~9623'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] alu:inst12|d_bus[7]~9623 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 9.900 ns alu:inst12\|d_bus\[7\]~9624 6 COMB LC7_C4 8 " "Info: 6: + IC(0.100 ns) + CELL(1.000 ns) = 9.900 ns; Loc. = LC7_C4; Fanout = 8; COMB Node = 'alu:inst12\|d_bus\[7\]~9624'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~9623 alu:inst12|d_bus[7]~9624 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.800 ns) 11.500 ns alu:inst12\|d_bus\[6\] 7 REG LC1_C12 7 " "Info: 7: + IC(0.800 ns) + CELL(0.800 ns) = 11.500 ns; Loc. = LC1_C12; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { alu:inst12|d_bus[7]~9624 alu:inst12|d_bus[6] } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 74.78 % ) " "Info: Total cell delay = 8.600 ns ( 74.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 25.22 % ) " "Info: Total interconnect delay = 2.900 ns ( 25.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] alu:inst12|d_bus[7]~9623 alu:inst12|d_bus[7]~9624 alu:inst12|d_bus[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} alu:inst12|d_bus[7]~9623 {} alu:inst12|d_bus[7]~9624 {} alu:inst12|d_bus[6] {} } { 0.000ns 0.000ns 0.200ns 0.000ns 0.000ns 1.800ns 0.100ns 0.800ns } { 0.000ns 1.300ns 0.300ns 3.200ns 1.000ns 1.000ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register pin " "Info: + Longest register to pin delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst12\|d_bus\[6\] 1 REG LC1_C12 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C12; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|d_bus[6] } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.800 ns) 4.900 ns d_bus\[6\] 2 PIN PIN_19 0 " "Info: 2: + IC(1.100 ns) + CELL(3.800 ns) = 4.900 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'd_bus\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { alu:inst12|d_bus[6] d_bus[6] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 496 200 376 512 "d_bus\[7..0\]" "" } { 152 -64 576 168 "d_bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 77.55 % ) " "Info: Total cell delay = 3.800 ns ( 77.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 22.45 % ) " "Info: Total interconnect delay = 1.100 ns ( 22.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { alu:inst12|d_bus[6] d_bus[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { alu:inst12|d_bus[6] {} d_bus[6] {} } { 0.000ns 1.100ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] alu:inst12|d_bus[7]~9623 alu:inst12|d_bus[7]~9624 alu:inst12|d_bus[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~reg_ra3 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} alu:inst12|d_bus[7]~9623 {} alu:inst12|d_bus[7]~9624 {} alu:inst12|d_bus[6] {} } { 0.000ns 0.000ns 0.200ns 0.000ns 0.000ns 1.800ns 0.100ns 0.800ns } { 0.000ns 1.300ns 0.300ns 3.200ns 1.000ns 1.000ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { alu:inst12|d_bus[6] d_bus[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { alu:inst12|d_bus[6] {} d_bus[6] {} } { 0.000ns 1.100ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 16:32:35 2024 " "Info: Processing ended: Wed Mar 20 16:32:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
