Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct 21 15:11:15 2024
| Host         : DESKTOP-3BUOSR2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_score7seg_control_sets_placed.rpt
| Design       : top_score7seg
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|     14 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              86 |           35 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              18 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------+------------------+------------------+----------------+
|           Clock Signal          |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------+------------------+------------------+----------------+
|  score_display/clk_div_inst/CLK | score_display/E[0] |                  |                4 |              4 |
|  score_display/clk_div_inst/CLK |                    | reset_IBUF       |                2 |              6 |
|  clk_div_inst/clk_state_reg_0   |                    | reset_IBUF       |                6 |             14 |
|  clk_div_inst/clk_state_reg_0   | score_display/E[0] |                  |                3 |             14 |
|  clk_IBUF_BUFG                  |                    | reset_IBUF       |               27 |             66 |
+---------------------------------+--------------------+------------------+------------------+----------------+


