// Seed: 1840718834
module module_0;
  logic [7:0] id_1, id_2, id_3;
  assign id_1 = id_2[-1];
  assign id_2 = $display(1);
endmodule
program module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    input wand id_7,
    output supply1 id_8,
    output tri id_9,
    input wand id_10,
    output wire id_11,
    id_18,
    output supply0 id_12,
    input wor id_13,
    input supply0 id_14,
    input uwire id_15,
    input tri0 id_16
);
  wire id_19;
  wire id_20;
  module_0 modCall_1 ();
endmodule
