//////////////////////////////////////////////////
//
// Remove Macro (SubMod)
//   Generated by FICE(FMake) ver 1.7.818
//   time : 2012-01-24 12:54:17 +0900
//
//////////////////////////////////////////////////


/*
 * This File is temporary circuit for Remove Macro
 * You HAVE TO modify this file to match product specification before FPGA synthesis.
 * 
 * Default circuit
 *  All input signals  - Non-Connect in thin module
 *  All output signals - Output PULLDOWN signal
 *  All inout signals  - Output PULLDOWN signal
 */

module	SubMod(
		aaa,
		b,
		c,
		d
		);

	input	aaa;
	input	[3:0]	b;
	output	c;
	output	d;

	// PULLDOWN for output/inout port
	assign c = 1'b0;
	assign d = 1'b0;

endmodule

