# compile vhdl design source files
vhdl xil_defaultlib  "../../../../edge_detection.vhd"
vhdl xil_defaultlib  "../../../../tb_edge_detection.vhd"

# Do not sort compile order
nosort
