<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="proyectof.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesador_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sim2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sim3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sim3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sim3_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simulacion_prog1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1559158631" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1559158631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559183437" xil_pn:in_ck="-5716115941219091278" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1559183436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Componentes.vhd"/>
      <outfile xil_pn:name="Condicion.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="DecoInstruc.vhd"/>
      <outfile xil_pn:name="DemuxCodOpera.vhd"/>
      <outfile xil_pn:name="DemuxS.vhd"/>
      <outfile xil_pn:name="MicrocodFuncion.vhd"/>
      <outfile xil_pn:name="MicrocodOperacion.vhd"/>
      <outfile xil_pn:name="Mux16.vhd"/>
      <outfile xil_pn:name="Mux4.vhd"/>
      <outfile xil_pn:name="Nivel.vhd"/>
      <outfile xil_pn:name="RegistroEstado.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="archivoReg.vhd"/>
      <outfile xil_pn:name="bs.vhd"/>
      <outfile xil_pn:name="components.vhd"/>
      <outfile xil_pn:name="demux.vhd"/>
      <outfile xil_pn:name="extdir.vhd"/>
      <outfile xil_pn:name="extsig.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="memdatos.vhd"/>
      <outfile xil_pn:name="memoProg.vhd"/>
      <outfile xil_pn:name="multiplexor2.vhd"/>
      <outfile xil_pn:name="pilax.vhd"/>
      <outfile xil_pn:name="procesador.vhd"/>
      <outfile xil_pn:name="registro.vhd"/>
      <outfile xil_pn:name="sim.vhd"/>
      <outfile xil_pn:name="sim2.vhd"/>
      <outfile xil_pn:name="sim3.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1559183257" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3644579818264239708" xil_pn:start_ts="1559183257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559183257" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7612913742733808250" xil_pn:start_ts="1559183257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559158631" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7062709304339300516" xil_pn:start_ts="1559158631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559183437" xil_pn:in_ck="-5716115941219091278" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1559183437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Componentes.vhd"/>
      <outfile xil_pn:name="Condicion.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="DecoInstruc.vhd"/>
      <outfile xil_pn:name="DemuxCodOpera.vhd"/>
      <outfile xil_pn:name="DemuxS.vhd"/>
      <outfile xil_pn:name="MicrocodFuncion.vhd"/>
      <outfile xil_pn:name="MicrocodOperacion.vhd"/>
      <outfile xil_pn:name="Mux16.vhd"/>
      <outfile xil_pn:name="Mux4.vhd"/>
      <outfile xil_pn:name="Nivel.vhd"/>
      <outfile xil_pn:name="RegistroEstado.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="archivoReg.vhd"/>
      <outfile xil_pn:name="bs.vhd"/>
      <outfile xil_pn:name="components.vhd"/>
      <outfile xil_pn:name="demux.vhd"/>
      <outfile xil_pn:name="extdir.vhd"/>
      <outfile xil_pn:name="extsig.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="memdatos.vhd"/>
      <outfile xil_pn:name="memoProg.vhd"/>
      <outfile xil_pn:name="multiplexor2.vhd"/>
      <outfile xil_pn:name="pilax.vhd"/>
      <outfile xil_pn:name="procesador.vhd"/>
      <outfile xil_pn:name="registro.vhd"/>
      <outfile xil_pn:name="sim.vhd"/>
      <outfile xil_pn:name="sim2.vhd"/>
      <outfile xil_pn:name="sim3.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1559183447" xil_pn:in_ck="-5716115941219091278" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1251215057215424030" xil_pn:start_ts="1559183437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sim3_beh.prj"/>
      <outfile xil_pn:name="sim3_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1559190110" xil_pn:in_ck="-6433482228383551392" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1310729528054912479" xil_pn:start_ts="1559190108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sim3_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1559183071" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1559183070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559183071" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4754322840332052259" xil_pn:start_ts="1559183071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559183071" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7062709304339300516" xil_pn:start_ts="1559183071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559183071" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1559183071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559183071" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8473555607094227009" xil_pn:start_ts="1559183071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559183071" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1559183071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559183071" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1618438802575626990" xil_pn:start_ts="1559183071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559590337" xil_pn:in_ck="-2550530245069057470" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6567455588550927391" xil_pn:start_ts="1559590290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesador.lso"/>
      <outfile xil_pn:name="Procesador.ngc"/>
      <outfile xil_pn:name="Procesador.ngr"/>
      <outfile xil_pn:name="Procesador.prj"/>
      <outfile xil_pn:name="Procesador.stx"/>
      <outfile xil_pn:name="Procesador.syr"/>
      <outfile xil_pn:name="Procesador.xst"/>
      <outfile xil_pn:name="Procesador_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
