#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 17 18:32:54 2023
# Process ID: 15719
# Current directory: /home/sam-admin/Xilinx-Vivado/HLS/Assignment2/a22/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/mul/xsim_script.tcl}
# Log file: /home/sam-admin/Xilinx-Vivado/HLS/Assignment2/a22/solution1/sim/verilog/xsim.log
# Journal file: /home/sam-admin/Xilinx-Vivado/HLS/Assignment2/a22/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/mul/xsim_script.tcl
# xsim {mul} -autoloadwcfg -tclbatch {mul.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source mul.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [n/a] @ "125000"
// RTL Simulation : 1 / 10 [n/a] @ "145000"
// RTL Simulation : 2 / 10 [n/a] @ "155000"
// RTL Simulation : 3 / 10 [n/a] @ "165000"
// RTL Simulation : 4 / 10 [n/a] @ "175000"
// RTL Simulation : 5 / 10 [n/a] @ "185000"
// RTL Simulation : 6 / 10 [n/a] @ "195000"
// RTL Simulation : 7 / 10 [n/a] @ "205000"
// RTL Simulation : 8 / 10 [n/a] @ "215000"
// RTL Simulation : 9 / 10 [n/a] @ "225000"
// RTL Simulation : 10 / 10 [n/a] @ "235000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 275 ns : File "/home/sam-admin/Xilinx-Vivado/HLS/Assignment2/a22/solution1/sim/verilog/mul.autotb.v" Line 328
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 17 18:33:01 2023...
