
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/rom.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../hdl/demo/app.v; read_verilog ../hdl/demo/demo.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:73.4-82.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:167.4-253.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:290.4-522.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:274.4-750.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:116.4-147.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/ice40/rom.v
Parsing Verilog input from `../../common/hdl/ice40/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:170.4-432.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

13. Executing SYNTH_ICE40 pass.

13.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

13.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

13.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:73.4-82.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:167.4-253.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:116.4-147.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:274.4-750.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

13.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:290.4-522.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

13.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

13.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

13.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

13.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

13.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

13.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

13.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc'.

13.2.14. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:     \prescaler
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

13.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:116.4-147.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:274.4-750.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

13.2.17. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

13.2.18. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

13.2.19. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 11 unused modules.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:380$2702 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:349$2663 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:335$2659 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:302$2643 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:287$2638 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:196$2624 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:164$2608 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:116$2578 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:98$2576 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:167$1663 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:134$1653 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:86$1630 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:73$1620 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:57$1618 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:106$1603 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:106$1603 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:86$1601 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:68$1591 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1439 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1432 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1428 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1421 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1418 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1415 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1412 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1409 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1401 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1394 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1390 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1383 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1380 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1377 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1374 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1371 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/demo.v:83$1193 in module demo.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/demo.v:72$1191 in module demo.
Marked 54 switch rules as full_case in process $proc$../hdl/demo/app.v:170$1002 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:127$1000 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:80$998 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$2560 in module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$940 in module prescaler.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:290$2077 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:258$2075 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:235$2062 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 104 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:274$2713 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:244$2711 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Removed a total of 1 dead cases.

13.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 32 redundant assignments.
Promoted 150 assignments to connections.

13.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1442'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1438'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1431'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1427'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1420'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1417'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1414'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1411'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1408'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1406'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1404'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1400'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1393'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1389'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1382'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1379'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1376'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1373'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1370'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1368'.
  Set init value: \Q = 1'0

13.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2702'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2659'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2643'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2638'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2624'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2608'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2576'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1630'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1618'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1591'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1439'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1428'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1418'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1412'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1401'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1390'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1380'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1374'.
Found async reset \rstn in `\demo.$proc$../hdl/demo/demo.v:83$1193'.
Found async reset \lock in `\demo.$proc$../hdl/demo/demo.v:72$1191'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:127$1000'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:80$998'.
Found async reset \rstn_i in `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2560'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$2062'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.

13.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2702'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
     1/18: $5$lookahead\in_fifo_q$2662[71:0]$2687
     2/18: $5$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2575[71:0]$2686
     3/18: $5$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2574[71:0]$2685
     4/18: $4$lookahead\in_fifo_q$2662[71:0]$2683
     5/18: $4$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2575[71:0]$2682
     6/18: $4$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2574[71:0]$2681
     7/18: $3$lookahead\in_fifo_q$2662[71:0]$2679
     8/18: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2575[71:0]$2678
     9/18: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2574[71:0]$2677
    10/18: $2$lookahead\in_fifo_q$2662[71:0]$2674
    11/18: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2575[71:0]$2673
    12/18: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2574[71:0]$2672
    13/18: $1$lookahead\in_fifo_q$2662[71:0]$2670
    14/18: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2575[71:0]$2669
    15/18: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2574[71:0]$2668
    16/18: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    17/18: $0\delay_in_cnt_q[1:0]
    18/18: $0\in_last_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2659'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2643'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2638'.
     1/1: $0\genblk1.u_gtex4_async_data.data_rstn_sq[1:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2624'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2608'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2573[71:0]$2592
     5/23: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2572[71:0]$2591
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2573[71:0]$2586
    14/23: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2572[71:0]$2585
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2573[71:0]$2583
    21/23: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2572[71:0]$2582
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2576'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1663'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
     1/7: $0\rx_valid_fq[0:0]
     2/7: $0\rx_valid_rq[0:0]
     3/7: $0\reset_cnt_q[5:0]
     4/7: $0\rx_state_q[2:0]
     5/7: $0\nrzi_q[3:0]
     6/7: $0\stuffing_cnt_q[2:0]
     7/7: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1630'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1620'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1618'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1603'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1591'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1442'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1439'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1438'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1432'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1431'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1428'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1427'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1421'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1420'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1418'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1417'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1415'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1414'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1412'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1411'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1409'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1408'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1407'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1406'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1405'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1404'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1401'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1400'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1394'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1393'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1390'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1389'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1383'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1382'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1380'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1379'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1377'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1376'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1373'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1371'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1370'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1369'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1368'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1367'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:83$1193'.
     1/2: $0\usb_pu_q[0:0]
     2/2: $0\up_cnt[20:0]
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:72$1191'.
     1/1: $0\rstn_sync[1:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:170$1002'.
     1/229: $2\data_valid_d[0:0]
     2/229: $1\out_ready[0:0]
     3/229: $9\wait_cnt_d[7:0]
     4/229: $1\data_valid_d[0:0]
     5/229: $1\data_d[7:0]
     6/229: $1\lfsr_d[23:0] [23:16]
     7/229: $28\state_d[3:0]
     8/229: $8\ram_clke[0:0]
     9/229: $9\mem_valid_d[0:0]
    10/229: $18\byte_cnt_d[23:0]
    11/229: $8\wait_cnt_d[7:0]
    12/229: $7\ram_clke[0:0]
    13/229: $11\mem_addr_d[9:0]
    14/229: $8\mem_valid_d[0:0]
    15/229: $17\byte_cnt_d[23:0]
    16/229: $27\state_d[3:0]
    17/229: $6\in_valid[0:0]
    18/229: $6\ram_clke[0:0]
    19/229: $10\mem_addr_d[9:0]
    20/229: $7\mem_valid_d[0:0]
    21/229: $7\wait_cnt_d[7:0]
    22/229: $16\byte_cnt_d[23:0]
    23/229: $26\state_d[3:0]
    24/229: $9\mem_addr_d[9:0]
    25/229: $6\mem_valid_d[0:0]
    26/229: $5\ram_clke[0:0]
    27/229: $1\byte_cnt_d[23:0] [15:8]
    28/229: $25\state_d[3:0]
    29/229: $5\rom_clke[0:0]
    30/229: $5\mem_valid_d[0:0]
    31/229: $15\byte_cnt_d[23:0]
    32/229: $6\wait_cnt_d[7:0]
    33/229: $4\rom_clke[0:0]
    34/229: $7\mem_addr_d[9:0]
    35/229: $4\mem_valid_d[0:0]
    36/229: $14\byte_cnt_d[23:0]
    37/229: $24\state_d[3:0]
    38/229: $5\in_valid[0:0]
    39/229: $3\rom_clke[0:0]
    40/229: $6\mem_addr_d[9:0]
    41/229: $3\mem_valid_d[0:0]
    42/229: $5\wait_cnt_d[7:0]
    43/229: $13\byte_cnt_d[23:0]
    44/229: $23\state_d[3:0]
    45/229: $5\mem_addr_d[9:0]
    46/229: $2\mem_valid_d[0:0]
    47/229: $2\rom_clke[0:0]
    48/229: $1\byte_cnt_d[23:0] [7:0]
    49/229: $2\rev8$func$../hdl/demo/app.v:368$993.$result[7:0]$1161 [6]
    50/229: $2\rev8$func$../hdl/demo/app.v:368$993.$result[7:0]$1161 [5]
    51/229: $2\rev8$func$../hdl/demo/app.v:368$993.$result[7:0]$1161 [4]
    52/229: $2\rev8$func$../hdl/demo/app.v:368$993.$result[7:0]$1161 [3]
    53/229: $2\rev8$func$../hdl/demo/app.v:368$993.$result[7:0]$1161 [2]
    54/229: $2\rev8$func$../hdl/demo/app.v:368$993.$result[7:0]$1161 [1]
    55/229: $2\rev8$func$../hdl/demo/app.v:368$993.$result[7:0]$1161 [0]
    56/229: $2\rev8$func$../hdl/demo/app.v:368$993.i[3:0]$1163
    57/229: $2\rev8$func$../hdl/demo/app.v:368$993.data[7:0]$1162
    58/229: $5\in_data[7:0]
    59/229: $22\state_d[3:0]
    60/229: $1\byte_cnt_d[23:0] [23:16]
    61/229: $2\rev8$func$../hdl/demo/app.v:358$992.$result[7:0]$1155 [6]
    62/229: $2\rev8$func$../hdl/demo/app.v:358$992.$result[7:0]$1155 [5]
    63/229: $2\rev8$func$../hdl/demo/app.v:358$992.$result[7:0]$1155 [4]
    64/229: $2\rev8$func$../hdl/demo/app.v:358$992.$result[7:0]$1155 [3]
    65/229: $2\rev8$func$../hdl/demo/app.v:358$992.$result[7:0]$1155 [2]
    66/229: $2\rev8$func$../hdl/demo/app.v:358$992.$result[7:0]$1155 [1]
    67/229: $2\rev8$func$../hdl/demo/app.v:358$992.$result[7:0]$1155 [0]
    68/229: $2\rev8$func$../hdl/demo/app.v:358$992.i[3:0]$1157
    69/229: $2\rev8$func$../hdl/demo/app.v:358$992.data[7:0]$1156
    70/229: $4\in_data[7:0]
    71/229: $21\state_d[3:0]
    72/229: $8\mem_addr_d[9:0]
    73/229: $2\rev8$func$../hdl/demo/app.v:348$991.$result[7:0]$1149 [6]
    74/229: $2\rev8$func$../hdl/demo/app.v:348$991.$result[7:0]$1149 [5]
    75/229: $2\rev8$func$../hdl/demo/app.v:348$991.$result[7:0]$1149 [4]
    76/229: $2\rev8$func$../hdl/demo/app.v:348$991.$result[7:0]$1149 [3]
    77/229: $2\rev8$func$../hdl/demo/app.v:348$991.$result[7:0]$1149 [2]
    78/229: $2\rev8$func$../hdl/demo/app.v:348$991.$result[7:0]$1149 [1]
    79/229: $2\rev8$func$../hdl/demo/app.v:348$991.$result[7:0]$1149 [0]
    80/229: $2\rev8$func$../hdl/demo/app.v:348$991.i[3:0]$1151
    81/229: $2\rev8$func$../hdl/demo/app.v:348$991.data[7:0]$1150
    82/229: $3\in_data[7:0]
    83/229: $20\state_d[3:0]
    84/229: $2\rev8$func$../hdl/demo/app.v:368$993.$result[7:0]$1161 [7]
    85/229: $2\rev8$func$../hdl/demo/app.v:338$990.$result[7:0]$1143 [6]
    86/229: $2\rev8$func$../hdl/demo/app.v:338$990.$result[7:0]$1143 [5]
    87/229: $2\rev8$func$../hdl/demo/app.v:338$990.$result[7:0]$1143 [4]
    88/229: $2\rev8$func$../hdl/demo/app.v:338$990.$result[7:0]$1143 [3]
    89/229: $2\rev8$func$../hdl/demo/app.v:338$990.$result[7:0]$1143 [2]
    90/229: $2\rev8$func$../hdl/demo/app.v:338$990.$result[7:0]$1143 [1]
    91/229: $2\rev8$func$../hdl/demo/app.v:338$990.$result[7:0]$1143 [0]
    92/229: $2\rev8$func$../hdl/demo/app.v:338$990.i[3:0]$1145
    93/229: $2\rev8$func$../hdl/demo/app.v:338$990.data[7:0]$1144
    94/229: $2\in_data[7:0]
    95/229: $19\state_d[3:0]
    96/229: $12\mem_addr_d[9:0]
    97/229: $12\byte_cnt_d[23:0]
    98/229: $10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137
    99/229: $9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133
   100/229: $8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129
   101/229: $7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125
   102/229: $6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121
   103/229: $5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117
   104/229: $4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113
   105/229: $3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109
   106/229: $11\data_ready[0:0]
   107/229: $11\byte_cnt_d[23:0]
   108/229: $17\state_d[3:0]
   109/229: $4\crc32_d[31:0]
   110/229: $2\crc32$func$../hdl/demo/app.v:323$989.i[3:0]$1106
   111/229: $2\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1103
   112/229: $2\crc32$func$../hdl/demo/app.v:323$989.crc[31:0]$1105
   113/229: $2\crc32$func$../hdl/demo/app.v:323$989.data[7:0]$1104
   114/229: $2\rev8$func$../hdl/demo/app.v:348$991.$result[7:0]$1149 [7]
   115/229: $10\byte_cnt_d[23:0]
   116/229: $11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096
   117/229: $10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092
   118/229: $9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088
   119/229: $8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084
   120/229: $7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080
   121/229: $6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076
   122/229: $5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072
   123/229: $4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068
   124/229: $4\wait_cnt_d[7:0]
   125/229: $9\byte_cnt_d[23:0]
   126/229: $15\state_d[3:0]
   127/229: $9\lfsr_d[23:0]
   128/229: $3\crc32_d[31:0]
   129/229: $3\crc32$func$../hdl/demo/app.v:309$988.i[3:0]$1065
   130/229: $3\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1062
   131/229: $3\crc32$func$../hdl/demo/app.v:309$988.crc[31:0]$1064
   132/229: $3\crc32$func$../hdl/demo/app.v:309$988.data[7:0]$1063
   133/229: $4\in_valid[0:0]
   134/229: $2\crc32$func$../hdl/demo/app.v:309$988.i[3:0]$1060
   135/229: $2\crc32$func$../hdl/demo/app.v:309$988.crc[31:0]$1059
   136/229: $2\crc32$func$../hdl/demo/app.v:309$988.data[7:0]$1058
   137/229: $2\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1057
   138/229: $3\wait_cnt_d[7:0]
   139/229: $8\lfsr_d[23:0]
   140/229: $2\crc32_d[31:0]
   141/229: $8\byte_cnt_d[23:0]
   142/229: $14\state_d[3:0]
   143/229: $1\lfsr_d[23:0] [7:0]
   144/229: $13\state_d[3:0]
   145/229: $7\lfsr_d[23:16]
   146/229: $10\data_ready[0:0]
   147/229: $6\lfsr_d[23:16]
   148/229: $6\byte_cnt_d[23:16]
   149/229: $12\state_d[3:0]
   150/229: $16\state_d[3:0]
   151/229: $11\state_d[3:0]
   152/229: $5\lfsr_d[15:8]
   153/229: $9\data_ready[0:0]
   154/229: $4\lfsr_d[15:8]
   155/229: $4\byte_cnt_d[15:8]
   156/229: $10\state_d[3:0]
   157/229: $2\rev8$func$../hdl/demo/app.v:358$992.$result[7:0]$1155 [7]
   158/229: $2\rev8$func$../hdl/demo/app.v:338$990.$result[7:0]$1143 [7]
   159/229: $7\byte_cnt_d[23:16]
   160/229: $3\lfsr_d[7:0]
   161/229: $9\state_d[3:0]
   162/229: $7\data_ready[0:0]
   163/229: $3\wait_d[7:0]
   164/229: $8\state_d[3:0]
   165/229: $6\data_ready[0:0]
   166/229: $3\byte_cnt_d[7:0]
   167/229: $7\state_d[3:0]
   168/229: $5\data_ready[0:0]
   169/229: $2\byte_cnt_d[7:0]
   170/229: $6\state_d[3:0]
   171/229: $2\wait_d[7:0]
   172/229: $2\lfsr_d[7:0]
   173/229: $1\lfsr_d[23:0] [15:8]
   174/229: $18\state_d[3:0]
   175/229: $8\data_ready[0:0]
   176/229: $2\cmd_d[7:0]
   177/229: $5\state_d[3:0]
   178/229: $4\mem_addr_d[9:0]
   179/229: $4\ram_we[0:0]
   180/229: $4\ram_clke[0:0]
   181/229: $3\data_ready[0:0]
   182/229: $4\state_d[3:0]
   183/229: $3\ram_we[0:0]
   184/229: $3\ram_clke[0:0]
   185/229: $3\mem_addr_d[9:0]
   186/229: $3\in_valid[0:0]
   187/229: $2\ram_we[0:0]
   188/229: $2\ram_clke[0:0]
   189/229: $2\data_ready[0:0]
   190/229: $2\mem_addr_d[9:0]
   191/229: $2\in_valid[0:0]
   192/229: $3\state_d[3:0]
   193/229: $2\state_d[3:0]
   194/229: $1\state_d[3:0]
   195/229: $1\rev8$func$../hdl/demo/app.v:368$993.i[3:0]$1044
   196/229: $1\rev8$func$../hdl/demo/app.v:368$993.data[7:0]$1043
   197/229: $1\rev8$func$../hdl/demo/app.v:368$993.$result[7:0]$1042
   198/229: $1\rev8$func$../hdl/demo/app.v:358$992.i[3:0]$1041
   199/229: $1\rev8$func$../hdl/demo/app.v:358$992.data[7:0]$1040
   200/229: $1\rev8$func$../hdl/demo/app.v:358$992.$result[7:0]$1039
   201/229: $1\rev8$func$../hdl/demo/app.v:348$991.i[3:0]$1038
   202/229: $1\rev8$func$../hdl/demo/app.v:348$991.data[7:0]$1037
   203/229: $1\rev8$func$../hdl/demo/app.v:348$991.$result[7:0]$1036
   204/229: $1\rev8$func$../hdl/demo/app.v:338$990.i[3:0]$1035
   205/229: $1\rev8$func$../hdl/demo/app.v:338$990.data[7:0]$1034
   206/229: $1\rev8$func$../hdl/demo/app.v:338$990.$result[7:0]$1033
   207/229: $1\crc32$func$../hdl/demo/app.v:323$989.i[3:0]$1032
   208/229: $1\crc32$func$../hdl/demo/app.v:323$989.crc[31:0]$1031
   209/229: $1\crc32$func$../hdl/demo/app.v:323$989.data[7:0]$1030
   210/229: $1\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1029
   211/229: $1\crc32$func$../hdl/demo/app.v:309$988.i[3:0]$1028
   212/229: $1\crc32$func$../hdl/demo/app.v:309$988.crc[31:0]$1027
   213/229: $1\crc32$func$../hdl/demo/app.v:309$988.data[7:0]$1026
   214/229: $1\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1025
   215/229: $1\ram_we[0:0]
   216/229: $1\ram_clke[0:0]
   217/229: $1\rom_clke[0:0]
   218/229: $1\data_ready[0:0]
   219/229: $1\mem_addr_d[9:0]
   220/229: $1\mem_valid_d[0:0]
   221/229: $2\wait_cnt_d[7:0]
   222/229: $1\wait_d[7:0]
   223/229: $5\byte_cnt_d[15:8]
   224/229: $1\crc32_d[31:0]
   225/229: $1\cmd_d[7:0]
   226/229: $1\in_valid[0:0]
   227/229: $1\in_data[7:0]
   228/229: $4\data_ready[0:0]
   229/229: $1\wait_cnt_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:127$1000'.
     1/11: $0\mem_addr_q[9:0]
     2/11: $0\mem_valid_q[0:0]
     3/11: $0\wait_cnt_q[7:0]
     4/11: $0\wait_q[7:0]
     5/11: $0\byte_cnt_q[23:0]
     6/11: $0\lfsr_q[23:0]
     7/11: $0\crc32_q[31:0]
     8/11: $0\data_valid_q[0:0]
     9/11: $0\data_q[7:0]
    10/11: $0\cmd_q[7:0]
    11/11: $0\state_q[3:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:80$998'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2560'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2529'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2525'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2500'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2493'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
     1/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.$result[7:0]$2180 [7]
     2/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.$result[7:0]$2180 [5]
     3/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.$result[7:0]$2180 [4]
     4/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.$result[7:0]$2180 [3]
     5/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.$result[7:0]$2180 [2]
     6/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.$result[7:0]$2180 [1]
     7/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.$result[7:0]$2180 [0]
     8/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.$result[7:0]$2177 [7]
     9/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.$result[7:0]$2177 [4]
    10/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.$result[7:0]$2177 [3]
    11/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.$result[7:0]$2177 [2]
    12/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.$result[7:0]$2177 [1]
    13/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.$result[7:0]$2177 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2475
    17/285: $8\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2471
    18/285: $7\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2467
    19/285: $6\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2463
    20/285: $5\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2459
    21/285: $4\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2455
    22/285: $3\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2451
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2414
    39/285: $8\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2410
    40/285: $7\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2406
    41/285: $6\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2402
    42/285: $5\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2398
    43/285: $4\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2394
    44/285: $3\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2390
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:441$2046[15:0]$2380
    48/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:441$2045[15:0]$2379
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:441$2046[15:0]$2377
    51/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:441$2045[15:0]$2376
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:432$2044[15:0]$2365
    56/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:432$2043[15:0]$2364
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:441$2046[15:0]$2357
    59/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:441$2045[15:0]$2356
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:432$2044[15:0]$2355
    64/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:432$2043[15:0]$2354
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2351
    68/285: $10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347
    69/285: $9\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2343
    70/285: $8\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2339
    71/285: $7\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2335
    72/285: $6\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2331
    73/285: $5\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2327
    74/285: $4\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2323
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:441$2046[15:0]$2320
    77/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:441$2045[15:0]$2319
    78/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:432$2044[15:0]$2318
    79/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:432$2043[15:0]$2317
    80/285: $3\crc16$func$../../../usb_cdc/sie.v:429$2042.i[3:0]$2316
    81/285: $3\crc16$func$../../../usb_cdc/sie.v:429$2042.crc[15:0]$2315
    82/285: $3\crc16$func$../../../usb_cdc/sie.v:429$2042.data[7:0]$2314
    83/285: $3\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2313
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.$result[7:0]$2180 [6]
    90/285: $9\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2306
    91/285: $8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302
    92/285: $7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298
    93/285: $6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294
    94/285: $5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290
    95/285: $4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286
    96/285: $3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2271
   124/285: $13\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2267
   125/285: $12\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2263
   126/285: $11\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2259
   127/285: $10\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2255
   128/285: $9\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2251
   129/285: $8\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2247
   130/285: $7\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2243
   131/285: $6\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2239
   132/285: $5\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2235
   133/285: $4\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2231
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../../usb_cdc/sie.v:395$2040.i[2:0]$2228
   142/285: $3\rev5$func$../../../usb_cdc/sie.v:395$2040.$result[4:0]$2226 [3]
   143/285: $3\rev5$func$../../../usb_cdc/sie.v:395$2040.$result[4:0]$2226 [2]
   144/285: $3\rev5$func$../../../usb_cdc/sie.v:395$2040.$result[4:0]$2226 [1]
   145/285: $3\rev5$func$../../../usb_cdc/sie.v:395$2040.$result[4:0]$2226 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../../usb_cdc/sie.v:395$2040.data[4:0]$2227
   148/285: $3\crc5$func$../../../usb_cdc/sie.v:395$2039.i[3:0]$2225
   149/285: $3\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2223
   150/285: $3\crc5$func$../../../usb_cdc/sie.v:395$2039.data[10:0]$2224
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.$result[7:0]$2177 [5]
   153/285: $3\rev5$func$../../../usb_cdc/sie.v:395$2040.$result[4:0]$2226 [4]
   154/285: $10\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2418
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:362$2038[15:0]$2209
   160/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:362$2037[15:0]$2208
   161/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:362$2038[15:0]$2204
   162/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:362$2037[15:0]$2203
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:362$2038[15:0]$2190
   171/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:362$2037[15:0]$2189
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:362$2038[15:0]$2188
   175/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:362$2037[15:0]$2187
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.i[3:0]$2182
   184/285: $2\rev8$func$../../../usb_cdc/sie.v:513$2050.data[7:0]$2181
   185/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.$result[7:0]$2177 [6]
   186/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.i[3:0]$2179
   187/285: $2\rev8$func$../../../usb_cdc/sie.v:508$2049.data[7:0]$2178
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../../usb_cdc/sie.v:502$2048.i[3:0]$2176
   190/285: $2\crc16$func$../../../usb_cdc/sie.v:502$2048.crc[15:0]$2175
   191/285: $2\crc16$func$../../../usb_cdc/sie.v:502$2048.data[7:0]$2174
   192/285: $2\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2173
   193/285: $2\crc16$func$../../../usb_cdc/sie.v:452$2047.i[3:0]$2172
   194/285: $2\crc16$func$../../../usb_cdc/sie.v:452$2047.crc[15:0]$2171
   195/285: $2\crc16$func$../../../usb_cdc/sie.v:452$2047.data[7:0]$2170
   196/285: $2\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2169
   197/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:441$2046[15:0]$2168
   198/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:441$2045[15:0]$2167
   199/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:432$2044[15:0]$2166
   200/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:432$2043[15:0]$2165
   201/285: $2\crc16$func$../../../usb_cdc/sie.v:429$2042.i[3:0]$2164
   202/285: $2\crc16$func$../../../usb_cdc/sie.v:429$2042.crc[15:0]$2163
   203/285: $2\crc16$func$../../../usb_cdc/sie.v:429$2042.data[7:0]$2162
   204/285: $2\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2161
   205/285: $2\crc16$func$../../../usb_cdc/sie.v:423$2041.i[3:0]$2160
   206/285: $2\crc16$func$../../../usb_cdc/sie.v:423$2041.crc[15:0]$2159
   207/285: $2\crc16$func$../../../usb_cdc/sie.v:423$2041.data[7:0]$2158
   208/285: $2\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2157
   209/285: $2\rev5$func$../../../usb_cdc/sie.v:395$2040.i[2:0]$2156
   210/285: $2\rev5$func$../../../usb_cdc/sie.v:395$2040.data[4:0]$2155
   211/285: $2\rev5$func$../../../usb_cdc/sie.v:395$2040.$result[4:0]$2154
   212/285: $2\crc5$func$../../../usb_cdc/sie.v:395$2039.i[3:0]$2153
   213/285: $2\crc5$func$../../../usb_cdc/sie.v:395$2039.data[10:0]$2152
   214/285: $2\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2151
   215/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:362$2038[15:0]$2150
   216/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:362$2037[15:0]$2149
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2310
   226/285: $10\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2479
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../../usb_cdc/sie.v:513$2050.i[3:0]$2148
   236/285: $1\rev8$func$../../../usb_cdc/sie.v:513$2050.data[7:0]$2147
   237/285: $1\rev8$func$../../../usb_cdc/sie.v:513$2050.$result[7:0]$2146
   238/285: $1\rev8$func$../../../usb_cdc/sie.v:508$2049.i[3:0]$2145
   239/285: $1\rev8$func$../../../usb_cdc/sie.v:508$2049.data[7:0]$2144
   240/285: $1\rev8$func$../../../usb_cdc/sie.v:508$2049.$result[7:0]$2143
   241/285: $1\crc16$func$../../../usb_cdc/sie.v:502$2048.i[3:0]$2142
   242/285: $1\crc16$func$../../../usb_cdc/sie.v:502$2048.crc[15:0]$2141
   243/285: $1\crc16$func$../../../usb_cdc/sie.v:502$2048.data[7:0]$2140
   244/285: $1\crc16$func$../../../usb_cdc/sie.v:502$2048.$result[15:0]$2139
   245/285: $1\crc16$func$../../../usb_cdc/sie.v:452$2047.i[3:0]$2138
   246/285: $1\crc16$func$../../../usb_cdc/sie.v:452$2047.crc[15:0]$2137
   247/285: $1\crc16$func$../../../usb_cdc/sie.v:452$2047.data[7:0]$2136
   248/285: $1\crc16$func$../../../usb_cdc/sie.v:452$2047.$result[15:0]$2135
   249/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:441$2046[15:0]$2134
   250/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:441$2045[15:0]$2133
   251/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:432$2044[15:0]$2132
   252/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:432$2043[15:0]$2131
   253/285: $1\crc16$func$../../../usb_cdc/sie.v:429$2042.i[3:0]$2130
   254/285: $1\crc16$func$../../../usb_cdc/sie.v:429$2042.crc[15:0]$2129
   255/285: $1\crc16$func$../../../usb_cdc/sie.v:429$2042.data[7:0]$2128
   256/285: $1\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2127
   257/285: $1\crc16$func$../../../usb_cdc/sie.v:423$2041.i[3:0]$2126
   258/285: $1\crc16$func$../../../usb_cdc/sie.v:423$2041.crc[15:0]$2125
   259/285: $1\crc16$func$../../../usb_cdc/sie.v:423$2041.data[7:0]$2124
   260/285: $1\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2123
   261/285: $1\rev5$func$../../../usb_cdc/sie.v:395$2040.i[2:0]$2122
   262/285: $1\rev5$func$../../../usb_cdc/sie.v:395$2040.data[4:0]$2121
   263/285: $1\rev5$func$../../../usb_cdc/sie.v:395$2040.$result[4:0]$2120
   264/285: $1\crc5$func$../../../usb_cdc/sie.v:395$2039.i[3:0]$2119
   265/285: $1\crc5$func$../../../usb_cdc/sie.v:395$2039.data[10:0]$2118
   266/285: $1\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2117
   267/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:362$2038[15:0]$2116
   268/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:362$2037[15:0]$2115
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$2062'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
     1/216: $8\out_toggle_reset[0:0]
     2/216: $8\in_toggle_reset[0:0]
     3/216: $8\dev_state_dd[1:0]
     4/216: $7\in_toggle_reset[0:0]
     5/216: $7\out_toggle_reset[0:0]
     6/216: $6\out_toggle_reset[0:0]
     7/216: $6\in_toggle_reset[0:0]
     8/216: $7\dev_state_dd[1:0]
     9/216: $6\dev_state_dd[1:0]
    10/216: $5\dev_state_dd[1:0]
    11/216: $5\addr_dd[6:0]
    12/216: $5\out_toggle_reset[0:0]
    13/216: $5\in_toggle_reset[0:0]
    14/216: $4\out_toggle_reset[0:0]
    15/216: $4\in_toggle_reset[0:0]
    16/216: $4\addr_dd[6:0]
    17/216: $4\dev_state_dd[1:0]
    18/216: $15\in_valid[0:0]
    19/216: $4\in_zlp[0:0]
    20/216: $29\state_d[2:0]
    21/216: $28\state_d[2:0]
    22/216: $18\byte_cnt_d[6:0]
    23/216: $27\state_d[2:0]
    24/216: $26\state_d[2:0]
    25/216: $14\in_valid[0:0]
    26/216: $14\in_data[7:0]
    27/216: $17\byte_cnt_d[6:0]
    28/216: $16\byte_cnt_d[6:0]
    29/216: $13\in_valid[0:0]
    30/216: $13\in_data[7:0]
    31/216: $25\state_d[2:0]
    32/216: $24\state_d[2:0]
    33/216: $23\state_d[2:0]
    34/216: $12\in_valid[0:0]
    35/216: $12\in_data[7:0]
    36/216: $15\byte_cnt_d[6:0]
    37/216: $14\byte_cnt_d[6:0]
    38/216: $11\in_valid[0:0]
    39/216: $11\in_data[7:0]
    40/216: $22\state_d[2:0]
    41/216: $13\byte_cnt_d[6:0]
    42/216: $10\in_valid[0:0]
    43/216: $10\in_data[7:0]
    44/216: $21\state_d[2:0]
    45/216: $20\state_d[2:0]
    46/216: $19\state_d[2:0]
    47/216: $9\in_valid[0:0]
    48/216: $9\in_data[7:0]
    49/216: $12\byte_cnt_d[6:0]
    50/216: $11\byte_cnt_d[6:0]
    51/216: $18\state_d[2:0]
    52/216: $17\state_d[2:0]
    53/216: $8\in_valid[0:0]
    54/216: $8\in_data[7:0]
    55/216: $10\byte_cnt_d[6:0]
    56/216: $9\byte_cnt_d[6:0]
    57/216: $16\state_d[2:0]
    58/216: $15\state_d[2:0]
    59/216: $7\in_valid[0:0]
    60/216: $7\in_data[7:0]
    61/216: $8\byte_cnt_d[6:0]
    62/216: $14\state_d[2:0]
    63/216: $13\state_d[2:0]
    64/216: $6\in_valid[0:0]
    65/216: $6\in_data[7:0]
    66/216: $7\byte_cnt_d[6:0]
    67/216: $5\in_valid[0:0]
    68/216: $5\in_data[7:0]
    69/216: $6\byte_cnt_d[6:0]
    70/216: $12\state_d[2:0]
    71/216: $11\state_d[2:0]
    72/216: $4\in_valid[0:0]
    73/216: $4\in_data[7:0]
    74/216: $5\byte_cnt_d[6:0]
    75/216: $10\state_d[2:0]
    76/216: $9\state_d[2:0]
    77/216: $8\state_d[2:0]
    78/216: $7\state_d[2:0]
    79/216: $6\state_d[2:0]
    80/216: $67\req_d[3:0]
    81/216: $66\req_d[3:0]
    82/216: $65\req_d[3:0]
    83/216: $10\max_length_d[6:0]
    84/216: $9\max_length_d[6:0]
    85/216: $64\req_d[3:0]
    86/216: $63\req_d[3:0]
    87/216: $62\req_d[3:0]
    88/216: $61\req_d[3:0]
    89/216: $8\max_length_d[6:0]
    90/216: $60\req_d[3:0]
    91/216: $59\req_d[3:0]
    92/216: $58\req_d[3:0]
    93/216: $7\max_length_d[6:0]
    94/216: $57\req_d[3:0]
    95/216: $56\req_d[3:0]
    96/216: $55\req_d[3:0]
    97/216: $54\req_d[3:0]
    98/216: $6\max_length_d[6:0]
    99/216: $53\req_d[3:0]
   100/216: $52\req_d[3:0]
   101/216: $51\req_d[3:0]
   102/216: $50\req_d[3:0]
   103/216: $49\req_d[3:0]
   104/216: $48\req_d[3:0]
   105/216: $47\req_d[3:0]
   106/216: $46\req_d[3:0]
   107/216: $45\req_d[3:0]
   108/216: $44\req_d[3:0]
   109/216: $43\req_d[3:0]
   110/216: $42\req_d[3:0]
   111/216: $41\req_d[3:0]
   112/216: $40\req_d[3:0]
   113/216: $39\req_d[3:0]
   114/216: $38\req_d[3:0]
   115/216: $37\req_d[3:0]
   116/216: $36\req_d[3:0]
   117/216: $35\req_d[3:0]
   118/216: $34\req_d[3:0]
   119/216: $33\req_d[3:0]
   120/216: $32\req_d[3:0]
   121/216: $31\req_d[3:0]
   122/216: $30\req_d[3:0]
   123/216: $29\req_d[3:0]
   124/216: $28\req_d[3:0]
   125/216: $8\dev_state_d[1:0]
   126/216: $27\req_d[3:0]
   127/216: $7\dev_state_d[1:0]
   128/216: $26\req_d[3:0]
   129/216: $25\req_d[3:0]
   130/216: $24\req_d[3:0]
   131/216: $7\addr_d[6:0]
   132/216: $23\req_d[3:0]
   133/216: $22\req_d[3:0]
   134/216: $21\req_d[3:0]
   135/216: $20\req_d[3:0]
   136/216: $6\dev_state_d[1:0]
   137/216: $6\addr_d[6:0]
   138/216: $19\req_d[3:0]
   139/216: $18\req_d[3:0]
   140/216: $17\req_d[3:0]
   141/216: $16\req_d[3:0]
   142/216: $15\req_d[3:0]
   143/216: $14\req_d[3:0]
   144/216: $13\req_d[3:0]
   145/216: $12\req_d[3:0]
   146/216: $11\req_d[3:0]
   147/216: $10\req_d[3:0]
   148/216: $9\req_d[3:0]
   149/216: $8\req_d[3:0]
   150/216: $7\req_d[3:0]
   151/216: $6\req_d[3:0]
   152/216: $5\req_d[3:0]
   153/216: $5\rec_d[1:0]
   154/216: $5\in_dir_d[0:0]
   155/216: $5\in_endp_d[0:0]
   156/216: $5\dev_state_d[1:0]
   157/216: $5\max_length_d[6:0]
   158/216: $5\addr_d[6:0]
   159/216: $4\in_endp_d[0:0]
   160/216: $4\dev_state_d[1:0]
   161/216: $4\req_d[3:0]
   162/216: $4\rec_d[1:0]
   163/216: $4\in_dir_d[0:0]
   164/216: $4\max_length_d[6:0]
   165/216: $4\addr_d[6:0]
   166/216: $4\byte_cnt_d[6:0]
   167/216: $5\state_d[2:0]
   168/216: $3\out_toggle_reset[0:0]
   169/216: $3\in_toggle_reset[0:0]
   170/216: $3\in_valid[0:0]
   171/216: $3\in_zlp[0:0]
   172/216: $3\in_data[7:0]
   173/216: $3\in_endp_d[0:0]
   174/216: $3\addr_dd[6:0]
   175/216: $3\dev_state_dd[1:0]
   176/216: $3\dev_state_d[1:0]
   177/216: $3\req_d[3:0]
   178/216: $3\rec_d[1:0]
   179/216: $3\in_dir_d[0:0]
   180/216: $3\max_length_d[6:0]
   181/216: $3\byte_cnt_d[6:0]
   182/216: $4\state_d[2:0]
   183/216: $3\addr_d[6:0]
   184/216: $3\state_d[2:0]
   185/216: $2\out_toggle_reset[0:0]
   186/216: $2\in_toggle_reset[0:0]
   187/216: $2\in_valid[0:0]
   188/216: $2\in_zlp[0:0]
   189/216: $2\in_data[7:0]
   190/216: $2\in_endp_d[0:0]
   191/216: $2\addr_dd[6:0]
   192/216: $2\dev_state_dd[1:0]
   193/216: $2\dev_state_d[1:0]
   194/216: $2\req_d[3:0]
   195/216: $2\rec_d[1:0]
   196/216: $2\in_dir_d[0:0]
   197/216: $2\max_length_d[6:0]
   198/216: $2\byte_cnt_d[6:0]
   199/216: $2\addr_d[6:0]
   200/216: $2\state_d[2:0]
   201/216: $1\state_d[2:0]
   202/216: $1\out_toggle_reset[0:0]
   203/216: $1\in_toggle_reset[0:0]
   204/216: $1\in_valid[0:0]
   205/216: $1\in_zlp[0:0]
   206/216: $1\in_data[7:0]
   207/216: $1\in_endp_d[0:0]
   208/216: $1\addr_dd[6:0]
   209/216: $1\dev_state_dd[1:0]
   210/216: $1\dev_state_d[1:0]
   211/216: $1\req_d[3:0]
   212/216: $1\rec_d[1:0]
   213/216: $1\in_dir_d[0:0]
   214/216: $1\max_length_d[6:0]
   215/216: $1\byte_cnt_d[6:0]
   216/216: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_qq[1:0]
     4/11: $0\dev_state_q[1:0]
     5/11: $0\req_q[3:0]
     6/11: $0\rec_q[1:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]

13.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_dd' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2572' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2573' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1663'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1663'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1663'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1663'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1663'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1620'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1603'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1603'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1603'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1603'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1603'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1603'.
No latch inferred for signal `\app.\data_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\data_valid_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\data_ready' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:309$988.$result' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:309$988.data' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:309$988.crc' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:309$988.i' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:323$989.$result' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:323$989.data' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:323$989.crc' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:323$989.i' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:338$990.$result' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:338$990.data' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:338$990.i' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:348$991.$result' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:348$991.data' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:348$991.i' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:358$992.$result' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:358$992.data' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:358$992.i' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:368$993.$result' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:368$993.data' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:368$993.i' from process `\app.$proc$../hdl/demo/app.v:170$1002'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:362$2037' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:362$2038' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:395$2039.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:395$2039.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:395$2039.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:395$2040.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:395$2040.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:395$2040.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$2041.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$2041.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$2041.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$2041.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$2042.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$2042.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$2042.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$2042.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:432$2043' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:432$2044' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:441$2045' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:441$2046' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$2047.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$2047.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$2047.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$2047.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$2048.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$2048.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$2048.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$2048.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:508$2049.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:508$2049.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:508$2049.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:513$2050.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:513$2050.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:513$2050.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.

13.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2702'.
  created $adff cell `$procdff$15387' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2702'.
  created $adff cell `$procdff$15388' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
  created $adff cell `$procdff$15389' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
  created $adff cell `$procdff$15390' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_in_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
  created $adff cell `$procdff$15391' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
  created $adff cell `$procdff$15392' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2574' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
  created $adff cell `$procdff$15393' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2575' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
  created $adff cell `$procdff$15394' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$lookahead\in_fifo_q$2662' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
  created $adff cell `$procdff$15395' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2659'.
  created $adff cell `$procdff$15396' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2643'.
  created $adff cell `$procdff$15397' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_full_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2643'.
  created $adff cell `$procdff$15398' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_out_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2643'.
  created $adff cell `$procdff$15399' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2643'.
  created $adff cell `$procdff$15400' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2643'.
  created $adff cell `$procdff$15401' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.data_rstn_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2638'.
  created $adff cell `$procdff$15402' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2624'.
  created $adff cell `$procdff$15403' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2624'.
  created $adff cell `$procdff$15404' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2608'.
  created $adff cell `$procdff$15405' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_req_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2608'.
  created $adff cell `$procdff$15406' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2608'.
  created $adff cell `$procdff$15407' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2576'.
  created $adff cell `$procdff$15408' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2576'.
  created $adff cell `$procdff$15409' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2576'.
  created $adff cell `$procdff$15410' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2576'.
  created $adff cell `$procdff$15411' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2576'.
  created $adff cell `$procdff$15412' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
  created $adff cell `$procdff$15413' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
  created $adff cell `$procdff$15414' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
  created $adff cell `$procdff$15415' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
  created $adff cell `$procdff$15416' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\reset_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
  created $adff cell `$procdff$15417' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
  created $adff cell `$procdff$15418' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
  created $adff cell `$procdff$15419' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1630'.
  created $adff cell `$procdff$15420' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1618'.
  created $adff cell `$procdff$15421' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1618'.
  created $adff cell `$procdff$15422' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
  created $adff cell `$procdff$15423' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
  created $adff cell `$procdff$15424' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
  created $adff cell `$procdff$15425' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
  created $adff cell `$procdff$15426' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
  created $adff cell `$procdff$15427' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
  created $adff cell `$procdff$15428' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1591'.
  created $adff cell `$procdff$15429' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1439'.
  created $adff cell `$procdff$15430' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1432'.
  created $dff cell `$procdff$15431' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1428'.
  created $adff cell `$procdff$15432' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1421'.
  created $dff cell `$procdff$15433' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1418'.
  created $adff cell `$procdff$15434' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1415'.
  created $dff cell `$procdff$15435' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1412'.
  created $adff cell `$procdff$15436' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1409'.
  created $dff cell `$procdff$15437' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1407'.
  created $dff cell `$procdff$15438' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1405'.
  created $dff cell `$procdff$15439' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1401'.
  created $adff cell `$procdff$15440' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1394'.
  created $dff cell `$procdff$15441' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1390'.
  created $adff cell `$procdff$15442' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1383'.
  created $dff cell `$procdff$15443' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1380'.
  created $adff cell `$procdff$15444' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1377'.
  created $dff cell `$procdff$15445' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1374'.
  created $adff cell `$procdff$15446' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1371'.
  created $dff cell `$procdff$15447' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1369'.
  created $dff cell `$procdff$15448' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1367'.
  created $dff cell `$procdff$15449' with positive edge clock.
Creating register for signal `\demo.\up_cnt' using process `\demo.$proc$../hdl/demo/demo.v:83$1193'.
  created $adff cell `$procdff$15450' with positive edge clock and negative level reset.
Creating register for signal `\demo.\usb_pu_q' using process `\demo.$proc$../hdl/demo/demo.v:83$1193'.
  created $adff cell `$procdff$15451' with positive edge clock and negative level reset.
Creating register for signal `\demo.\rstn_sync' using process `\demo.$proc$../hdl/demo/demo.v:72$1191'.
  created $adff cell `$procdff$15452' with positive edge clock and negative level reset.
Creating register for signal `\app.\data_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15453' with positive edge clock and negative level reset.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15454' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15455' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15456' with positive edge clock and negative level reset.
Creating register for signal `\app.\data_valid_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15457' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15458' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15459' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15460' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15461' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15462' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:127$1000'.
  created $adff cell `$procdff$15463' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:80$998'.
  created $adff cell `$procdff$15464' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.\rstn_sq' using process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2560'.
  created $adff cell `$procdff$15465' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2529'.
  created $dff cell `$procdff$15466' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2525'.
  created $dff cell `$procdff$15467' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2500'.
  created $dff cell `$procdff$15468' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2493'.
  created $dff cell `$procdff$15469' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
  created $adff cell `$procdff$15470' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15471' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15472' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15473' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15474' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15475' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15476' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15477' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15478' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15479' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
  created $adff cell `$procdff$15480' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$2062'.
  created $adff cell `$procdff$15481' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$2062'.
  created $adff cell `$procdff$15482' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$2062'.
  created $adff cell `$procdff$15483' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15484' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15485' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15486' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15487' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15488' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15489' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15490' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15491' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15492' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15493' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
  created $adff cell `$procdff$15494' with positive edge clock and negative level reset.

13.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2702'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2702'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2663'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2659'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2643'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2643'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2638'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2624'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2624'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2608'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2608'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2578'.
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2576'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2576'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1663'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1663'.
Found and cleaned up 5 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1653'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1630'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1630'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1620'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1620'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1618'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1603'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1603'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1601'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1591'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1591'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1442'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1439'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1439'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1438'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1432'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1432'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1431'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1428'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1428'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1427'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1421'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1421'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1420'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1418'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1417'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1415'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1415'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1414'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1412'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1411'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1409'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1409'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1408'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1407'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1407'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1406'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1405'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1404'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1401'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1401'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1400'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1394'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1394'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1393'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1390'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1390'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1389'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1383'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1383'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1382'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1380'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1379'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1377'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1377'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1376'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1374'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1373'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1371'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1371'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1370'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1369'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1369'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1368'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1367'.
Found and cleaned up 2 empty switches in `\demo.$proc$../hdl/demo/demo.v:83$1193'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:83$1193'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:72$1191'.
Found and cleaned up 54 empty switches in `\app.$proc$../hdl/demo/app.v:170$1002'.
Removing empty process `app.$proc$../hdl/demo/app.v:170$1002'.
Removing empty process `app.$proc$../hdl/demo/app.v:127$1000'.
Removing empty process `app.$proc$../hdl/demo/app.v:80$998'.
Removing empty process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2560'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2529'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2529'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2525'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2525'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2500'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2500'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2493'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2493'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$2077'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$2075'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$2062'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$2062'.
Found and cleaned up 104 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2713'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2711'.
Cleaned up 330 empty switches.

13.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
<suppressed ~58 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~22 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>
Optimizing module demo.
<suppressed ~3 debug messages>
Optimizing module app.
<suppressed ~58 debug messages>
Optimizing module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~156 debug messages>

13.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~14 debug messages>

13.5. Executing TRIBUF pass.

13.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~30 debug messages>

13.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 670 unused cells and 4081 unused wires.
<suppressed ~684 debug messages>

13.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

13.10. Executing OPT pass (performing simple optimizations).

13.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~3456 debug messages>
Removed a total of 1152 cells.

13.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4556: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4744: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3113: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3116: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
      Replacing known input bits on port B of cell $procmux$4373: \up_cnt -> { 1'1 \up_cnt [19:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11345.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11395.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11398.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11398.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11398.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11398.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11421.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11438.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11447.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11447.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11447.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11447.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11461.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11470.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11470.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11470.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11470.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11470.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5644.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5646.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11478.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11484.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5662.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4504.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5676.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11506.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5692.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11523.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11541.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11545.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11567.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11606.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11632.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11647.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11666.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11689.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11730.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11734.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11854.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11858.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11877.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11904.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11923.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11947.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11983.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11985.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11987.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12007.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12037.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12051.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12076.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12093.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12097.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12114.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12164.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12207.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12211.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12229.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12255.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12273.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12303.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12322.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12345.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12371.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12400.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6126.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12420.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6164.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12434.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12440.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6186.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12460.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6206.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4580.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12474.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6227.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12490.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12516.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12529.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12542.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12628.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12651.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12669.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12675.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12696.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12700.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12726.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12747.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12753.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12777.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12781.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12810.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12834.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12840.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11191.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4621.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4623.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12861.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12871.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12907.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12913.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12934.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12964.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12985.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12991.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13013.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4661.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13019.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13072.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13074.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13078.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13084.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6392.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4681.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4683.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11198.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13124.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13175.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13179.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13200.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13206.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11201.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13257.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13287.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13289.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13318.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13320.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13324.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13330.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6551.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6553.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6555.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13348.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13352.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13399.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13401.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13405.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13429.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13433.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13458.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13462.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13492.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13517.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13519.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13549.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13551.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13555.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13561.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6703.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11211.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6723.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13580.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13611.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13639.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13662.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13668.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13725.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13756.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13788.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13790.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13821.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13823.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13833.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4753.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4414.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4422.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13885.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13920.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13945.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13949.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14001.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14007.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14031.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14037.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4945.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14043.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14094.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14128.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14159.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14193.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14205.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5067.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7085.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7087.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14226.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14256.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14285.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14313.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14342.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14346.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14381.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14413.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14450.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14454.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14531.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14567.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14618.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14958.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14978.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15066.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15315.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10089.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7816.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3136.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3172.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8579.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9400.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9546.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9673.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9690.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9690.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9973.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9999.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5377.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4475.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5389.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4477.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5401.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11226.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3282.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5478.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3398.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3749.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3764.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3830.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3839.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3956.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4172.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4229.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4289.
Removed 1682 multiplexer ports.
<suppressed ~207 debug messages>

13.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10649: $auto$opt_reduce.cc:134:opt_mux$15498
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10665: $auto$opt_reduce.cc:134:opt_mux$15500
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10757: { $flatten\u_usb_cdc.\u_sie.$procmux$10269_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$2067_Y $auto$opt_reduce.cc:134:opt_mux$15502 $flatten\u_usb_cdc.\u_sie.$procmux$10266_CMP }
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4556: { }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7549: $auto$opt_reduce.cc:134:opt_mux$15504
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7115: { $flatten\u_app.$procmux$6532_CMP $flatten\u_app.$procmux$4402_CMP $auto$opt_reduce.cc:134:opt_mux$15506 $flatten\u_app.$procmux$4569_CMP $flatten\u_app.$procmux$4415_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6159: $auto$opt_reduce.cc:134:opt_mux$15508
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12426: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11402_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11401_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$9615: $auto$opt_reduce.cc:134:opt_mux$15510
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6043: $auto$opt_reduce.cc:134:opt_mux$15512
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4744: { }
    New ctrl vector for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11683: { }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3868: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3310_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1645_Y $auto$opt_reduce.cc:134:opt_mux$15514 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4231: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4059_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974_CMP $auto$opt_reduce.cc:134:opt_mux$15516 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4271: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4059_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974_CMP $auto$opt_reduce.cc:134:opt_mux$15518 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15511: { $flatten\u_app.$procmux$5929_CMP $flatten\u_app.$procmux$5930_CMP $flatten\u_app.$procmux$5931_CMP $flatten\u_app.$procmux$5932_CMP $flatten\u_app.$procmux$5951_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12426: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11402_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11401_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP }
  Optimizing cells in module \demo.
Performed a total of 17 changes.

13.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~294 debug messages>
Removed a total of 98 cells.

13.10.6. Executing OPT_DFF pass (perform DFF optimizations).

13.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 2879 unused wires.
<suppressed ~3 debug messages>

13.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~219 debug messages>

13.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4567: { $flatten\u_app.$procmux$4572_CMP $flatten\u_app.$procmux$4402_CMP $flatten\u_app.$procmux$4570_CMP $auto$opt_reduce.cc:134:opt_mux$15520 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4756: { $flatten\u_app.$procmux$4761_CMP $flatten\u_app.$procmux$4402_CMP $flatten\u_app.$procmux$4570_CMP $auto$opt_reduce.cc:134:opt_mux$15522 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4851: { $flatten\u_app.$procmux$4403_CMP $flatten\u_app.$procmux$4402_CMP $flatten\u_app.$procmux$4570_CMP $auto$opt_reduce.cc:134:opt_mux$15524 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6350: $auto$opt_reduce.cc:134:opt_mux$15526
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6387: { $flatten\u_app.$procmux$6226_CMP $auto$opt_reduce.cc:134:opt_mux$15528 $flatten\u_app.$eq$../hdl/demo/app.v:335$1142_Y }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6835: { $flatten\u_app.$procmux$6833_CMP $flatten\u_app.$procmux$6532_CMP $flatten\u_app.$procmux$6491_CMP $flatten\u_app.$procmux$4761_CMP $flatten\u_app.$procmux$4572_CMP $flatten\u_app.$procmux$4403_CMP $flatten\u_app.$procmux$4402_CMP $flatten\u_app.$procmux$4570_CMP $flatten\u_app.$procmux$5196_CMP $flatten\u_app.$procmux$5068_CMP $flatten\u_app.$procmux$4946_CMP $flatten\u_app.$procmux$4841_CMP $auto$opt_reduce.cc:134:opt_mux$15530 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7034: { $flatten\u_app.$procmux$6532_CMP $flatten\u_app.$procmux$4761_CMP $auto$opt_reduce.cc:134:opt_mux$15532 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7042: { $flatten\u_app.$procmux$6532_CMP $flatten\u_app.$procmux$6491_CMP $auto$opt_reduce.cc:134:opt_mux$15534 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7048: { $flatten\u_app.$procmux$6491_CMP $auto$opt_reduce.cc:134:opt_mux$15536 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7053: { $flatten\u_app.$procmux$4402_CMP $auto$opt_reduce.cc:134:opt_mux$15538 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7115: { $flatten\u_app.$procmux$6532_CMP $flatten\u_app.$procmux$4402_CMP $auto$opt_reduce.cc:134:opt_mux$15506 $auto$opt_reduce.cc:134:opt_mux$15540 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12406: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12446: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12466: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12854: $auto$opt_reduce.cc:134:opt_mux$15542
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13093: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y $auto$opt_reduce.cc:134:opt_mux$15546 $auto$opt_reduce.cc:134:opt_mux$15544 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13340: $auto$opt_reduce.cc:134:opt_mux$15548
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13572: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2916_Y $auto$opt_reduce.cc:134:opt_mux$15550 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13845: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13696_CMP $auto$opt_reduce.cc:134:opt_mux$15552 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14218: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2916_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2914_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:737$2918_Y $auto$opt_reduce.cc:134:opt_mux$15554 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14634: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14603_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14562_CMP $auto$opt_reduce.cc:134:opt_mux$15558 $auto$opt_reduce.cc:134:opt_mux$15556 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14372_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10020: { $flatten\u_usb_cdc.\u_sie.$procmux$10000_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10022_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4255: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1580_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974_CMP $auto$opt_reduce.cc:134:opt_mux$15560 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4271: { $auto$opt_reduce.cc:134:opt_mux$15562 $auto$opt_reduce.cc:134:opt_mux$15516 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15525: { $flatten\u_app.$procmux$5929_CMP $flatten\u_app.$procmux$5930_CMP $flatten\u_app.$procmux$5931_CMP $flatten\u_app.$procmux$5932_CMP $flatten\u_app.$procmux$5951_CMP $flatten\u_app.$procmux$6226_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15527: { $flatten\u_app.$procmux$5929_CMP $flatten\u_app.$procmux$5930_CMP $flatten\u_app.$procmux$5931_CMP $flatten\u_app.$procmux$5932_CMP $flatten\u_app.$procmux$5951_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15547: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11402_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11401_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:737$2918_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2916_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2914_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15549: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11402_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11401_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:737$2918_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2914_Y }
  Optimizing cells in module \demo.
Performed a total of 28 changes.

13.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

13.10.13. Executing OPT_DFF pass (perform DFF optimizations).

13.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

13.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.16. Rerunning OPT passes. (Maybe there is more to do..)

13.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~219 debug messages>

13.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.10.20. Executing OPT_DFF pass (perform DFF optimizations).

13.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.23. Finished OPT passes. (There is nothing left to do.)

13.11. Executing FSM pass (extract and optimize FSM).

13.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register demo.u_app.state_q.
Found FSM state register demo.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

13.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_app.$procdff$15454
  root of input selection tree: \u_app.state_d
  found reset state: 4'0000 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$15520
  found ctrl input: $flatten\u_app.$procmux$4841_CMP
  found ctrl input: $flatten\u_app.$procmux$4946_CMP
  found ctrl input: $flatten\u_app.$procmux$5068_CMP
  found ctrl input: $flatten\u_app.$procmux$5196_CMP
  found ctrl input: $flatten\u_app.$procmux$4570_CMP
  found ctrl input: $flatten\u_app.$procmux$4402_CMP
  found ctrl input: $flatten\u_app.$procmux$4403_CMP
  found ctrl input: $flatten\u_app.$procmux$4572_CMP
  found ctrl input: $flatten\u_app.$procmux$4761_CMP
  found ctrl input: $flatten\u_app.$procmux$6491_CMP
  found ctrl input: $flatten\u_app.$procmux$6532_CMP
  found ctrl input: $flatten\u_app.$procmux$6833_CMP
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:307$1056_Y
  found ctrl input: $flatten\u_app.$logic_and$../hdl/demo/app.v:378$1170_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:311$1100_Y
  found state code: 4'0001
  found ctrl input: \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q
  found state code: 4'1011
  found state code: 4'1010
  found state code: 4'1001
  found ctrl input: \u_app.data_valid_q
  found state code: 4'1000
  found ctrl input: $flatten\u_app.$procmux$5929_CMP
  found ctrl input: $flatten\u_app.$procmux$5930_CMP
  found ctrl input: $flatten\u_app.$procmux$5931_CMP
  found ctrl input: $flatten\u_app.$procmux$5932_CMP
  found state code: 4'1101
  found state code: 4'1100
  found state code: 4'0111
  found state code: 4'0110
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$15512
  found state code: 4'0101
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:335$1142_Y
  found ctrl input: $flatten\u_app.$procmux$6226_CMP
  found state code: 4'0100
  found state code: 4'0011
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:203$1047_Y
  found state code: 4'0010
  found ctrl output: $flatten\u_app.$procmux$6833_CMP
  found ctrl output: $flatten\u_app.$procmux$6532_CMP
  found ctrl output: $flatten\u_app.$procmux$6491_CMP
  found ctrl output: $flatten\u_app.$procmux$5196_CMP
  found ctrl output: $flatten\u_app.$procmux$5068_CMP
  found ctrl output: $flatten\u_app.$procmux$4946_CMP
  found ctrl output: $flatten\u_app.$procmux$4841_CMP
  found ctrl output: $flatten\u_app.$procmux$4761_CMP
  found ctrl output: $flatten\u_app.$procmux$4572_CMP
  found ctrl output: $flatten\u_app.$procmux$4570_CMP
  found ctrl output: $flatten\u_app.$procmux$4569_CMP
  found ctrl output: $flatten\u_app.$procmux$4415_CMP
  found ctrl output: $flatten\u_app.$procmux$4403_CMP
  found ctrl output: $flatten\u_app.$procmux$4402_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$15512 $auto$opt_reduce.cc:134:opt_mux$15520 \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q \u_app.data_valid_q $flatten\u_app.$eq$../hdl/demo/app.v:203$1047_Y $flatten\u_app.$eq$../hdl/demo/app.v:307$1056_Y $flatten\u_app.$eq$../hdl/demo/app.v:311$1100_Y $flatten\u_app.$eq$../hdl/demo/app.v:335$1142_Y $flatten\u_app.$logic_and$../hdl/demo/app.v:378$1170_Y $flatten\u_app.$procmux$5929_CMP $flatten\u_app.$procmux$5930_CMP $flatten\u_app.$procmux$5931_CMP $flatten\u_app.$procmux$5932_CMP $flatten\u_app.$procmux$6226_CMP }
  ctrl outputs: { \u_app.state_d $flatten\u_app.$procmux$4402_CMP $flatten\u_app.$procmux$4403_CMP $flatten\u_app.$procmux$4415_CMP $flatten\u_app.$procmux$4569_CMP $flatten\u_app.$procmux$4570_CMP $flatten\u_app.$procmux$4572_CMP $flatten\u_app.$procmux$4761_CMP $flatten\u_app.$procmux$4841_CMP $flatten\u_app.$procmux$4946_CMP $flatten\u_app.$procmux$5068_CMP $flatten\u_app.$procmux$5196_CMP $flatten\u_app.$procmux$6491_CMP $flatten\u_app.$procmux$6532_CMP $flatten\u_app.$procmux$6833_CMP }
  transition:     4'0000 14'---0---------- ->     4'0000 18'000000000000000001
  transition:     4'0000 14'---1---------- ->     4'0001 18'000100000000000001
  transition:     4'1000 14'--0----------- ->     4'1000 18'100000000000001000
  transition:     4'1000 14'--1----------- ->     4'1001 18'100100000000001000
  transition:     4'0100 14'---0---------- ->     4'0100 18'010000000100000000
  transition:     4'0100 14'0--1---------- ->     4'0001 18'000100000100000000
  transition:     4'0100 14'1--1---------- ->     4'0101 18'010100000100000000
  transition:     4'1100 14'-----0-------- ->     4'1100 18'110000010000000000
  transition:     4'1100 14'-----1--0----- ->     4'1100 18'110000010000000000
  transition:     4'1100 14'-----10-1----- ->     4'1100 18'110000010000000000
  transition:     4'1100 14'-----11-1----- ->     4'0001 18'000100010000000000
  transition:     4'0010 14'---0---------- ->     4'0010 18'001000000000000100
  transition:     4'0010 14'---1---------- ->     4'0011 18'001100000000000100
  transition:     4'1010 14'--0----------- ->     4'1010 18'101000000000100000
  transition:     4'1010 14'--1----------- ->     4'1011 18'101100000000100000
  transition:     4'0110 14'-----0-------- ->     4'0110 18'011010000000000000
  transition:     4'0110 14'--0--1-------- ->     4'0110 18'011010000000000000
  transition:     4'0110 14'--1--10------- ->     4'0110 18'011010000000000000
  transition:     4'0110 14'--1--11------- ->     4'1000 18'100010000000000000
  transition:     4'0001 14'---0---------- ->     4'0001 18'000100000000000010
  transition:     4'0001 14'---10--------- ->     4'0001 18'000100000000000010
  transition:     4'0001 14'---11--------- ->     4'0010 18'001000000000000010
  transition:     4'1001 14'--0----------- ->     4'1001 18'100100000000010000
  transition:     4'1001 14'--1----------- ->     4'1010 18'101000000000010000
  transition:     4'0101 14'---0---------- ->     4'0101 18'010101000000000000
  transition:     4'0101 14'---1-----0000- ->     4'0001 18'000101000000000000
  transition:     4'0101 14'---1--------1- ->     4'0110 18'011001000000000000
  transition:     4'0101 14'---1-------1-- ->     4'0111 18'011101000000000000
  transition:     4'0101 14'---1------1--- ->     4'1100 18'110001000000000000
  transition:     4'0101 14'---1-----1---- ->     4'1101 18'110101000000000000
  transition:     4'1101 14'-----0-------- ->     4'1101 18'110100100000000000
  transition:     4'1101 14'-----1--0----- ->     4'1101 18'110100100000000000
  transition:     4'1101 14'-----10-1----- ->     4'1101 18'110100100000000000
  transition:     4'1101 14'-----11-1----- ->     4'0001 18'000100100000000000
  transition:     4'0011 14'0------0-----0 ->     4'0001 18'000100000010000000
  transition:     4'0011 14'---0---------1 ->     4'0011 18'001100000010000000
  transition:     4'0011 14'---1---------1 ->     4'0001 18'000100000010000000
  transition:     4'0011 14'1--0---------- ->     4'0011 18'001100000010000000
  transition:     4'0011 14'1--1---------- ->     4'0100 18'010000000010000000
  transition:     4'0011 14'-------1------ ->     4'1000 18'100000000010000000
  transition:     4'1011 14'--0----------- ->     4'1011 18'101100000001000000
  transition:     4'1011 14'--1----------- ->     4'0001 18'000100000001000000
  transition:     4'0111 14'---0---------- ->     4'0111 18'011100001000000000
  transition:     4'0111 14'---1--0------- ->     4'0111 18'011100001000000000
  transition:     4'0111 14'---1--1------- ->     4'1000 18'100000001000000000
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15408
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:135$2590_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:135$2589_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:135$2590_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:135$2589_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15485
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11365_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12569_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15197_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:634$2883_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2897_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:674$2901_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2899_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2880_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2874_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:602$2875_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:607$2877_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2715_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2715_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11058_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11365_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12569_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15197_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:235$2708_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15197_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:674$2901_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2899_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2897_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:634$2883_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2880_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:607$2877_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:602$2875_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2874_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15197_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12569_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11365_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11058_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2715_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:235$2708_Y }
  transition:      3'000 18'--------------0--- ->      3'000 9'100010000
  transition:      3'000 18'00------------1--- ->      3'000 9'100010000
  transition:      3'000 18'10------------1--- ->      3'010 9'100010100
  transition:      3'000 18'-1------------1--- ->      3'000 9'100010000
  transition:      3'100 18'--------------0--- ->      3'100 9'000111000
  transition:      3'100 18'00------------1--- ->      3'000 9'000110000
  transition:      3'100 18'10------------1--- ->      3'010 9'000110100
  transition:      3'100 18'-1------------1--- ->      3'000 9'000110000
  transition:      3'010 18'--------------0--- ->      3'010 9'010010100
  transition:      3'010 18'00----------0-1--0 ->      3'001 9'010010010
  transition:      3'010 18'00--------001-10-0 ->      3'011 9'010010110
  transition:      3'010 18'00--------101-10-0 ->      3'100 9'010011000
  transition:      3'010 18'00---------01-11-0 ->      3'011 9'010010110
  transition:      3'010 18'00---------11-1--0 ->      3'001 9'010010010
  transition:      3'010 18'00------------1--1 ->      3'010 9'010010100
  transition:      3'010 18'10------------1--- ->      3'010 9'010010100
  transition:      3'010 18'-1------------1--- ->      3'000 9'010010000
  transition:      3'001 18'--------------0--- ->      3'001 9'000000011
  transition:      3'001 18'00------------1--- ->      3'001 9'000000011
  transition:      3'001 18'10------------1--- ->      3'010 9'000000101
  transition:      3'001 18'-1------------1--- ->      3'001 9'000000011
  transition:      3'011 18'--------------0--- ->      3'011 9'001010110
  transition:      3'011 18'00------------1000 ->      3'100 9'001011000
  transition:      3'011 18'00------------1001 ->      3'011 9'001010110
  transition:      3'011 18'00------------101- ->      3'001 9'001010010
  transition:      3'011 18'00-00---0----011-0 ->      3'011 9'001010110
  transition:      3'011 18'00-00---0----011-1 ->      3'001 9'001010010
  transition:      3'011 18'00-00---1----0110- ->      3'100 9'001011000
  transition:      3'011 18'00-00---1----0111- ->      3'001 9'001010010
  transition:      3'011 18'00-------0---111-0 ->      3'011 9'001010110
  transition:      3'011 18'00-------0---111-1 ->      3'001 9'001010010
  transition:      3'011 18'00-------1---1110- ->      3'100 9'001011000
  transition:      3'011 18'00-------1---1111- ->      3'001 9'001010010
  transition:      3'011 18'00-1-000------11-- ->      3'001 9'001010010
  transition:      3'011 18'00-1-100------11-0 ->      3'011 9'001010110
  transition:      3'011 18'00-1-100------11-1 ->      3'001 9'001010010
  transition:      3'011 18'00-1--10------11-0 ->      3'011 9'001010110
  transition:      3'011 18'00-1--10------11-1 ->      3'001 9'001010010
  transition:      3'011 18'00-1---1------110- ->      3'100 9'001011000
  transition:      3'011 18'00-1---1------111- ->      3'001 9'001010010
  transition:      3'011 18'00--10-0------11-- ->      3'001 9'001010010
  transition:      3'011 18'00--11-0------11-0 ->      3'011 9'001010110
  transition:      3'011 18'00--11-0------11-1 ->      3'001 9'001010010
  transition:      3'011 18'00--1--1------110- ->      3'100 9'001011000
  transition:      3'011 18'00--1--1------111- ->      3'001 9'001010010
  transition:      3'011 18'10------------1--- ->      3'010 9'001010100
  transition:      3'011 18'-1------------1--- ->      3'000 9'001010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$15472
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10265_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10266_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10267_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$2067_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10269_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$2065_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10271_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$2064_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10238_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10258_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:494$2448_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:464$2434_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:479$2439_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:429$2353_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:395$2274_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2275_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:401$2276_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:402$2277_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:336$2186_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10022_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10000_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:348$2201_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$2064_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$2065_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$2067_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10238_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10258_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10265_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10266_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10267_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10269_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10271_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10666_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10670_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$10022_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10000_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:494$2448_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:479$2439_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:464$2434_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:429$2353_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:402$2277_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:401$2276_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2275_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:395$2274_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:348$2201_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:336$2186_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$10670_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10666_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10271_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10269_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10267_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10266_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10265_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10258_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10238_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$2067_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$2065_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$2064_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000000010001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000100001000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000100001001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000100001010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0001000000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0001000000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0010000000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0010000000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0010000000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0000001001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0000001001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0000000100000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1---------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01---------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01---------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000010001010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15416
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1643_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1645_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3310_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3735_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3859_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1646_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:182$1667_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:159$1661_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:213$1682_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:216$1683_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:185$1670_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:205$1678_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:123$1641_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:182$1669_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:186$1673_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:177$1666_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3859_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3735_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3310_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1645_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1643_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:123$1641_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1646_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:159$1661_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:177$1666_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:182$1667_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:182$1669_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:185$1670_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:186$1673_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:205$1678_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:213$1682_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:216$1683_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1643_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1645_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3310_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3735_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3859_CMP }
  transition:      3'000 12'0----------- ->      3'000 8'00000001
  transition:      3'000 12'1---0------- ->      3'000 8'00000001
  transition:      3'000 12'1---1------- ->      3'001 8'00001001
  transition:      3'100 12'0----------- ->      3'100 8'10100000
  transition:      3'100 12'1----------- ->      3'000 8'10000000
  transition:      3'010 12'0----------- ->      3'010 8'00010100
  transition:      3'010 12'1--0-0----00 ->      3'010 8'00010100
  transition:      3'010 12'1--0-0-0--01 ->      3'010 8'00010100
  transition:      3'010 12'1--0-0-1--01 ->      3'100 8'00100100
  transition:      3'010 12'1--0-0----1- ->      3'100 8'00100100
  transition:      3'010 12'10-1-0---0-- ->      3'100 8'00100100
  transition:      3'010 12'11-1-0---0-- ->      3'010 8'00010100
  transition:      3'010 12'1--1-0---1-- ->      3'011 8'00011100
  transition:      3'010 12'1----1------ ->      3'100 8'00100100
  transition:      3'001 12'0----------- ->      3'001 8'00001010
  transition:      3'001 12'1-----00---- ->      3'001 8'00001010
  transition:      3'001 12'1-----010--- ->      3'000 8'00000010
  transition:      3'001 12'1-----011--- ->      3'010 8'00010010
  transition:      3'001 12'1-----1----- ->      3'000 8'00000010
  transition:      3'011 12'0----------- ->      3'011 8'01011000
  transition:      3'011 12'1-0--------- ->      3'100 8'01100000
  transition:      3'011 12'1-1--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15423
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1604_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1582_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4059_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1580_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1612_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1580_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4059_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1582_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1604_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1612_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1580_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1582_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4059_CMP }
  transition:       2'00 4'-0-- ->       2'00 6'100000
  transition:       2'00 4'010- ->       2'00 6'100000
  transition:       2'00 4'110- ->       2'01 6'100100
  transition:       2'00 4'-11- ->       2'00 6'100000
  transition:       2'10 4'-0-- ->       2'10 6'001010
  transition:       2'10 4'-100 ->       2'10 6'001010
  transition:       2'10 4'0101 ->       2'11 6'001110
  transition:       2'10 4'1101 ->       2'10 6'001010
  transition:       2'10 4'-11- ->       2'10 6'001010
  transition:       2'01 4'-0-- ->       2'01 6'000101
  transition:       2'01 4'-100 ->       2'01 6'000101
  transition:       2'01 4'0101 ->       2'00 6'000001
  transition:       2'01 4'1101 ->       2'10 6'001001
  transition:       2'01 4'-11- ->       2'01 6'000101
  transition:       2'11 4'-0-- ->       2'11 6'011100
  transition:       2'11 4'-100 ->       2'11 6'011100
  transition:       2'11 4'-101 ->       2'00 6'010000
  transition:       2'11 4'-11- ->       2'11 6'011100

13.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15611' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15604' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15590' from module `\demo'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15582' from module `\demo'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15197_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15579' from module `\demo'.
Optimizing FSM `$fsm$\u_app.state_q$15563' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$15520.

13.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 144 unused cells and 144 unused wires.
<suppressed ~150 debug messages>

13.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.state_q$15563' from module `\demo'.
  Removing unused output signal $flatten\u_app.$procmux$6833_CMP.
  Removing unused output signal \u_app.state_d [0].
  Removing unused output signal \u_app.state_d [1].
  Removing unused output signal \u_app.state_d [2].
  Removing unused output signal \u_app.state_d [3].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15579' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15582' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2715_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15197_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15590' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10238_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10258_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15604' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15611' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

13.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.state_q$15563' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -------------1
  1000 -> ------------1-
  0100 -> -----------1--
  1100 -> ----------1---
  0010 -> ---------1----
  1010 -> --------1-----
  0110 -> -------1------
  0001 -> ------1-------
  1001 -> -----1--------
  0101 -> ----1---------
  1101 -> ---1----------
  0011 -> --1-----------
  1011 -> -1------------
  0111 -> 1-------------
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15579' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15582' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15590' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15604' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15611' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

13.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.state_q$15563' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_app.state_q$15563 (\u_app.state_q):

  Number of input signals:   13
  Number of output signals:  13
  Number of state bits:      14

  Input signals:
    0: $flatten\u_app.$procmux$6226_CMP
    1: $flatten\u_app.$procmux$5932_CMP
    2: $flatten\u_app.$procmux$5931_CMP
    3: $flatten\u_app.$procmux$5930_CMP
    4: $flatten\u_app.$procmux$5929_CMP
    5: $flatten\u_app.$logic_and$../hdl/demo/app.v:378$1170_Y
    6: $flatten\u_app.$eq$../hdl/demo/app.v:335$1142_Y
    7: $flatten\u_app.$eq$../hdl/demo/app.v:311$1100_Y
    8: $flatten\u_app.$eq$../hdl/demo/app.v:307$1056_Y
    9: $flatten\u_app.$eq$../hdl/demo/app.v:203$1047_Y
   10: \u_app.data_valid_q
   11: \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q
   12: $auto$opt_reduce.cc:134:opt_mux$15512

  Output signals:
    0: $flatten\u_app.$procmux$6532_CMP
    1: $flatten\u_app.$procmux$6491_CMP
    2: $flatten\u_app.$procmux$5196_CMP
    3: $flatten\u_app.$procmux$5068_CMP
    4: $flatten\u_app.$procmux$4946_CMP
    5: $flatten\u_app.$procmux$4841_CMP
    6: $flatten\u_app.$procmux$4761_CMP
    7: $flatten\u_app.$procmux$4572_CMP
    8: $flatten\u_app.$procmux$4570_CMP
    9: $flatten\u_app.$procmux$4569_CMP
   10: $flatten\u_app.$procmux$4415_CMP
   11: $flatten\u_app.$procmux$4403_CMP
   12: $flatten\u_app.$procmux$4402_CMP

  State encoding:
    0: 14'-------------1  <RESET STATE>
    1: 14'------------1-
    2: 14'-----------1--
    3: 14'----------1---
    4: 14'---------1----
    5: 14'--------1-----
    6: 14'-------1------
    7: 14'------1-------
    8: 14'-----1--------
    9: 14'----1---------
   10: 14'---1----------
   11: 14'--1-----------
   12: 14'-1------------
   13: 14'1-------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'--0----------   ->     0 13'0000000000000
      1:     0 13'--1----------   ->     7 13'0000000000000
      2:     1 13'-0-----------   ->     1 13'0000000000100
      3:     1 13'-1-----------   ->     8 13'0000000000100
      4:     2 13'--0----------   ->     2 13'0000010000000
      5:     2 13'0-1----------   ->     7 13'0000010000000
      6:     2 13'1-1----------   ->     9 13'0000010000000
      7:     3 13'----1--0-----   ->     3 13'0001000000000
      8:     3 13'----10-1-----   ->     3 13'0001000000000
      9:     3 13'----0--------   ->     3 13'0001000000000
     10:     3 13'----11-1-----   ->     7 13'0001000000000
     11:     4 13'--0----------   ->     4 13'0000000000010
     12:     4 13'--1----------   ->    11 13'0000000000010
     13:     5 13'-0-----------   ->     5 13'0000000010000
     14:     5 13'-1-----------   ->    12 13'0000000010000
     15:     6 13'-1--11-------   ->     1 13'1000000000000
     16:     6 13'-1--10-------   ->     6 13'1000000000000
     17:     6 13'----0--------   ->     6 13'1000000000000
     18:     6 13'-0--1--------   ->     6 13'1000000000000
     19:     7 13'--11---------   ->     4 13'0000000000001
     20:     7 13'--10---------   ->     7 13'0000000000001
     21:     7 13'--0----------   ->     7 13'0000000000001
     22:     8 13'-1-----------   ->     5 13'0000000001000
     23:     8 13'-0-----------   ->     8 13'0000000001000
     24:     9 13'--1------1---   ->     3 13'0100000000000
     25:     9 13'--1--------1-   ->     6 13'0100000000000
     26:     9 13'--1-----0000-   ->     7 13'0100000000000
     27:     9 13'--0----------   ->     9 13'0100000000000
     28:     9 13'--1-----1----   ->    10 13'0100000000000
     29:     9 13'--1-------1--   ->    13 13'0100000000000
     30:    10 13'----11-1-----   ->     7 13'0010000000000
     31:    10 13'----1--0-----   ->    10 13'0010000000000
     32:    10 13'----10-1-----   ->    10 13'0010000000000
     33:    10 13'----0--------   ->    10 13'0010000000000
     34:    11 13'------1------   ->     1 13'0000001000000
     35:    11 13'1-1----------   ->     2 13'0000001000000
     36:    11 13'0-----0-----0   ->     7 13'0000001000000
     37:    11 13'--1---------1   ->     7 13'0000001000000
     38:    11 13'--0---------1   ->    11 13'0000001000000
     39:    11 13'1-0----------   ->    11 13'0000001000000
     40:    12 13'-1-----------   ->     7 13'0000000100000
     41:    12 13'-0-----------   ->    12 13'0000000100000
     42:    13 13'--1--1-------   ->     1 13'0000100000000
     43:    13 13'--1--0-------   ->    13 13'0000100000000
     44:    13 13'--0----------   ->    13 13'0000100000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15579' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15579 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:135$2590_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:135$2589_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15582' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$15582 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   17
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2874_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:602$2875_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:607$2877_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2880_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:634$2883_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2897_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2899_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:674$2901_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP
   15: \u_usb_cdc.u_sie.out_err_q
   16: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:235$2708_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11058_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11365_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12569_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 17'-------------0---   ->     0 4'0000
      1:     0 17'00-----------1---   ->     0 4'0000
      2:     0 17'-1-----------1---   ->     0 4'0000
      3:     0 17'10-----------1---   ->     2 4'0000
      4:     1 17'00-----------1---   ->     0 4'0010
      5:     1 17'-1-----------1---   ->     0 4'0010
      6:     1 17'-------------0---   ->     1 4'0010
      7:     1 17'10-----------1---   ->     2 4'0010
      8:     2 17'-1-----------1---   ->     0 4'1000
      9:     2 17'00-------101-10-0   ->     1 4'1000
     10:     2 17'00-----------1--1   ->     2 4'1000
     11:     2 17'-------------0---   ->     2 4'1000
     12:     2 17'10-----------1---   ->     2 4'1000
     13:     2 17'00---------0-1--0   ->     3 4'1000
     14:     2 17'00--------11-1--0   ->     3 4'1000
     15:     2 17'00-------001-10-0   ->     4 4'1000
     16:     2 17'00--------01-11-0   ->     4 4'1000
     17:     3 17'10-----------1---   ->     2 4'0001
     18:     3 17'-------------0---   ->     3 4'0001
     19:     3 17'00-----------1---   ->     3 4'0001
     20:     3 17'-1-----------1---   ->     3 4'0001
     21:     4 17'-1-----------1---   ->     0 4'0100
     22:     4 17'00-----------1000   ->     1 4'0100
     23:     4 17'0000---1----0110-   ->     1 4'0100
     24:     4 17'00------1---1110-   ->     1 4'0100
     25:     4 17'00-1--1------110-   ->     1 4'0100
     26:     4 17'001---1------110-   ->     1 4'0100
     27:     4 17'10-----------1---   ->     2 4'0100
     28:     4 17'0000---0----011-1   ->     3 4'0100
     29:     4 17'00------0---111-1   ->     3 4'0100
     30:     4 17'001-100------11-1   ->     3 4'0100
     31:     4 17'001--10------11-1   ->     3 4'0100
     32:     4 17'00-11-0------11-1   ->     3 4'0100
     33:     4 17'00-----------101-   ->     3 4'0100
     34:     4 17'0000---1----0111-   ->     3 4'0100
     35:     4 17'00------1---1111-   ->     3 4'0100
     36:     4 17'00-1--1------111-   ->     3 4'0100
     37:     4 17'001---1------111-   ->     3 4'0100
     38:     4 17'001-000------11--   ->     3 4'0100
     39:     4 17'00-10-0------11--   ->     3 4'0100
     40:     4 17'0000---0----011-0   ->     4 4'0100
     41:     4 17'00------0---111-0   ->     4 4'0100
     42:     4 17'001-100------11-0   ->     4 4'0100
     43:     4 17'001--10------11-0   ->     4 4'0100
     44:     4 17'00-11-0------11-0   ->     4 4'0100
     45:     4 17'00-----------1001   ->     4 4'0100
     46:     4 17'-------------0---   ->     4 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15590' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$15590 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:336$2186_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:348$2201_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:395$2274_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2275_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:401$2276_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:402$2277_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:429$2353_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:464$2434_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:479$2439_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:494$2448_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$10000_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$10022_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$2064_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$2065_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$2067_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$10265_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$10266_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$10267_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$10269_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$10271_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$10666_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$10670_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000100000
      5:     1 16'10------------1-   ->     0 10'0000100000
      6:     1 16'-1------------1-   ->     0 10'0000100000
      7:     1 16'--------------0-   ->     1 10'0000100000
      8:     1 16'00---10-------1-   ->     4 10'0000100000
      9:     1 16'00---00-------1-   ->     7 10'0000100000
     10:     2 16'-0------------10   ->     0 10'0001000000
     11:     2 16'-1------------1-   ->     0 10'0001000000
     12:     2 16'--------------0-   ->     2 10'0001000000
     13:     2 16'-0------------11   ->     8 10'0001000000
     14:     3 16'-0------------10   ->     0 10'0010000000
     15:     3 16'-1------------1-   ->     0 10'0010000000
     16:     3 16'--------------0-   ->     3 10'0010000000
     17:     3 16'-0------------11   ->     9 10'0010000000
     18:     4 16'-1------------1-   ->     0 10'0000001000
     19:     4 16'--------------0-   ->     4 10'0000001000
     20:     4 16'-0------------1-   ->    10 10'0000001000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-01---------1111   ->     2 10'0000000001
     31:     6 16'-0-1---------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-01---------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000010000
     37:     7 16'-0--1---------1-   ->     4 10'0000010000
     38:     7 16'--------------0-   ->     7 10'0000010000
     39:     7 16'-0--0---------1-   ->     7 10'0000010000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15604' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15604 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   12
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:216$1683_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:213$1682_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:205$1678_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:186$1673_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:185$1670_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:182$1669_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:182$1667_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:177$1666_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:159$1661_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1646_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:123$1641_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3859_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3735_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3310_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1645_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1643_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'1---0-------   ->     0 5'00001
      1:     0 12'0-----------   ->     0 5'00001
      2:     0 12'1---1-------   ->     3 5'00001
      3:     1 12'1-----------   ->     0 5'10000
      4:     1 12'0-----------   ->     1 5'10000
      5:     2 12'1--0-0-1--01   ->     1 5'00100
      6:     2 12'1--0-0----1-   ->     1 5'00100
      7:     2 12'10-1-0---0--   ->     1 5'00100
      8:     2 12'1----1------   ->     1 5'00100
      9:     2 12'1--0-0----00   ->     2 5'00100
     10:     2 12'1--0-0-0--01   ->     2 5'00100
     11:     2 12'11-1-0---0--   ->     2 5'00100
     12:     2 12'0-----------   ->     2 5'00100
     13:     2 12'1--1-0---1--   ->     4 5'00100
     14:     3 12'1-----010---   ->     0 5'00010
     15:     3 12'1-----1-----   ->     0 5'00010
     16:     3 12'1-----011---   ->     2 5'00010
     17:     3 12'1-----00----   ->     3 5'00010
     18:     3 12'0-----------   ->     3 5'00010
     19:     4 12'1-1---------   ->     0 5'01000
     20:     4 12'1-0---------   ->     1 5'01000
     21:     4 12'0-----------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15611' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15611 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1612_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1604_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4059_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1582_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1580_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'1000
      1:     0 4'-11-   ->     0 4'1000
      2:     0 4'-0--   ->     0 4'1000
      3:     0 4'110-   ->     2 4'1000
      4:     1 4'-100   ->     1 4'0010
      5:     1 4'1101   ->     1 4'0010
      6:     1 4'-11-   ->     1 4'0010
      7:     1 4'-0--   ->     1 4'0010
      8:     1 4'0101   ->     3 4'0010
      9:     2 4'0101   ->     0 4'0001
     10:     2 4'1101   ->     1 4'0001
     11:     2 4'-100   ->     2 4'0001
     12:     2 4'-11-   ->     2 4'0001
     13:     2 4'-0--   ->     2 4'0001
     14:     3 4'-101   ->     0 4'0100
     15:     3 4'-100   ->     3 4'0100
     16:     3 4'-11-   ->     3 4'0100
     17:     3 4'-0--   ->     3 4'0100

-------------------------------------

13.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.state_q$15563' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15579' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15582' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15590' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15604' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15611' from module `\demo'.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~52 debug messages>

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~207 debug messages>

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$15451 ($adff) from module demo (D = 1'1, Q = \usb_pu_q).
Adding EN signal on $procdff$15450 ($adff) from module demo (D = $add$../hdl/demo/demo.v:91$1197_Y [19:0], Q = \up_cnt [19:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15428 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15427 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15426 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15425 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15424 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15419 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3893_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15418 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:188$1674_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15417 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3906_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.reset_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15415 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15414 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15413 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15483 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15482 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15481 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15480 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15479 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15479 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$16435 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15478 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15478 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$16460 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15477 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15475 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15474 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15473 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15471 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15494 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15493 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15492 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\dev_state_dd[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15491 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15490 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\req_d[3:0], Q = \u_usb_cdc.u_ctrl_endp.req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15489 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15488 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15487 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15486 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15484 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15412 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15411 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15410 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15409 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2602_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15407 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15404 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3092_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15403 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15401 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3056_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15399 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15398 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2651_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15397 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3076_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15392 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3018_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15391 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15390 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3041_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15389 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2697_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15387 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$15467 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_rom.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$15466 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$15469 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$15468 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.$procdff$15463 ($adff) from module demo (D = \u_app.mem_addr_d, Q = \u_app.mem_addr_q).
Adding EN signal on $flatten\u_app.$procdff$15462 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$15460 ($adff) from module demo (D = \u_app.data_q, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$15459 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$15459 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$15459 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$15458 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$15457 ($adff) from module demo (D = \u_app.data_valid_d, Q = \u_app.data_valid_q).
Adding EN signal on $flatten\u_app.$procdff$15456 ($adff) from module demo (D = \u_app.data_q, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$15455 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$15455 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$15455 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$15453 ($adff) from module demo (D = \u_app.out_data_i, Q = \u_app.data_q).

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 140 unused cells and 256 unused wires.
<suppressed ~164 debug messages>

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~26 debug messages>

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~181 debug messages>

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~228 debug messages>
Removed a total of 76 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 76 unused wires.
<suppressed ~1 debug messages>

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.12.16. Rerunning OPT passes. (Maybe there is more to do..)

13.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~185 debug messages>

13.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.12.20. Executing OPT_DFF pass (perform DFF optimizations).

13.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.12.23. Finished OPT passes. (There is nothing left to do.)

13.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$add$../hdl/demo/demo.v:91$1197 ($add).
Removed top 11 bits (of 32) from port Y of cell demo.$add$../hdl/demo/demo.v:91$1197 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942 ($add).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16188 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16183 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16427 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16170 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16154 ($eq).
Removed top 4 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16150 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16122 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16118 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16114 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16109 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16105 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16092 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16083 ($eq).
Removed top 4 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16412 ($ne).
Removed top 1 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16074 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16446 ($ne).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16057 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16047 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16043 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16039 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16035 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16031 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16027 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16023 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16019 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16015 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16011 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15998 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15994 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15990 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15986 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15982 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15978 ($eq).
Removed top 6 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15974 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15970 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15961 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15953 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15949 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15945 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15941 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15937 ($eq).
Removed top 4 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15933 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15929 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15925 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15921 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15917 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15913 ($eq).
Removed top 6 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15909 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15905 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16448 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16298 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16389 ($ne).
Removed top 1 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16444 ($ne).
Removed top 16 bits (of 32) from mux cell demo.$flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$2492 ($mux).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$2499 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../../common/hdl/ice40/rom.v:0$2528 ($shiftx).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15901 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6775 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6680 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6524 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6425 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6371 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6226_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6182 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6159 ($mux).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15890 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5994 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5980 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5950 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5951_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5932_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5931_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5930_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5929_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5889 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5876 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5863 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5706 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5690 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5658 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5630 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5628 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5626 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5611 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5609 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5607 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5592 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5590 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5588 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5573 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5571 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5569 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5554 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5552 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5550 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5535 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5533 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5531 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5516 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5514 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5512 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5399 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5375 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5353 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5351 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5338 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5336 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5323 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5321 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5308 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5306 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5293 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5291 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5278 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5276 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5263 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5261 ($mux).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15881 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15877 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4669 ($mux).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15873 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4538 ($mux).
Removed top 4 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15869 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4376 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:335$1142 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1138 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1134 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1130 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1126 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1122 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1118 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1114 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:314$1101 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:314$1101 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1097 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1093 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1089 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1085 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1081 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1077 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1073 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1069 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:212$1049 ($add).
Removed top 22 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:212$1049 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:183$1024 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:183$1024 ($sub).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16395 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16469 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16471 ($ne).
Removed top 5 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16391 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15699 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16572 ($ne).
Removed top 3 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16576 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16600 ($ne).
Removed top 6 bits (of 9) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16638 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16657 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16676 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16700 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16722 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16726 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16752 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16756 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16771 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16773 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16775 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16788 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16795 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16812 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16827 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16850 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16869 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15730 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16306 ($eq).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2595 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2596 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2599 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2599 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2604 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2604 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2607 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2629 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2629 ($add).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15865 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634 ($sub).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2642 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2646 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2646 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2656 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2656 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:327$2657 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2675 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2675 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2690 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2691 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2694 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2694 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2699 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2699 ($add).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3016 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3028 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3030 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3032 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3054 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3063 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3065 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3067 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3105 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3169 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3235 ($mux).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15861 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2718 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2718 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:350$2744 ($ne).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2747 ($ne).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2748 ($ne).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2750 ($ne).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2752 ($ne).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:393$2767 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$2777 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$2788 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:527$2844 ($ne).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:544$2850 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:574$2862 ($gt).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2874 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2880 ($eq).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2887 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2894 ($shiftx).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2897 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2899 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2914 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2916 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11089 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11188 ($mux).
Removed top 1 bits (of 2) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11207 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11774 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11872 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11981 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12022 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16399 ($ne).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12648_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12718 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12745 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12854 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12905 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12910_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13070 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13150_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13340 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13370 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13375_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13515 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13547 ($mux).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13608_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13690 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13696_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13723 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13906 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13938 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13999 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14124 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14157 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14306 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14337 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14483_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14522_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14562_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15833 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$2073 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$2073 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:349$2197 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:362$2213 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2217 ($and).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11039 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2236 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2240 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11034 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2244 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2248 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2252 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11025 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2256 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2260 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2264 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2268 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2272 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2275 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:432$2369 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2373 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10970 ($mux).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2384 ($shl).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10967 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:467$2431 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2442 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2481 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2481 ($add).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15826 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7251 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7274 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7277 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7285 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7288 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7296 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7299 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7307 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7310 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7318 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7321 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7329 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7332 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7340 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7343 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7565 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7568 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7579 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7582 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7593 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7596 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7607 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7610 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7621 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7624 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7635 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7638 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7649 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7652 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7856 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7859 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7861 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7864 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7984 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8089 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8091 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8094 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8106 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8108 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8111 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8123 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8125 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8128 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8140 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8142 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8145 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8157 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8159 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8162 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8174 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8176 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8179 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8191 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8193 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8196 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8208 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8210 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8213 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8376 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8390 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8427 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8430 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8442 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8445 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8457 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8460 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8472 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8475 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8487 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8490 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8502 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8505 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8517 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8520 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8567 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8598 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8685 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8713 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8765 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8790 ($mux).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15817 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8884 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8906 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9012 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9031 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9128 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9130 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9133 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9147 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9149 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9152 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9166 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9168 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9171 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9185 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9187 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9190 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9204 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9206 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9209 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9223 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9225 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9228 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9242 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9244 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9247 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9261 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9263 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9266 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9280 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9282 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9285 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9299 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9301 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9304 ($mux).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9316 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9318 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9320 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9323 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9350 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9366 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10000_CMP0 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10321 ($mux).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16440 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3622 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3574 ($mux).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3557 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3464 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3429 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3410 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15778 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3287 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1675 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1675 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1664 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1660 ($add).
Removed top 26 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1660 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1646 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:122$1637 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1636 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1636 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1609 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1609 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1606 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1606 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1597 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1597 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:74$2540 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7967 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10180 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7814 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10106 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7685 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9894 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2387 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2387 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2387 ($or).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9742 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2218 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2218 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2218 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2384 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2386 ($and).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2386 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2386 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2215 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2217 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2217 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7854 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2374 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2374 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2374 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2371 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2373 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2373 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2216 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2216 ($not).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2210 ($shl).
Removed top 11 bits (of 32) from wire demo.$add$../hdl/demo/demo.v:91$1197_Y.
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:183$1024_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:314$1101_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2699_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2691_Y.

13.14. Executing PEEPOPT pass (run peephole optimizers).

13.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 218 unused wires.
<suppressed ~1 debug messages>

13.16. Executing SHARE pass (SAT-based resource sharing).

13.17. Executing TECHMAP pass (map to technology primitives).

13.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

13.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

13.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

13.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $add$../hdl/demo/demo.v:91$1197 ($add).
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:212$1049 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:183$1024 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:314$1101 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2604 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2629 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2646 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2656 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2675 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2699 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2718 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$2073 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2481 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1660 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1675 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1636 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1609 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1597 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1606 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1606.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1597.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1609.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1636.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1675.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1660.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2481.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$2073.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2718.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2699.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2675.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2656.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2646.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2629.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2604.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:314$1101.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:183$1024.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:212$1049.
  creating $alu model for $macc $add$../hdl/demo/demo.v:91$1197.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:574$2862 ($gt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:578$2866 ($gt): new $alu
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:578$2866: $auto$alumacc.cc:485:replace_alu$16889
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:574$2862: $auto$alumacc.cc:485:replace_alu$16900
  creating $alu cell for $add$../hdl/demo/demo.v:91$1197: $auto$alumacc.cc:485:replace_alu$16905
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:212$1049: $auto$alumacc.cc:485:replace_alu$16908
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:183$1024: $auto$alumacc.cc:485:replace_alu$16911
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:314$1101: $auto$alumacc.cc:485:replace_alu$16914
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942: $auto$alumacc.cc:485:replace_alu$16917
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2604: $auto$alumacc.cc:485:replace_alu$16920
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2629: $auto$alumacc.cc:485:replace_alu$16923
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2646: $auto$alumacc.cc:485:replace_alu$16926
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2656: $auto$alumacc.cc:485:replace_alu$16929
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2675: $auto$alumacc.cc:485:replace_alu$16932
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2699: $auto$alumacc.cc:485:replace_alu$16935
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634: $auto$alumacc.cc:485:replace_alu$16938
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648: $auto$alumacc.cc:485:replace_alu$16941
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2718: $auto$alumacc.cc:485:replace_alu$16944
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$2073: $auto$alumacc.cc:485:replace_alu$16947
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2481: $auto$alumacc.cc:485:replace_alu$16950
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1660: $auto$alumacc.cc:485:replace_alu$16953
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1675: $auto$alumacc.cc:485:replace_alu$16956
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1636: $auto$alumacc.cc:485:replace_alu$16959
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1609: $auto$alumacc.cc:485:replace_alu$16962
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1597: $auto$alumacc.cc:485:replace_alu$16965
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1606: $auto$alumacc.cc:485:replace_alu$16968
  created 24 $alu and 0 $macc cells.

13.21. Executing OPT pass (performing simple optimizations).

13.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

13.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

13.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4567: { \u_app.state_q [2] $auto$opt_reduce.cc:134:opt_mux$16972 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4756: { \u_app.state_q [11] $auto$opt_reduce.cc:134:opt_mux$16974 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4851: { \u_app.state_q [9] $auto$opt_reduce.cc:134:opt_mux$16976 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13093: { $auto$opt_reduce.cc:134:opt_mux$15546 $auto$opt_reduce.cc:134:opt_mux$16978 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13572: { $auto$opt_reduce.cc:134:opt_mux$15550 $auto$opt_reduce.cc:134:opt_mux$16980 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14218: { $auto$opt_reduce.cc:134:opt_mux$16982 $auto$opt_reduce.cc:134:opt_mux$15554 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14775: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14732_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2897_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2880_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13608_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13375_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12910_CMP $auto$opt_reduce.cc:134:opt_mux$16984 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3868: $auto$opt_reduce.cc:134:opt_mux$15514
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16971: { \u_app.state_q [13] \u_app.state_q [10] \u_app.state_q [6] \u_app.state_q [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16973: { \u_app.state_q [13] \u_app.state_q [10] \u_app.state_q [6] \u_app.state_q [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16975: { \u_app.state_q [13] \u_app.state_q [10] \u_app.state_q [6] \u_app.state_q [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16977: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2726_Y }
  Optimizing cells in module \demo.
Performed a total of 12 changes.

13.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~186 debug messages>
Removed a total of 62 cells.

13.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$16859 ($adffe) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$16840 ($adffe) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$16821 ($adffe) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).

13.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 69 unused wires.
<suppressed ~1 debug messages>

13.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.9. Rerunning OPT passes. (Maybe there is more to do..)

13.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

13.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16999: { $auto$opt_dff.cc:197:make_patterns_logic$16996 $auto$opt_dff.cc:197:make_patterns_logic$16836 $auto$opt_dff.cc:197:make_patterns_logic$16834 $auto$opt_dff.cc:197:make_patterns_logic$16826 $auto$opt_dff.cc:197:make_patterns_logic$16822 $auto$opt_dff.cc:197:make_patterns_logic$16811 $auto$opt_dff.cc:197:make_patterns_logic$16774 $auto$opt_dff.cc:197:make_patterns_logic$16772 $auto$opt_dff.cc:197:make_patterns_logic$16770 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16989: { $auto$opt_dff.cc:197:make_patterns_logic$16986 $auto$opt_dff.cc:197:make_patterns_logic$16868 $auto$opt_dff.cc:197:make_patterns_logic$16866 $auto$opt_dff.cc:197:make_patterns_logic$16860 $auto$opt_dff.cc:197:make_patterns_logic$16836 $auto$opt_dff.cc:197:make_patterns_logic$16834 $auto$opt_dff.cc:197:make_patterns_logic$16811 $auto$opt_dff.cc:197:make_patterns_logic$16774 $auto$opt_dff.cc:197:make_patterns_logic$16772 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16994: { $auto$opt_dff.cc:197:make_patterns_logic$16991 $auto$opt_dff.cc:197:make_patterns_logic$16849 $auto$opt_dff.cc:197:make_patterns_logic$16841 $auto$opt_dff.cc:197:make_patterns_logic$16836 $auto$opt_dff.cc:197:make_patterns_logic$16834 $auto$opt_dff.cc:197:make_patterns_logic$16811 $auto$opt_dff.cc:197:make_patterns_logic$16787 $auto$opt_dff.cc:197:make_patterns_logic$16774 $auto$opt_dff.cc:197:make_patterns_logic$16772 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10757: { $auto$opt_reduce.cc:134:opt_mux$15502 $auto$opt_reduce.cc:134:opt_mux$17001 }
  Optimizing cells in module \demo.
Performed a total of 4 changes.

13.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

13.21.13. Executing OPT_DFF pass (perform DFF optimizations).

13.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3 unused cells and 5 unused wires.
<suppressed ~4 debug messages>

13.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.16. Rerunning OPT passes. (Maybe there is more to do..)

13.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

13.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.21.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.23. Finished OPT passes. (There is nothing left to do.)

13.22. Executing MEMORY pass.

13.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

13.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

13.25. Executing TECHMAP pass (map to technology primitives).

13.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

13.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

13.26. Executing ICE40_BRAMINIT pass.

13.27. Executing OPT pass (performing simple optimizations).

13.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~306 debug messages>

13.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.27.3. Executing OPT_DFF pass (perform DFF optimizations).

13.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 332 unused wires.
<suppressed ~1 debug messages>

13.27.5. Finished fast OPT passes.

13.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.29. Executing OPT pass (performing simple optimizations).

13.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

13.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5244:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17520 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [25] $auto$opt_expr.cc:205:group_cell_inputs$17520 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17520 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [15] $auto$opt_expr.cc:205:group_cell_inputs$17520 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17520 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17520 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17520 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17520 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17520 [30] $auto$opt_expr.cc:205:group_cell_inputs$17520 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17520 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17520 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17520 [27] $auto$opt_expr.cc:205:group_cell_inputs$17520 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17520 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17520 [2] $auto$opt_expr.cc:205:group_cell_inputs$17520 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17520 [1] $auto$opt_expr.cc:205:group_cell_inputs$17520 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17520 [0] $auto$opt_expr.cc:205:group_cell_inputs$17520 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17520 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1137 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17520 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5259:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17491 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [25] $auto$opt_expr.cc:205:group_cell_inputs$17491 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17491 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [15] $auto$opt_expr.cc:205:group_cell_inputs$17491 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17491 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17491 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17491 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17491 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17491 [30] $auto$opt_expr.cc:205:group_cell_inputs$17491 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17491 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17491 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17491 [27] $auto$opt_expr.cc:205:group_cell_inputs$17491 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17491 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17491 [2] $auto$opt_expr.cc:205:group_cell_inputs$17491 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17491 [1] $auto$opt_expr.cc:205:group_cell_inputs$17491 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17491 [0] $auto$opt_expr.cc:205:group_cell_inputs$17491 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [31] $auto$opt_expr.cc:205:group_cell_inputs$17520 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [25] $auto$opt_expr.cc:205:group_cell_inputs$17520 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17520 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [15] $auto$opt_expr.cc:205:group_cell_inputs$17520 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17520 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17520 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17520 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17491 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17520 [13] $auto$opt_expr.cc:205:group_cell_inputs$17520 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [22] $auto$opt_expr.cc:205:group_cell_inputs$17520 [6] $auto$opt_expr.cc:205:group_cell_inputs$17520 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17520 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [7] $auto$opt_expr.cc:205:group_cell_inputs$17520 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [4] $auto$opt_expr.cc:205:group_cell_inputs$17520 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [31] $auto$opt_expr.cc:205:group_cell_inputs$17520 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [25] $auto$opt_expr.cc:205:group_cell_inputs$17520 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [21] $auto$opt_expr.cc:205:group_cell_inputs$17520 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [15] $auto$opt_expr.cc:205:group_cell_inputs$17520 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1133 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17491 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5274:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17462 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [25] $auto$opt_expr.cc:205:group_cell_inputs$17462 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17462 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [15] $auto$opt_expr.cc:205:group_cell_inputs$17462 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17462 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17462 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17462 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17462 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17462 [30] $auto$opt_expr.cc:205:group_cell_inputs$17462 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17462 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17462 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17462 [27] $auto$opt_expr.cc:205:group_cell_inputs$17462 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17462 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17462 [2] $auto$opt_expr.cc:205:group_cell_inputs$17462 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17462 [1] $auto$opt_expr.cc:205:group_cell_inputs$17462 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17462 [0] $auto$opt_expr.cc:205:group_cell_inputs$17462 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [31] $auto$opt_expr.cc:205:group_cell_inputs$17491 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [25] $auto$opt_expr.cc:205:group_cell_inputs$17491 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17491 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [15] $auto$opt_expr.cc:205:group_cell_inputs$17491 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17491 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17491 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17491 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17462 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17491 [13] $auto$opt_expr.cc:205:group_cell_inputs$17491 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [22] $auto$opt_expr.cc:205:group_cell_inputs$17491 [6] $auto$opt_expr.cc:205:group_cell_inputs$17491 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17491 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [7] $auto$opt_expr.cc:205:group_cell_inputs$17491 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [4] $auto$opt_expr.cc:205:group_cell_inputs$17491 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [31] $auto$opt_expr.cc:205:group_cell_inputs$17491 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [25] $auto$opt_expr.cc:205:group_cell_inputs$17491 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [21] $auto$opt_expr.cc:205:group_cell_inputs$17491 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [15] $auto$opt_expr.cc:205:group_cell_inputs$17491 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1129 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17462 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5289:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17433 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [25] $auto$opt_expr.cc:205:group_cell_inputs$17433 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17433 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [15] $auto$opt_expr.cc:205:group_cell_inputs$17433 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17433 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17433 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17433 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17433 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17433 [30] $auto$opt_expr.cc:205:group_cell_inputs$17433 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17433 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17433 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17433 [27] $auto$opt_expr.cc:205:group_cell_inputs$17433 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17433 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17433 [2] $auto$opt_expr.cc:205:group_cell_inputs$17433 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17433 [1] $auto$opt_expr.cc:205:group_cell_inputs$17433 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17433 [0] $auto$opt_expr.cc:205:group_cell_inputs$17433 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [31] $auto$opt_expr.cc:205:group_cell_inputs$17462 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [25] $auto$opt_expr.cc:205:group_cell_inputs$17462 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17462 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [15] $auto$opt_expr.cc:205:group_cell_inputs$17462 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17462 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17462 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17462 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17433 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17462 [13] $auto$opt_expr.cc:205:group_cell_inputs$17462 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [22] $auto$opt_expr.cc:205:group_cell_inputs$17462 [6] $auto$opt_expr.cc:205:group_cell_inputs$17462 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17462 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [7] $auto$opt_expr.cc:205:group_cell_inputs$17462 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [4] $auto$opt_expr.cc:205:group_cell_inputs$17462 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [31] $auto$opt_expr.cc:205:group_cell_inputs$17462 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [25] $auto$opt_expr.cc:205:group_cell_inputs$17462 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [21] $auto$opt_expr.cc:205:group_cell_inputs$17462 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [15] $auto$opt_expr.cc:205:group_cell_inputs$17462 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1125 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17433 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5304:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17404 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [25] $auto$opt_expr.cc:205:group_cell_inputs$17404 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17404 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [15] $auto$opt_expr.cc:205:group_cell_inputs$17404 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17404 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17404 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17404 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17404 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17404 [30] $auto$opt_expr.cc:205:group_cell_inputs$17404 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17404 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17404 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17404 [27] $auto$opt_expr.cc:205:group_cell_inputs$17404 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17404 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17404 [2] $auto$opt_expr.cc:205:group_cell_inputs$17404 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17404 [1] $auto$opt_expr.cc:205:group_cell_inputs$17404 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17404 [0] $auto$opt_expr.cc:205:group_cell_inputs$17404 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [31] $auto$opt_expr.cc:205:group_cell_inputs$17433 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [25] $auto$opt_expr.cc:205:group_cell_inputs$17433 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17433 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [15] $auto$opt_expr.cc:205:group_cell_inputs$17433 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17433 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17433 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17433 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17404 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17433 [13] $auto$opt_expr.cc:205:group_cell_inputs$17433 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [22] $auto$opt_expr.cc:205:group_cell_inputs$17433 [6] $auto$opt_expr.cc:205:group_cell_inputs$17433 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17433 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [7] $auto$opt_expr.cc:205:group_cell_inputs$17433 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [4] $auto$opt_expr.cc:205:group_cell_inputs$17433 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [31] $auto$opt_expr.cc:205:group_cell_inputs$17433 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [25] $auto$opt_expr.cc:205:group_cell_inputs$17433 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [21] $auto$opt_expr.cc:205:group_cell_inputs$17433 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [15] $auto$opt_expr.cc:205:group_cell_inputs$17433 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1121 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17404 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5319:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17375 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [25] $auto$opt_expr.cc:205:group_cell_inputs$17375 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17375 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [15] $auto$opt_expr.cc:205:group_cell_inputs$17375 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17375 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17375 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17375 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17375 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17375 [30] $auto$opt_expr.cc:205:group_cell_inputs$17375 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17375 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17375 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17375 [27] $auto$opt_expr.cc:205:group_cell_inputs$17375 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17375 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17375 [2] $auto$opt_expr.cc:205:group_cell_inputs$17375 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17375 [1] $auto$opt_expr.cc:205:group_cell_inputs$17375 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17375 [0] $auto$opt_expr.cc:205:group_cell_inputs$17375 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [31] $auto$opt_expr.cc:205:group_cell_inputs$17404 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [25] $auto$opt_expr.cc:205:group_cell_inputs$17404 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17404 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [15] $auto$opt_expr.cc:205:group_cell_inputs$17404 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17404 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17404 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17404 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17375 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17404 [13] $auto$opt_expr.cc:205:group_cell_inputs$17404 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [22] $auto$opt_expr.cc:205:group_cell_inputs$17404 [6] $auto$opt_expr.cc:205:group_cell_inputs$17404 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17404 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [7] $auto$opt_expr.cc:205:group_cell_inputs$17404 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [4] $auto$opt_expr.cc:205:group_cell_inputs$17404 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [31] $auto$opt_expr.cc:205:group_cell_inputs$17404 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [25] $auto$opt_expr.cc:205:group_cell_inputs$17404 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [21] $auto$opt_expr.cc:205:group_cell_inputs$17404 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [15] $auto$opt_expr.cc:205:group_cell_inputs$17404 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1117 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17375 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5334:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17346 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [25] $auto$opt_expr.cc:205:group_cell_inputs$17346 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17346 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [15] $auto$opt_expr.cc:205:group_cell_inputs$17346 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17346 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17346 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17346 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17346 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17346 [30] $auto$opt_expr.cc:205:group_cell_inputs$17346 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17346 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17346 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17346 [27] $auto$opt_expr.cc:205:group_cell_inputs$17346 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17346 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17346 [2] $auto$opt_expr.cc:205:group_cell_inputs$17346 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17346 [1] $auto$opt_expr.cc:205:group_cell_inputs$17346 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17346 [0] $auto$opt_expr.cc:205:group_cell_inputs$17346 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [31] $auto$opt_expr.cc:205:group_cell_inputs$17375 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [25] $auto$opt_expr.cc:205:group_cell_inputs$17375 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17375 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [15] $auto$opt_expr.cc:205:group_cell_inputs$17375 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17375 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17375 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17375 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17346 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17375 [13] $auto$opt_expr.cc:205:group_cell_inputs$17375 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [22] $auto$opt_expr.cc:205:group_cell_inputs$17375 [6] $auto$opt_expr.cc:205:group_cell_inputs$17375 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17375 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [7] $auto$opt_expr.cc:205:group_cell_inputs$17375 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [4] $auto$opt_expr.cc:205:group_cell_inputs$17375 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [31] $auto$opt_expr.cc:205:group_cell_inputs$17375 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [25] $auto$opt_expr.cc:205:group_cell_inputs$17375 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [21] $auto$opt_expr.cc:205:group_cell_inputs$17375 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [15] $auto$opt_expr.cc:205:group_cell_inputs$17375 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1113 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17346 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5349:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$17114 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$17114 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$17114 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$17114 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$17114 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$17114 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$17114 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [31] $auto$opt_expr.cc:205:group_cell_inputs$17346 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [25] $auto$opt_expr.cc:205:group_cell_inputs$17346 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17346 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [15] $auto$opt_expr.cc:205:group_cell_inputs$17346 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17346 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17346 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17346 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17114 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17346 [13] $auto$opt_expr.cc:205:group_cell_inputs$17346 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [22] $auto$opt_expr.cc:205:group_cell_inputs$17346 [6] $auto$opt_expr.cc:205:group_cell_inputs$17346 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17346 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [7] $auto$opt_expr.cc:205:group_cell_inputs$17346 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [4] $auto$opt_expr.cc:205:group_cell_inputs$17346 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [31] $auto$opt_expr.cc:205:group_cell_inputs$17346 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [25] $auto$opt_expr.cc:205:group_cell_inputs$17346 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [21] $auto$opt_expr.cc:205:group_cell_inputs$17346 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [15] $auto$opt_expr.cc:205:group_cell_inputs$17346 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$989.$result[31:0]$1109 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5491:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17317 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [25] $auto$opt_expr.cc:205:group_cell_inputs$17317 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17317 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [15] $auto$opt_expr.cc:205:group_cell_inputs$17317 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17317 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17317 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17317 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17317 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17317 [30] $auto$opt_expr.cc:205:group_cell_inputs$17317 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17317 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17317 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17317 [27] $auto$opt_expr.cc:205:group_cell_inputs$17317 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17317 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17317 [2] $auto$opt_expr.cc:205:group_cell_inputs$17317 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17317 [1] $auto$opt_expr.cc:205:group_cell_inputs$17317 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17317 [0] $auto$opt_expr.cc:205:group_cell_inputs$17317 [19:18] 1'1 }, Y=$flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096
      New ports: A={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [25] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [22:21] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [15] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [11:9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [7:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [4:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17317 [30:18] 1'1 }, Y={ $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [26] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [23:22] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [16] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [12:10] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [8:7] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [5:4] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [2:0] }
      New connections: { $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [31:27] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [25:24] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [21:17] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [15:13] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [9] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [6] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1096 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17317 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5510:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17288 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [25] $auto$opt_expr.cc:205:group_cell_inputs$17288 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17288 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [15] $auto$opt_expr.cc:205:group_cell_inputs$17288 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17288 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17288 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17288 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17288 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17288 [30] $auto$opt_expr.cc:205:group_cell_inputs$17288 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17288 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17288 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17288 [27] $auto$opt_expr.cc:205:group_cell_inputs$17288 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17288 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17288 [2] $auto$opt_expr.cc:205:group_cell_inputs$17288 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17288 [1] $auto$opt_expr.cc:205:group_cell_inputs$17288 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17288 [0] $auto$opt_expr.cc:205:group_cell_inputs$17288 [19:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [31] $auto$opt_expr.cc:205:group_cell_inputs$17317 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [25] $auto$opt_expr.cc:205:group_cell_inputs$17317 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17317 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [15] $auto$opt_expr.cc:205:group_cell_inputs$17317 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17317 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17317 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17317 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [1:0] }
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17288 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17317 [13] $auto$opt_expr.cc:205:group_cell_inputs$17317 [11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [22] $auto$opt_expr.cc:205:group_cell_inputs$17317 [6] $auto$opt_expr.cc:205:group_cell_inputs$17317 [3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17317 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [7] $auto$opt_expr.cc:205:group_cell_inputs$17317 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [4] $auto$opt_expr.cc:205:group_cell_inputs$17317 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [1:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [31] $auto$opt_expr.cc:205:group_cell_inputs$17317 [17:14] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [25] $auto$opt_expr.cc:205:group_cell_inputs$17317 [12] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [21] $auto$opt_expr.cc:205:group_cell_inputs$17317 [10:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [15] $auto$opt_expr.cc:205:group_cell_inputs$17317 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1092 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17288 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5529:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17259 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [25] $auto$opt_expr.cc:205:group_cell_inputs$17259 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17259 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [15] $auto$opt_expr.cc:205:group_cell_inputs$17259 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17259 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17259 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17259 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17259 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17259 [30] $auto$opt_expr.cc:205:group_cell_inputs$17259 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17259 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17259 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17259 [27] $auto$opt_expr.cc:205:group_cell_inputs$17259 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17259 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17259 [2] $auto$opt_expr.cc:205:group_cell_inputs$17259 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17259 [1] $auto$opt_expr.cc:205:group_cell_inputs$17259 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17259 [0] $auto$opt_expr.cc:205:group_cell_inputs$17259 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [31] $auto$opt_expr.cc:205:group_cell_inputs$17288 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [25] $auto$opt_expr.cc:205:group_cell_inputs$17288 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17288 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [15] $auto$opt_expr.cc:205:group_cell_inputs$17288 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17288 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17288 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17288 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17259 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17288 [13] $auto$opt_expr.cc:205:group_cell_inputs$17288 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [22] $auto$opt_expr.cc:205:group_cell_inputs$17288 [6] $auto$opt_expr.cc:205:group_cell_inputs$17288 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17288 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [7] $auto$opt_expr.cc:205:group_cell_inputs$17288 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [4] $auto$opt_expr.cc:205:group_cell_inputs$17288 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [31] $auto$opt_expr.cc:205:group_cell_inputs$17288 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [25] $auto$opt_expr.cc:205:group_cell_inputs$17288 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [21] $auto$opt_expr.cc:205:group_cell_inputs$17288 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [15] $auto$opt_expr.cc:205:group_cell_inputs$17288 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1088 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17259 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5548:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17230 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [25] $auto$opt_expr.cc:205:group_cell_inputs$17230 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17230 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [15] $auto$opt_expr.cc:205:group_cell_inputs$17230 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17230 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17230 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17230 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17230 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17230 [30] $auto$opt_expr.cc:205:group_cell_inputs$17230 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17230 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17230 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17230 [27] $auto$opt_expr.cc:205:group_cell_inputs$17230 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17230 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17230 [2] $auto$opt_expr.cc:205:group_cell_inputs$17230 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17230 [1] $auto$opt_expr.cc:205:group_cell_inputs$17230 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17230 [0] $auto$opt_expr.cc:205:group_cell_inputs$17230 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [31] $auto$opt_expr.cc:205:group_cell_inputs$17259 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [25] $auto$opt_expr.cc:205:group_cell_inputs$17259 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17259 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [15] $auto$opt_expr.cc:205:group_cell_inputs$17259 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17259 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17259 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17259 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17230 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17259 [13] $auto$opt_expr.cc:205:group_cell_inputs$17259 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [22] $auto$opt_expr.cc:205:group_cell_inputs$17259 [6] $auto$opt_expr.cc:205:group_cell_inputs$17259 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17259 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [7] $auto$opt_expr.cc:205:group_cell_inputs$17259 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [4] $auto$opt_expr.cc:205:group_cell_inputs$17259 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [31] $auto$opt_expr.cc:205:group_cell_inputs$17259 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [25] $auto$opt_expr.cc:205:group_cell_inputs$17259 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [21] $auto$opt_expr.cc:205:group_cell_inputs$17259 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [15] $auto$opt_expr.cc:205:group_cell_inputs$17259 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1084 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17230 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5567:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17201 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [25] $auto$opt_expr.cc:205:group_cell_inputs$17201 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17201 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [15] $auto$opt_expr.cc:205:group_cell_inputs$17201 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17201 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17201 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17201 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17201 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17201 [30] $auto$opt_expr.cc:205:group_cell_inputs$17201 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17201 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17201 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17201 [27] $auto$opt_expr.cc:205:group_cell_inputs$17201 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17201 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17201 [2] $auto$opt_expr.cc:205:group_cell_inputs$17201 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17201 [1] $auto$opt_expr.cc:205:group_cell_inputs$17201 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17201 [0] $auto$opt_expr.cc:205:group_cell_inputs$17201 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [31] $auto$opt_expr.cc:205:group_cell_inputs$17230 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [25] $auto$opt_expr.cc:205:group_cell_inputs$17230 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17230 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [15] $auto$opt_expr.cc:205:group_cell_inputs$17230 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17230 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17230 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17230 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17201 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17230 [13] $auto$opt_expr.cc:205:group_cell_inputs$17230 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [22] $auto$opt_expr.cc:205:group_cell_inputs$17230 [6] $auto$opt_expr.cc:205:group_cell_inputs$17230 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17230 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [7] $auto$opt_expr.cc:205:group_cell_inputs$17230 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [4] $auto$opt_expr.cc:205:group_cell_inputs$17230 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [31] $auto$opt_expr.cc:205:group_cell_inputs$17230 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [25] $auto$opt_expr.cc:205:group_cell_inputs$17230 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [21] $auto$opt_expr.cc:205:group_cell_inputs$17230 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [15] $auto$opt_expr.cc:205:group_cell_inputs$17230 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1080 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17201 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5586:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17172 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [25] $auto$opt_expr.cc:205:group_cell_inputs$17172 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17172 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [15] $auto$opt_expr.cc:205:group_cell_inputs$17172 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17172 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17172 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17172 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17172 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17172 [30] $auto$opt_expr.cc:205:group_cell_inputs$17172 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17172 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17172 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17172 [27] $auto$opt_expr.cc:205:group_cell_inputs$17172 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17172 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17172 [2] $auto$opt_expr.cc:205:group_cell_inputs$17172 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17172 [1] $auto$opt_expr.cc:205:group_cell_inputs$17172 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17172 [0] $auto$opt_expr.cc:205:group_cell_inputs$17172 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [31] $auto$opt_expr.cc:205:group_cell_inputs$17201 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [25] $auto$opt_expr.cc:205:group_cell_inputs$17201 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17201 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [15] $auto$opt_expr.cc:205:group_cell_inputs$17201 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17201 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17201 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17201 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17172 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17201 [13] $auto$opt_expr.cc:205:group_cell_inputs$17201 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [22] $auto$opt_expr.cc:205:group_cell_inputs$17201 [6] $auto$opt_expr.cc:205:group_cell_inputs$17201 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17201 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [7] $auto$opt_expr.cc:205:group_cell_inputs$17201 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [4] $auto$opt_expr.cc:205:group_cell_inputs$17201 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [31] $auto$opt_expr.cc:205:group_cell_inputs$17201 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [25] $auto$opt_expr.cc:205:group_cell_inputs$17201 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [21] $auto$opt_expr.cc:205:group_cell_inputs$17201 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [15] $auto$opt_expr.cc:205:group_cell_inputs$17201 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1076 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17172 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5605:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17143 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [25] $auto$opt_expr.cc:205:group_cell_inputs$17143 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17143 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [15] $auto$opt_expr.cc:205:group_cell_inputs$17143 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17143 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17143 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17143 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17143 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17143 [30] $auto$opt_expr.cc:205:group_cell_inputs$17143 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17143 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17143 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17143 [27] $auto$opt_expr.cc:205:group_cell_inputs$17143 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17143 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17143 [2] $auto$opt_expr.cc:205:group_cell_inputs$17143 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17143 [1] $auto$opt_expr.cc:205:group_cell_inputs$17143 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17143 [0] $auto$opt_expr.cc:205:group_cell_inputs$17143 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [31] $auto$opt_expr.cc:205:group_cell_inputs$17172 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [25] $auto$opt_expr.cc:205:group_cell_inputs$17172 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17172 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [15] $auto$opt_expr.cc:205:group_cell_inputs$17172 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17172 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17172 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17172 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17143 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17172 [13] $auto$opt_expr.cc:205:group_cell_inputs$17172 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [22] $auto$opt_expr.cc:205:group_cell_inputs$17172 [6] $auto$opt_expr.cc:205:group_cell_inputs$17172 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17172 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [7] $auto$opt_expr.cc:205:group_cell_inputs$17172 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [4] $auto$opt_expr.cc:205:group_cell_inputs$17172 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [31] $auto$opt_expr.cc:205:group_cell_inputs$17172 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [25] $auto$opt_expr.cc:205:group_cell_inputs$17172 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [21] $auto$opt_expr.cc:205:group_cell_inputs$17172 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [15] $auto$opt_expr.cc:205:group_cell_inputs$17172 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1072 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17143 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5624:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$17114 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$17114 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$17114 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$17114 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$17114 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$17114 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$17114 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [31] $auto$opt_expr.cc:205:group_cell_inputs$17143 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [25] $auto$opt_expr.cc:205:group_cell_inputs$17143 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17143 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [15] $auto$opt_expr.cc:205:group_cell_inputs$17143 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17143 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17143 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17143 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17114 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17143 [13] $auto$opt_expr.cc:205:group_cell_inputs$17143 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [22] $auto$opt_expr.cc:205:group_cell_inputs$17143 [6] $auto$opt_expr.cc:205:group_cell_inputs$17143 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17143 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [7] $auto$opt_expr.cc:205:group_cell_inputs$17143 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [4] $auto$opt_expr.cc:205:group_cell_inputs$17143 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [31] $auto$opt_expr.cc:205:group_cell_inputs$17143 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [25] $auto$opt_expr.cc:205:group_cell_inputs$17143 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [21] $auto$opt_expr.cc:205:group_cell_inputs$17143 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [15] $auto$opt_expr.cc:205:group_cell_inputs$17143 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$988.$result[31:0]$1068 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$2492:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2634_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2635_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2648_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2649_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12882:
      Old ports: A=7'0010010, B=7'1000011, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [4] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [6:5] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [3:1] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] 4'0001 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13690:
      Old ports: A=2'11, B=2'01, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$34\req_d[3:0] [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$34\req_d[3:0] [1]
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$34\req_d[3:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14726:
      Old ports: A=4'0000, B=4'1110, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1]
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [3:2] $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [0] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10736:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347 [14] $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347 [1] $auto$opt_expr.cc:205:group_cell_inputs$17054 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17054 [14] $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17054 [13] $auto$opt_expr.cc:205:group_cell_inputs$17054 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2310
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17054 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2310 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2310 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2310 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2310 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2310 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7272:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302 [14] $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302 [1] $auto$opt_expr.cc:205:group_cell_inputs$17047 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17047 [14] $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17047 [13] $auto$opt_expr.cc:205:group_cell_inputs$17047 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347 [1] $auto$opt_expr.cc:205:group_cell_inputs$17054 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17047 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347 [15] $auto$opt_expr.cc:205:group_cell_inputs$17054 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347 [14] $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$2042.$result[15:0]$2347 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7283:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298 [14] $auto$opt_expr.cc:205:group_cell_inputs$17040 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298 [1] $auto$opt_expr.cc:205:group_cell_inputs$17040 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17040 [14] $auto$opt_expr.cc:205:group_cell_inputs$17040 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17040 [13] $auto$opt_expr.cc:205:group_cell_inputs$17040 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302 [1] $auto$opt_expr.cc:205:group_cell_inputs$17047 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17040 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302 [15] $auto$opt_expr.cc:205:group_cell_inputs$17047 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302 [14] $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2302 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17040 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7294:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294 [14] $auto$opt_expr.cc:205:group_cell_inputs$17033 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294 [1] $auto$opt_expr.cc:205:group_cell_inputs$17033 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17033 [14] $auto$opt_expr.cc:205:group_cell_inputs$17033 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17033 [13] $auto$opt_expr.cc:205:group_cell_inputs$17033 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17040 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298 [1] $auto$opt_expr.cc:205:group_cell_inputs$17040 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17033 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298 [15] $auto$opt_expr.cc:205:group_cell_inputs$17040 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298 [14] $auto$opt_expr.cc:205:group_cell_inputs$17040 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2298 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17033 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7305:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290 [14] $auto$opt_expr.cc:205:group_cell_inputs$17026 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290 [1] $auto$opt_expr.cc:205:group_cell_inputs$17026 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17026 [14] $auto$opt_expr.cc:205:group_cell_inputs$17026 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17026 [13] $auto$opt_expr.cc:205:group_cell_inputs$17026 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17033 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294 [1] $auto$opt_expr.cc:205:group_cell_inputs$17033 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17026 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294 [15] $auto$opt_expr.cc:205:group_cell_inputs$17033 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294 [14] $auto$opt_expr.cc:205:group_cell_inputs$17033 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2294 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17026 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7316:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286 [14] $auto$opt_expr.cc:205:group_cell_inputs$17019 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286 [1] $auto$opt_expr.cc:205:group_cell_inputs$17019 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17019 [14] $auto$opt_expr.cc:205:group_cell_inputs$17019 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17019 [13] $auto$opt_expr.cc:205:group_cell_inputs$17019 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17026 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290 [1] $auto$opt_expr.cc:205:group_cell_inputs$17026 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17019 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290 [15] $auto$opt_expr.cc:205:group_cell_inputs$17026 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290 [14] $auto$opt_expr.cc:205:group_cell_inputs$17026 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2290 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17019 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7327:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282 [14] $auto$opt_expr.cc:205:group_cell_inputs$17012 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282 [1] $auto$opt_expr.cc:205:group_cell_inputs$17012 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17012 [14] $auto$opt_expr.cc:205:group_cell_inputs$17012 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17012 [13] $auto$opt_expr.cc:205:group_cell_inputs$17012 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17019 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286 [1] $auto$opt_expr.cc:205:group_cell_inputs$17019 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17012 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286 [15] $auto$opt_expr.cc:205:group_cell_inputs$17019 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286 [14] $auto$opt_expr.cc:205:group_cell_inputs$17019 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2286 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17012 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7338:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17005 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$17005 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17012 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282 [1] $auto$opt_expr.cc:205:group_cell_inputs$17012 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17005 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282 [15] $auto$opt_expr.cc:205:group_cell_inputs$17012 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282 [14] $auto$opt_expr.cc:205:group_cell_inputs$17012 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$2041.$result[15:0]$2282 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7404:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7422:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7662:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9126:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17106 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2267 [1] $auto$opt_expr.cc:205:group_cell_inputs$17106 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17106 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17106 [3] $auto$opt_expr.cc:205:group_cell_inputs$17106 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2271
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2267 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17106 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2271 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2271 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2271 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2271 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17106 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9145:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17101 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2263 [1] $auto$opt_expr.cc:205:group_cell_inputs$17101 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17101 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17101 [3] $auto$opt_expr.cc:205:group_cell_inputs$17101 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2267 [4] $auto$opt_expr.cc:205:group_cell_inputs$17106 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2267 [1] $auto$opt_expr.cc:205:group_cell_inputs$17106 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2263 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17101 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17106 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2267 [4] $auto$opt_expr.cc:205:group_cell_inputs$17106 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2267 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17101 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9164:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17096 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2259 [1] $auto$opt_expr.cc:205:group_cell_inputs$17096 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17096 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17096 [3] $auto$opt_expr.cc:205:group_cell_inputs$17096 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2263 [4] $auto$opt_expr.cc:205:group_cell_inputs$17101 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2263 [1] $auto$opt_expr.cc:205:group_cell_inputs$17101 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2259 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17096 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17101 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2263 [4] $auto$opt_expr.cc:205:group_cell_inputs$17101 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2263 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17096 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9183:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17091 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2255 [1] $auto$opt_expr.cc:205:group_cell_inputs$17091 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17091 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17091 [3] $auto$opt_expr.cc:205:group_cell_inputs$17091 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2259 [4] $auto$opt_expr.cc:205:group_cell_inputs$17096 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2259 [1] $auto$opt_expr.cc:205:group_cell_inputs$17096 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2255 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17091 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17096 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2259 [4] $auto$opt_expr.cc:205:group_cell_inputs$17096 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2259 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17091 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9202:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17086 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2251 [1] $auto$opt_expr.cc:205:group_cell_inputs$17086 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17086 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17086 [3] $auto$opt_expr.cc:205:group_cell_inputs$17086 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2255 [4] $auto$opt_expr.cc:205:group_cell_inputs$17091 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2255 [1] $auto$opt_expr.cc:205:group_cell_inputs$17091 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2251 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17086 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17091 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2255 [4] $auto$opt_expr.cc:205:group_cell_inputs$17091 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2255 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17086 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9221:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17081 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2247 [1] $auto$opt_expr.cc:205:group_cell_inputs$17081 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17081 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17081 [3] $auto$opt_expr.cc:205:group_cell_inputs$17081 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2251 [4] $auto$opt_expr.cc:205:group_cell_inputs$17086 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2251 [1] $auto$opt_expr.cc:205:group_cell_inputs$17086 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2247 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17081 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17086 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2251 [4] $auto$opt_expr.cc:205:group_cell_inputs$17086 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2251 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17081 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9240:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17076 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2243 [1] $auto$opt_expr.cc:205:group_cell_inputs$17076 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17076 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17076 [3] $auto$opt_expr.cc:205:group_cell_inputs$17076 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2247 [4] $auto$opt_expr.cc:205:group_cell_inputs$17081 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2247 [1] $auto$opt_expr.cc:205:group_cell_inputs$17081 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2243 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17076 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17081 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2247 [4] $auto$opt_expr.cc:205:group_cell_inputs$17081 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2247 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17076 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9259:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17071 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2239 [1] $auto$opt_expr.cc:205:group_cell_inputs$17071 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17071 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17071 [3] $auto$opt_expr.cc:205:group_cell_inputs$17071 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2243 [4] $auto$opt_expr.cc:205:group_cell_inputs$17076 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2243 [1] $auto$opt_expr.cc:205:group_cell_inputs$17076 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2239 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17071 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17076 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2243 [4] $auto$opt_expr.cc:205:group_cell_inputs$17076 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2243 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17071 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9278:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17066 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2235 [1] $auto$opt_expr.cc:205:group_cell_inputs$17066 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17066 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17066 [3] $auto$opt_expr.cc:205:group_cell_inputs$17066 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2239 [4] $auto$opt_expr.cc:205:group_cell_inputs$17071 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2239 [1] $auto$opt_expr.cc:205:group_cell_inputs$17071 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2235 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17066 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17071 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2239 [4] $auto$opt_expr.cc:205:group_cell_inputs$17071 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2239 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17066 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9297:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$17061 [1] $auto$opt_expr.cc:205:group_cell_inputs$17061 [2] $auto$opt_expr.cc:205:group_cell_inputs$17061 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$17061 [1] $flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2231 [1] $auto$opt_expr.cc:205:group_cell_inputs$17061 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2235 [4] $auto$opt_expr.cc:205:group_cell_inputs$17066 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2235 [1] $auto$opt_expr.cc:205:group_cell_inputs$17066 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17061 [2] 1'1 }, B={ $flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2231 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17066 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2235 [4] $auto$opt_expr.cc:205:group_cell_inputs$17066 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2235 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$17061 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9316:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17061 [1] $flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2231 [1] $auto$opt_expr.cc:205:group_cell_inputs$17061 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$17061 [1:0]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:395$2039.$result[4:0]$2231 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3557:
      Old ports: A=8'00000000, B=8'10000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3636:
      Old ports: A={ 1'1 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3925:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3993:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14756:
      Old ports: A=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0], B=4'1111, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1:0]
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [3:2] = { $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1] $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7455:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7470:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7754:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3636:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7512:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7524:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
Performed a total of 55 changes.

13.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

13.29.6. Executing OPT_DFF pass (perform DFF optimizations).

13.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

13.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

13.29.9. Rerunning OPT passes. (Maybe there is more to do..)

13.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

13.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.13. Executing OPT_DFF pass (perform DFF optimizations).

13.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

13.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.16. Rerunning OPT passes. (Maybe there is more to do..)

13.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

13.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.20. Executing OPT_DFF pass (perform DFF optimizations).

13.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.23. Finished OPT passes. (There is nothing left to do.)

13.30. Executing ICE40_WRAPCARRY pass (wrap carries).

13.31. Executing TECHMAP pass (map to technology primitives).

13.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

13.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2093 debug messages>

13.31.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:a5cbfa32d505daf77252974250d9f2d1133a080f$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$231afaec00e6fad0c71d9f677e0405124d548ad2\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.93. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2201 debug messages>

13.31.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1000 debug messages>

13.32. Executing OPT pass (performing simple optimizations).

13.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~13286 debug messages>

13.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~10740 debug messages>
Removed a total of 3580 cells.

13.32.3. Executing OPT_DFF pass (perform DFF optimizations).

13.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3646 unused cells and 2573 unused wires.
<suppressed ~3647 debug messages>

13.32.5. Finished fast OPT passes.

13.33. Executing ICE40_OPT pass (performing simple optimizations).

13.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16889.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.max_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16900.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16900.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16905.slice[0].carry: CO=\up_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16908.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16911.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16914.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16917.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16920.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16923.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16929.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16935.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16938.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16938.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16938.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16941.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16941.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16941.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16944.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16947.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16950.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16953.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.reset_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16956.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16962.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16968.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

13.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~102 debug messages>

13.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

13.33.4. Executing OPT_DFF pass (perform DFF optimizations).

13.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

13.33.6. Rerunning OPT passes. (Removed registers in this run.)

13.33.7. Running ICE40 specific optimizations.

13.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.33.10. Executing OPT_DFF pass (perform DFF optimizations).

13.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.33.12. Finished OPT passes. (There is nothing left to do.)

13.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.35. Executing TECHMAP pass (map to technology primitives).

13.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~568 debug messages>

13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16905.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16908.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16911.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16914.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16917.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16920.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16923.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16929.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16935.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16938.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16938.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16941.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16941.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16944.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16947.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16950.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16953.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16956.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16962.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16968.slice[0].carry ($lut).

13.38. Executing ICE40_OPT pass (performing simple optimizations).

13.38.1. Running ICE40 specific optimizations.

13.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~819 debug messages>

13.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~1776 debug messages>
Removed a total of 592 cells.

13.38.4. Executing OPT_DFF pass (perform DFF optimizations).

13.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 3851 unused wires.
<suppressed ~1 debug messages>

13.38.6. Rerunning OPT passes. (Removed registers in this run.)

13.38.7. Running ICE40 specific optimizations.

13.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.38.10. Executing OPT_DFF pass (perform DFF optimizations).

13.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.38.12. Finished OPT passes. (There is nothing left to do.)

13.39. Executing TECHMAP pass (map to technology primitives).

13.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.40. Executing ABC pass (technology mapping using ABC).

13.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 4791 gates and 5459 wires to a netlist network with 666 inputs and 529 outputs.

13.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     855.
ABC: Participating nodes from both networks       =    1882.
ABC: Participating nodes from the first network   =     855. (  62.45 % of nodes)
ABC: Participating nodes from the second network  =    1027. (  75.02 % of nodes)
ABC: Node pairs (any polarity)                    =     855. (  62.45 % of names can be moved)
ABC: Node pairs (same polarity)                   =     715. (  52.23 % of names can be moved)
ABC: Total runtime =     0.14 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1368
ABC RESULTS:        internal signals:     4264
ABC RESULTS:           input signals:      666
ABC RESULTS:          output signals:      529
Removing temp directory.

13.41. Executing ICE40_WRAPCARRY pass (wrap carries).

13.42. Executing TECHMAP pass (map to technology primitives).

13.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 28 unused cells and 2721 unused wires.

13.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1469
  1-LUT               22
  2-LUT              249
  3-LUT              459
  4-LUT              739
  with \SB_CARRY    (#0)   88
  with \SB_CARRY    (#1)   86

Eliminating LUTs.
Number of LUTs:     1469
  1-LUT               22
  2-LUT              249
  3-LUT              459
  4-LUT              739
  with \SB_CARRY    (#0)   88
  with \SB_CARRY    (#1)   86

Combining LUTs.
Number of LUTs:     1446
  1-LUT               22
  2-LUT              221
  3-LUT              449
  4-LUT              754
  with \SB_CARRY    (#0)   88
  with \SB_CARRY    (#1)   86

Eliminated 0 LUTs.
Combined 23 LUTs.
<suppressed ~7762 debug messages>

13.44. Executing TECHMAP pass (map to technology primitives).

13.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.44.2. Continuing TECHMAP pass.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$e7a8630f8da31353e21a44336053bd8a39db95b1\$lut for cells of type $lut.
Using template $paramod$60d39bdd645923a67c3654c78630dadb7c46fddf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$368887f60ccee882960866ce81cb4250106048b1\$lut for cells of type $lut.
Using template $paramod$7bcf8a0acb4facd1dfe70d22caec4edc2292bba2\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$e13d53d2f7f4329c814f78d8202f66066122bbc4\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$7e0f13b24331d86defd78f0927b4b3b8c2a44cba\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$8379cb6cc067198df3735466802bba2672d8d35f\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$070ad9d1ddbf89389161ba7e9ac58b9c0e081923\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod$bc6dfbb9c5badfa11502af7a34b388438462c8f3\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$2cb309ebe1b1da294a7f13ac0b8c3ecac17fa8dc\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$627a8109614c11f6e5d263ec03869552c905c175\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$971d9f355db327680e1d04e8596be00cb67fa78c\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$17353202acd85413c157354269332acedc0139e0\$lut for cells of type $lut.
Using template $paramod$987693cbecb4a281b23724d472f575ceae2391bd\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$ba86195c3b3cda8fda4995dd068f92aae4d4e178\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$93f88d1396db449b71126dcb19be37c7227722f9\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$13f2c5b0523e79b72a363375f9fa85da998b4b0e\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$5fdec1444119e1c56273c4ef5ae20b21e34c0e47\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$59de045429641615f9fe556a2af28d0739e5972e\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$148c2f64a7587eebffdb9ac0548ca0db5bc11e88\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100111 for cells of type $lut.
Using template $paramod$88403721e7a9195608031e594ab311129d9372ad\$lut for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod$a9f5a04efe71156d9a1acb777d452a8dd4d379fa\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$93a62495103ad230ce6bb69d9d3b02a71377727e\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod$7db80a93c7c798c00e91ddd3fe6394daec80a6c1\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod$11781671c6bae59d79685e36100b1ce439cbbaf5\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$99eb1ea876c2fcd2463282e1d08fa89d31eb901c\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$aa38b4fa8c17a0edbff2dfbd7d7bf3cfafef41ae\$lut for cells of type $lut.
Using template $paramod$57e5788123bb4ddd10687fa4fbcf21da5232704f\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$d96bc836a2b69aefc36f997cbf30cf5f94e1df6c\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$f740ebdda65cd0b8323d705f16d6dbb0d2771805\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$077697c0823fe82b6627463f707c928db07bbca8\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$d2e6d37235ab843778c678747f5760d5e87de899\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$733dfd4d209dc1a6e016c6f00703d3ad45999a76\$lut for cells of type $lut.
Using template $paramod$d151c38cd9b2f723ca2e7bae80e30ea6d32d7878\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$05e1aa03f4032f091e9babe2ae153c9bb3e7b396\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4257 debug messages>
Removed 0 unused cells and 3223 unused wires.

13.45. Executing AUTONAME pass.
Renamed 42770 objects in module demo (73 iterations).
<suppressed ~2963 debug messages>

13.46. Executing HIERARCHY pass (managing design hierarchy).

13.46.1. Analyzing design hierarchy..
Top module:  \demo

13.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

13.47. Printing statistics.

=== demo ===

   Number of wires:               1198
   Number of wire bits:           4291
   Number of public wires:        1198
   Number of public wire bits:    4291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2099
     SB_CARRY                      100
     SB_DFFE                         4
     SB_DFFER                      458
     SB_DFFES                        6
     SB_DFFR                        74
     SB_DFFS                         4
     SB_IO                           2
     SB_LUT4                      1446
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     4

13.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

14. Executing JSON backend.

End of script. Logfile hash: 326b557bb4, CPU: user 8.20s system 0.10s, MEM: 128.32 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 46x opt_expr (2 sec), 12% 26x opt_clean (1 sec), ...
