// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hls_snn_izikevich_snn_process_step (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_V_address0,
        p_V_ce0,
        p_V_q0,
        neuron_type_V_address0,
        neuron_type_V_ce0,
        neuron_type_V_q0,
        v_address0,
        v_ce0,
        v_we0,
        v_d0,
        v_q0,
        u_address0,
        u_ce0,
        u_we0,
        u_d0,
        u_q0,
        input_stream0_TDATA,
        input_stream0_TVALID,
        input_stream0_TREADY,
        input_stream0_TLAST,
        input_stream1_TDATA,
        input_stream1_TVALID,
        input_stream1_TREADY,
        input_stream1_TLAST,
        input_stream2_TDATA,
        input_stream2_TVALID,
        input_stream2_TREADY,
        input_stream2_TLAST,
        input_stream3_TDATA,
        input_stream3_TVALID,
        input_stream3_TREADY,
        input_stream3_TLAST,
        firings_V_address0,
        firings_V_ce0,
        firings_V_we0,
        firings_V_d0,
        firings_V_q0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 4'b10;
parameter    ap_ST_st20_fsm_2 = 4'b100;
parameter    ap_ST_st21_fsm_3 = 4'b1000;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv32_3F666666 = 32'b111111011001100110011001100110;
parameter    ap_const_lv32_420C0000 = 32'b1000010000011000000000000000000;
parameter    ap_const_lv15_70E4 = 15'b111000011100100;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv15_AA = 15'b10101010;
parameter    ap_const_lv8_AA = 8'b10101010;
parameter    ap_const_lv16_AA = 16'b10101010;
parameter    ap_const_lv8_A9 = 8'b10101001;
parameter    ap_const_lv16_8FC6 = 16'b1000111111000110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv5_3 = 5'b11;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] p_V_address0;
output   p_V_ce0;
input  [0:0] p_V_q0;
output  [7:0] neuron_type_V_address0;
output   neuron_type_V_ce0;
input  [169:0] neuron_type_V_q0;
output  [14:0] v_address0;
output   v_ce0;
output   v_we0;
output  [31:0] v_d0;
input  [31:0] v_q0;
output  [14:0] u_address0;
output   u_ce0;
output   u_we0;
output  [31:0] u_d0;
input  [31:0] u_q0;
input  [63:0] input_stream0_TDATA;
input   input_stream0_TVALID;
output   input_stream0_TREADY;
input  [0:0] input_stream0_TLAST;
input  [63:0] input_stream1_TDATA;
input   input_stream1_TVALID;
output   input_stream1_TREADY;
input  [0:0] input_stream1_TLAST;
input  [63:0] input_stream2_TDATA;
input   input_stream2_TVALID;
output   input_stream2_TREADY;
input  [0:0] input_stream2_TLAST;
input  [63:0] input_stream3_TDATA;
input   input_stream3_TVALID;
output   input_stream3_TREADY;
input  [0:0] input_stream3_TLAST;
output  [8:0] firings_V_address0;
output   firings_V_ce0;
output   firings_V_we0;
output  [63:0] firings_V_d0;
input  [63:0] firings_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_V_ce0;
reg neuron_type_V_ce0;
reg[14:0] v_address0;
reg v_ce0;
reg v_we0;
reg u_ce0;
reg u_we0;
reg firings_V_ce0;
reg firings_V_we0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [14:0] synapse_s_mem_address0;
reg    synapse_s_mem_ce0;
wire   [31:0] synapse_s_mem_q0;
wire   [14:0] synapse_s_mem_address1;
reg    synapse_s_mem_ce1;
reg    synapse_s_mem_we1;
wire   [31:0] synapse_s_mem_d1;
reg   [14:0] indvar_flatten_reg_177;
reg   [7:0] l_i_reg_188;
reg   [14:0] x_i_reg_199;
reg   [7:0] xl_i_reg_210;
reg   [14:0] x_1_i_reg_221;
wire   [0:0] exitcond_flatten_fu_317_p2;
reg   [0:0] exitcond_flatten_reg_513;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_108;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it16;
wire   [14:0] indvar_flatten_next_fu_323_p2;
wire   [7:0] xl_i_mid2_fu_347_p3;
reg   [7:0] xl_i_mid2_reg_522;
reg   [7:0] ap_reg_ppstg_xl_i_mid2_reg_522_pp0_it1;
reg   [7:0] ap_reg_ppstg_xl_i_mid2_reg_522_pp0_it2;
wire   [14:0] x_1_i_mid2_fu_355_p3;
reg   [14:0] x_1_i_mid2_reg_527;
wire   [7:0] l_i_mid2_fu_363_p3;
reg   [7:0] l_i_mid2_reg_532;
wire   [14:0] x_i_mid2_fu_371_p3;
wire   [7:0] xl_fu_384_p2;
wire   [14:0] tmp_3_i_fu_390_p2;
wire   [0:0] tmp_1_i_fu_405_p2;
reg   [0:0] tmp_1_i_reg_565;
reg   [0:0] ap_reg_ppstg_tmp_1_i_reg_565_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_1_i_reg_565_pp0_it3;
wire   [0:0] tmp_2_i_fu_410_p2;
reg   [0:0] tmp_2_i_reg_570;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_570_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_570_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_2_i_reg_570_pp0_it4;
reg   [31:0] v_load_reg_575;
wire   [15:0] grp_fu_399_p2;
reg   [15:0] tmp_6_reg_586;
wire   [0:0] tmp_3_fu_458_p2;
reg   [0:0] tmp_3_reg_591;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_591_pp0_it3;
reg   [0:0] p_V_load_reg_596;
reg   [0:0] ap_reg_ppstg_p_V_load_reg_596_pp0_it3;
reg   [0:0] ap_reg_ppstg_p_V_load_reg_596_pp0_it4;
reg   [14:0] synapse_s_mem_addr_reg_601;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it4;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it5;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it6;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it7;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it8;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it9;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it10;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it11;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it12;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it13;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it14;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it15;
reg   [14:0] ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it16;
wire   [0:0] grp_fu_312_p2;
reg   [0:0] tmp_4_reg_607;
reg   [31:0] synapse_value_reg_612;
wire   [0:0] sel_tmp1_i_fu_481_p2;
reg   [0:0] sel_tmp1_i_reg_617;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it5;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it7;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it8;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it9;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it10;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it11;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it12;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it13;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it14;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it15;
reg   [0:0] ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it16;
wire   [0:0] sel_tmp6_i_fu_496_p2;
reg   [0:0] sel_tmp6_i_reg_623;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it7;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it8;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it9;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it10;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it11;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it12;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it13;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it14;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it15;
reg   [0:0] ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it16;
wire   [31:0] grp_fu_307_p2;
reg   [31:0] new_synapse_reg_628;
reg   [31:0] ap_reg_ppstg_new_synapse_reg_628_pp0_it9;
reg   [31:0] ap_reg_ppstg_new_synapse_reg_628_pp0_it10;
reg   [31:0] ap_reg_ppstg_new_synapse_reg_628_pp0_it11;
reg   [31:0] ap_reg_ppstg_new_synapse_reg_628_pp0_it12;
reg   [31:0] ap_reg_ppstg_new_synapse_reg_628_pp0_it13;
reg   [31:0] ap_reg_ppstg_new_synapse_reg_628_pp0_it14;
reg   [31:0] ap_reg_ppstg_new_synapse_reg_628_pp0_it15;
reg   [31:0] ap_reg_ppstg_new_synapse_reg_628_pp0_it16;
wire   [31:0] grp_fu_302_p2;
reg   [31:0] tmp_7_i_reg_634;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_start;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_done;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_idle;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_ready;
wire   [7:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_address0;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_ce0;
wire   [169:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_q0;
wire   [14:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_address0;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_ce0;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_we0;
wire   [31:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_d0;
wire   [31:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_q0;
wire   [14:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_address0;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_ce0;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_we0;
wire   [31:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_d0;
wire   [31:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_q0;
wire   [63:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TDATA;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TVALID;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TREADY;
wire   [0:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TLAST;
wire   [63:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TDATA;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TVALID;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TREADY;
wire   [0:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TLAST;
wire   [63:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TDATA;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TVALID;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TREADY;
wire   [0:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TLAST;
wire   [63:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TDATA;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TVALID;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TREADY;
wire   [0:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TLAST;
wire   [8:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_address0;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_ce0;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_we0;
wire   [63:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_d0;
wire   [63:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_q0;
wire   [14:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_address0;
wire    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_ce0;
wire   [31:0] grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_q0;
reg   [7:0] l_i_phi_fu_192_p4;
reg    grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st20_fsm_2;
reg    ap_sig_bdd_354;
reg    ap_sig_cseq_ST_st21_fsm_3;
reg    ap_sig_bdd_361;
wire   [63:0] tmp_5_i_fu_379_p1;
wire  signed [63:0] tmp_9_i_fu_424_p1;
wire  signed [63:0] tmp_7_cast_fu_472_p1;
wire   [0:0] exitcond_i_fu_341_p2;
wire   [14:0] x_dup_fu_335_p2;
wire   [7:0] l_fu_329_p2;
wire   [8:0] grp_fu_399_p0;
wire   [7:0] grp_fu_399_p1;
wire   [15:0] x_1_i_cast1_fu_415_p1;
wire   [15:0] tmp_8_i_fu_418_p2;
wire   [31:0] v_load_i_to_int_fu_429_p1;
wire   [7:0] tmp_1_fu_432_p4;
wire   [22:0] tmp_2_fu_442_p1;
wire   [0:0] notrhs_fu_452_p2;
wire   [0:0] notlhs_fu_446_p2;
wire   [15:0] tmp_4_i_cast_fu_464_p1;
wire   [15:0] tmp_7_fu_467_p2;
wire   [0:0] tmp_5_fu_477_p2;
wire   [0:0] sel_tmp5_i_fu_486_p2;
wire   [0:0] tmp_fu_491_p2;
wire   [31:0] sel_tmp2_i_fu_501_p3;
wire    grp_fu_302_ce;
wire    grp_fu_307_ce;
wire    grp_fu_312_ce;
wire   [4:0] grp_fu_312_opcode;
wire    grp_fu_399_ce;
reg   [3:0] ap_NS_fsm;
wire   [15:0] grp_fu_399_p10;


hls_snn_izikevich_snn_process_step_synapse_s_mem #(
    .DataWidth( 32 ),
    .AddressRange( 28900 ),
    .AddressWidth( 15 ))
synapse_s_mem_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( synapse_s_mem_address0 ),
    .ce0( synapse_s_mem_ce0 ),
    .q0( synapse_s_mem_q0 ),
    .address1( synapse_s_mem_address1 ),
    .ce1( synapse_s_mem_ce1 ),
    .we1( synapse_s_mem_we1 ),
    .d1( synapse_s_mem_d1 )
);

hls_snn_izikevich_snn_get_synaptic_conductances grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_start ),
    .ap_done( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_done ),
    .ap_idle( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_idle ),
    .ap_ready( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_ready ),
    .neuron_type_V_address0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_address0 ),
    .neuron_type_V_ce0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_ce0 ),
    .neuron_type_V_q0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_q0 ),
    .v_address0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_address0 ),
    .v_ce0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_ce0 ),
    .v_we0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_we0 ),
    .v_d0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_d0 ),
    .v_q0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_q0 ),
    .u_address0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_address0 ),
    .u_ce0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_ce0 ),
    .u_we0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_we0 ),
    .u_d0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_d0 ),
    .u_q0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_q0 ),
    .input_stream0_TDATA( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TDATA ),
    .input_stream0_TVALID( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TVALID ),
    .input_stream0_TREADY( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TREADY ),
    .input_stream0_TLAST( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TLAST ),
    .input_stream1_TDATA( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TDATA ),
    .input_stream1_TVALID( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TVALID ),
    .input_stream1_TREADY( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TREADY ),
    .input_stream1_TLAST( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TLAST ),
    .input_stream2_TDATA( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TDATA ),
    .input_stream2_TVALID( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TVALID ),
    .input_stream2_TREADY( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TREADY ),
    .input_stream2_TLAST( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TLAST ),
    .input_stream3_TDATA( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TDATA ),
    .input_stream3_TVALID( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TVALID ),
    .input_stream3_TREADY( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TREADY ),
    .input_stream3_TLAST( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TLAST ),
    .firings_V_address0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_address0 ),
    .firings_V_ce0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_ce0 ),
    .firings_V_we0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_we0 ),
    .firings_V_d0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_d0 ),
    .firings_V_q0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_q0 ),
    .synapse_s_mem_address0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_address0 ),
    .synapse_s_mem_ce0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_ce0 ),
    .synapse_s_mem_q0( grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_q0 )
);

hls_snn_izikevich_fadd_32ns_32ns_32_8_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_snn_izikevich_fadd_32ns_32ns_32_8_full_dsp_U51(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( new_synapse_reg_628 ),
    .din1( ap_const_lv32_3F800000 ),
    .ce( grp_fu_302_ce ),
    .dout( grp_fu_302_p2 )
);

hls_snn_izikevich_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
hls_snn_izikevich_fmul_32ns_32ns_32_4_max_dsp_U52(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( synapse_value_reg_612 ),
    .din1( ap_const_lv32_3F666666 ),
    .ce( grp_fu_307_ce ),
    .dout( grp_fu_307_p2 )
);

hls_snn_izikevich_fcmp_32ns_32ns_1_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
hls_snn_izikevich_fcmp_32ns_32ns_1_2_U53(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( v_load_reg_575 ),
    .din1( ap_const_lv32_420C0000 ),
    .ce( grp_fu_312_ce ),
    .opcode( grp_fu_312_opcode ),
    .dout( grp_fu_312_p2 )
);

hls_snn_izikevich_mul_9ns_8ns_16_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
hls_snn_izikevich_mul_9ns_8ns_16_2_U54(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_399_p0 ),
    .din1( grp_fu_399_p1 ),
    .ce( grp_fu_399_ce ),
    .dout( grp_fu_399_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_flatten_fu_317_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_317_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_flatten_fu_317_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_2)) begin
            grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_ready)) begin
            grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_317_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_177 <= indvar_flatten_next_fu_323_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        indvar_flatten_reg_177 <= ap_const_lv15_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_513 == ap_const_lv1_0))) begin
        l_i_reg_188 <= l_i_mid2_reg_532;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        l_i_reg_188 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_317_p2 == ap_const_lv1_0))) begin
        x_1_i_reg_221 <= tmp_3_i_fu_390_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        x_1_i_reg_221 <= ap_const_lv15_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_317_p2 == ap_const_lv1_0))) begin
        x_i_reg_199 <= x_i_mid2_fu_371_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        x_i_reg_199 <= ap_const_lv15_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_317_p2 == ap_const_lv1_0))) begin
        xl_i_reg_210 <= xl_fu_384_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        xl_i_reg_210 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it1 <= exitcond_flatten_reg_513;
        ap_reg_ppstg_xl_i_mid2_reg_522_pp0_it1 <= xl_i_mid2_reg_522;
        exitcond_flatten_reg_513 <= exitcond_flatten_fu_317_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_true == ap_true)) begin
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it10 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it9;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it11 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it10;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it12 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it11;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it13 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it12;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it14 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it13;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it15 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it14;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it16 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it15;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it2 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it1;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it3 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it2;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it4 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it3;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it5 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it4;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it6 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it5;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it7 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it6;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it8 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it7;
        ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it9 <= ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it8;
        ap_reg_ppstg_new_synapse_reg_628_pp0_it10 <= ap_reg_ppstg_new_synapse_reg_628_pp0_it9;
        ap_reg_ppstg_new_synapse_reg_628_pp0_it11 <= ap_reg_ppstg_new_synapse_reg_628_pp0_it10;
        ap_reg_ppstg_new_synapse_reg_628_pp0_it12 <= ap_reg_ppstg_new_synapse_reg_628_pp0_it11;
        ap_reg_ppstg_new_synapse_reg_628_pp0_it13 <= ap_reg_ppstg_new_synapse_reg_628_pp0_it12;
        ap_reg_ppstg_new_synapse_reg_628_pp0_it14 <= ap_reg_ppstg_new_synapse_reg_628_pp0_it13;
        ap_reg_ppstg_new_synapse_reg_628_pp0_it15 <= ap_reg_ppstg_new_synapse_reg_628_pp0_it14;
        ap_reg_ppstg_new_synapse_reg_628_pp0_it16 <= ap_reg_ppstg_new_synapse_reg_628_pp0_it15;
        ap_reg_ppstg_new_synapse_reg_628_pp0_it9 <= new_synapse_reg_628;
        ap_reg_ppstg_p_V_load_reg_596_pp0_it3 <= p_V_load_reg_596;
        ap_reg_ppstg_p_V_load_reg_596_pp0_it4 <= ap_reg_ppstg_p_V_load_reg_596_pp0_it3;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it10 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it9;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it11 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it10;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it12 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it11;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it13 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it12;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it14 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it13;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it15 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it14;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it16 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it15;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it5 <= sel_tmp1_i_reg_617;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it6 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it5;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it7 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it6;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it8 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it7;
        ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it9 <= ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it8;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it10 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it9;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it11 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it10;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it12 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it11;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it13 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it12;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it14 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it13;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it15 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it14;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it16 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it15;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it6 <= sel_tmp6_i_reg_623;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it7 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it6;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it8 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it7;
        ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it9 <= ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it8;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it10 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it9;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it11 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it10;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it12 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it11;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it13 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it12;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it14 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it13;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it15 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it14;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it16 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it15;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it4 <= synapse_s_mem_addr_reg_601;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it5 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it4;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it6 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it5;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it7 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it6;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it8 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it7;
        ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it9 <= ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it8;
        ap_reg_ppstg_tmp_1_i_reg_565_pp0_it2 <= tmp_1_i_reg_565;
        ap_reg_ppstg_tmp_1_i_reg_565_pp0_it3 <= ap_reg_ppstg_tmp_1_i_reg_565_pp0_it2;
        ap_reg_ppstg_tmp_2_i_reg_570_pp0_it2 <= tmp_2_i_reg_570;
        ap_reg_ppstg_tmp_2_i_reg_570_pp0_it3 <= ap_reg_ppstg_tmp_2_i_reg_570_pp0_it2;
        ap_reg_ppstg_tmp_2_i_reg_570_pp0_it4 <= ap_reg_ppstg_tmp_2_i_reg_570_pp0_it3;
        ap_reg_ppstg_tmp_3_reg_591_pp0_it3 <= tmp_3_reg_591;
        ap_reg_ppstg_xl_i_mid2_reg_522_pp0_it2 <= ap_reg_ppstg_xl_i_mid2_reg_522_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_317_p2 == ap_const_lv1_0))) begin
        l_i_mid2_reg_532 <= l_i_mid2_fu_363_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it7 == ap_const_lv1_0)) begin
        new_synapse_reg_628 <= grp_fu_307_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it1 == ap_const_lv1_0)) begin
        p_V_load_reg_596 <= p_V_q0;
        tmp_3_reg_591 <= tmp_3_fu_458_p2;
        tmp_6_reg_586 <= grp_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it3 == ap_const_lv1_0)) begin
        sel_tmp1_i_reg_617 <= sel_tmp1_i_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it4 == ap_const_lv1_0)) begin
        sel_tmp6_i_reg_623 <= sel_tmp6_i_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it2 == ap_const_lv1_0)) begin
        synapse_s_mem_addr_reg_601 <= tmp_7_cast_fu_472_p1;
        tmp_4_reg_607 <= grp_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it3 == ap_const_lv1_0))) begin
        synapse_value_reg_612 <= synapse_s_mem_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_513 == ap_const_lv1_0))) begin
        tmp_1_i_reg_565 <= tmp_1_i_fu_405_p2;
        tmp_2_i_reg_570 <= tmp_2_i_fu_410_p2;
        v_load_reg_575 <= v_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it15 == ap_const_lv1_0)) begin
        tmp_7_i_reg_634 <= grp_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_317_p2 == ap_const_lv1_0))) begin
        x_1_i_mid2_reg_527 <= x_1_i_mid2_fu_355_p3;
        xl_i_mid2_reg_522 <= xl_i_mid2_fu_347_p3;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_done or ap_sig_cseq_ST_st21_fsm_3) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3) & ~(ap_const_logic_0 == grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_done)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_done or ap_sig_cseq_ST_st21_fsm_3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3) & ~(ap_const_logic_0 == grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_done))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_108) begin
    if (ap_sig_bdd_108) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_22) begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_354) begin
    if (ap_sig_bdd_354) begin
        ap_sig_cseq_ST_st20_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_361) begin
    if (ap_sig_bdd_361) begin
        ap_sig_cseq_ST_st21_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_3 = ap_const_logic_0;
    end
end

always @ (grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_ce0 or ap_sig_cseq_ST_st21_fsm_3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        firings_V_ce0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_ce0;
    end else begin
        firings_V_ce0 = ap_const_logic_0;
    end
end

always @ (grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_we0 or ap_sig_cseq_ST_st21_fsm_3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        firings_V_we0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_we0;
    end else begin
        firings_V_we0 = ap_const_logic_0;
    end
end

always @ (l_i_reg_188 or exitcond_flatten_reg_513 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or l_i_mid2_reg_532) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_513 == ap_const_lv1_0))) begin
        l_i_phi_fu_192_p4 = l_i_mid2_reg_532;
    end else begin
        l_i_phi_fu_192_p4 = l_i_reg_188;
    end
end

always @ (grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_ce0 or ap_sig_cseq_ST_st21_fsm_3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        neuron_type_V_ce0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_ce0;
    end else begin
        neuron_type_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        p_V_ce0 = ap_const_logic_1;
    end else begin
        p_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it3 or grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_address0 or ap_sig_cseq_ST_st21_fsm_3 or tmp_7_cast_fu_472_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
        synapse_s_mem_address0 = tmp_7_cast_fu_472_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        synapse_s_mem_address0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_address0;
    end else begin
        synapse_s_mem_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it3 or grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_ce0 or ap_sig_cseq_ST_st21_fsm_3) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
        synapse_s_mem_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        synapse_s_mem_ce0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_ce0;
    end else begin
        synapse_s_mem_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        synapse_s_mem_ce1 = ap_const_logic_1;
    end else begin
        synapse_s_mem_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it16) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & (ap_reg_ppstg_exitcond_flatten_reg_513_pp0_it16 == ap_const_lv1_0))) begin
        synapse_s_mem_we1 = ap_const_logic_1;
    end else begin
        synapse_s_mem_we1 = ap_const_logic_0;
    end
end

always @ (grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_ce0 or ap_sig_cseq_ST_st21_fsm_3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        u_ce0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_ce0;
    end else begin
        u_ce0 = ap_const_logic_0;
    end
end

always @ (grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_we0 or ap_sig_cseq_ST_st21_fsm_3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        u_we0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_we0;
    end else begin
        u_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_address0 or ap_sig_cseq_ST_st21_fsm_3 or tmp_5_i_fu_379_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        v_address0 = tmp_5_i_fu_379_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        v_address0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_address0;
    end else begin
        v_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_ce0 or ap_sig_cseq_ST_st21_fsm_3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        v_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        v_ce0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_ce0;
    end else begin
        v_ce0 = ap_const_logic_0;
    end
end

always @ (grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_we0 or ap_sig_cseq_ST_st21_fsm_3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_3)) begin
        v_we0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_we0;
    end else begin
        v_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond_flatten_fu_317_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_done) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_317_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_317_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st20_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_2;
            end
        end
        ap_ST_st20_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_3;
        end
        ap_ST_st21_fsm_3 : 
        begin
            if (~(ap_const_logic_0 == grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_done)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st21_fsm_3;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_108 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_354 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_361 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

assign exitcond_flatten_fu_317_p2 = (indvar_flatten_reg_177 == ap_const_lv15_70E4? 1'b1: 1'b0);

assign exitcond_i_fu_341_p2 = (xl_i_reg_210 == ap_const_lv8_AA? 1'b1: 1'b0);

assign firings_V_address0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_address0;

assign firings_V_d0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_d0;

assign grp_fu_302_ce = ap_const_logic_1;

assign grp_fu_307_ce = ap_const_logic_1;

assign grp_fu_312_ce = ap_const_logic_1;

assign grp_fu_312_opcode = ap_const_lv5_3;

assign grp_fu_399_ce = ap_const_logic_1;

assign grp_fu_399_p0 = ap_const_lv16_AA;

assign grp_fu_399_p1 = grp_fu_399_p10;

assign grp_fu_399_p10 = l_i_mid2_reg_532;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_start = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_ap_start_ap_start_reg;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_firings_V_q0 = firings_V_q0;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TDATA = input_stream0_TDATA;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TLAST = input_stream0_TLAST;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TVALID = input_stream0_TVALID;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TDATA = input_stream1_TDATA;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TLAST = input_stream1_TLAST;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TVALID = input_stream1_TVALID;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TDATA = input_stream2_TDATA;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TLAST = input_stream2_TLAST;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TVALID = input_stream2_TVALID;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TDATA = input_stream3_TDATA;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TLAST = input_stream3_TLAST;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TVALID = input_stream3_TVALID;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_q0 = neuron_type_V_q0;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_synapse_s_mem_q0 = synapse_s_mem_q0;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_q0 = u_q0;

assign grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_q0 = v_q0;

assign indvar_flatten_next_fu_323_p2 = (indvar_flatten_reg_177 + ap_const_lv15_1);

assign input_stream0_TREADY = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream0_TREADY;

assign input_stream1_TREADY = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream1_TREADY;

assign input_stream2_TREADY = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream2_TREADY;

assign input_stream3_TREADY = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_input_stream3_TREADY;

assign l_fu_329_p2 = (ap_const_lv8_1 + l_i_phi_fu_192_p4);

assign l_i_mid2_fu_363_p3 = ((exitcond_i_fu_341_p2[0:0] === 1'b1) ? l_fu_329_p2 : l_i_phi_fu_192_p4);

assign neuron_type_V_address0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_neuron_type_V_address0;

assign notlhs_fu_446_p2 = (tmp_1_fu_432_p4 != ap_const_lv8_FF? 1'b1: 1'b0);

assign notrhs_fu_452_p2 = (tmp_2_fu_442_p1 == ap_const_lv23_0? 1'b1: 1'b0);

assign p_V_address0 = tmp_9_i_fu_424_p1;

assign sel_tmp1_i_fu_481_p2 = (ap_reg_ppstg_tmp_1_i_reg_565_pp0_it3 & tmp_5_fu_477_p2);

assign sel_tmp2_i_fu_501_p3 = ((ap_reg_ppstg_sel_tmp1_i_reg_617_pp0_it16[0:0] === 1'b1) ? tmp_7_i_reg_634 : ap_reg_ppstg_new_synapse_reg_628_pp0_it16);

assign sel_tmp5_i_fu_486_p2 = (sel_tmp1_i_reg_617 ^ ap_const_lv1_1);

assign sel_tmp6_i_fu_496_p2 = (tmp_fu_491_p2 & ap_reg_ppstg_p_V_load_reg_596_pp0_it4);

assign synapse_s_mem_address1 = ap_reg_ppstg_synapse_s_mem_addr_reg_601_pp0_it16;

assign synapse_s_mem_d1 = ((ap_reg_ppstg_sel_tmp6_i_reg_623_pp0_it16[0:0] === 1'b1) ? tmp_7_i_reg_634 : sel_tmp2_i_fu_501_p3);

assign tmp_1_fu_432_p4 = {{v_load_i_to_int_fu_429_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_1_i_fu_405_p2 = (l_i_mid2_reg_532 < ap_const_lv8_A9? 1'b1: 1'b0);

assign tmp_2_fu_442_p1 = v_load_i_to_int_fu_429_p1[22:0];

assign tmp_2_i_fu_410_p2 = (l_i_mid2_reg_532 == ap_const_lv8_A9? 1'b1: 1'b0);

assign tmp_3_fu_458_p2 = (notrhs_fu_452_p2 | notlhs_fu_446_p2);

assign tmp_3_i_fu_390_p2 = (ap_const_lv15_1 + x_1_i_mid2_fu_355_p3);

assign tmp_4_i_cast_fu_464_p1 = ap_reg_ppstg_xl_i_mid2_reg_522_pp0_it2;

assign tmp_5_fu_477_p2 = (ap_reg_ppstg_tmp_3_reg_591_pp0_it3 & tmp_4_reg_607);

assign tmp_5_i_fu_379_p1 = x_1_i_mid2_fu_355_p3;

assign tmp_7_cast_fu_472_p1 = $signed(tmp_7_fu_467_p2);

assign tmp_7_fu_467_p2 = (tmp_6_reg_586 + tmp_4_i_cast_fu_464_p1);

assign tmp_8_i_fu_418_p2 = ($signed(ap_const_lv16_8FC6) + $signed(x_1_i_cast1_fu_415_p1));

assign tmp_9_i_fu_424_p1 = $signed(tmp_8_i_fu_418_p2);

assign tmp_fu_491_p2 = (ap_reg_ppstg_tmp_2_i_reg_570_pp0_it4 & sel_tmp5_i_fu_486_p2);

assign u_address0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_address0;

assign u_d0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_u_d0;

assign v_d0 = grp_hls_snn_izikevich_snn_get_synaptic_conductances_fu_232_v_d0;

assign v_load_i_to_int_fu_429_p1 = v_load_reg_575;

assign x_1_i_cast1_fu_415_p1 = x_1_i_mid2_reg_527;

assign x_1_i_mid2_fu_355_p3 = ((exitcond_i_fu_341_p2[0:0] === 1'b1) ? x_dup_fu_335_p2 : x_1_i_reg_221);

assign x_dup_fu_335_p2 = (ap_const_lv15_AA + x_i_reg_199);

assign x_i_mid2_fu_371_p3 = ((exitcond_i_fu_341_p2[0:0] === 1'b1) ? x_dup_fu_335_p2 : x_i_reg_199);

assign xl_fu_384_p2 = (ap_const_lv8_1 + xl_i_mid2_fu_347_p3);

assign xl_i_mid2_fu_347_p3 = ((exitcond_i_fu_341_p2[0:0] === 1'b1) ? ap_const_lv8_0 : xl_i_reg_210);


endmodule //hls_snn_izikevich_snn_process_step

