
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a7c0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002734  0801a9a0  0801a9a0  0001b9a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d0d4  0801d0d4  0001f368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801d0d4  0801d0d4  0001e0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d0dc  0801d0dc  0001f368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d0dc  0801d0dc  0001e0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d0e0  0801d0e0  0001e0e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801d0e4  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b78  20000368  0801d44c  0001f368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ee0  0801d44c  0001fee0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fe5c  00000000  00000000  0001f398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007d7a  00000000  00000000  0004f1f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002588  00000000  00000000  00056f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c93  00000000  00000000  000594f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fcb8  00000000  00000000  0005b18b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003d65e  00000000  00000000  0008ae43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0005  00000000  00000000  000c84a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a84a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a9ac  00000000  00000000  001a84ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b2e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a988 	.word	0x0801a988

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801a988 	.word	0x0801a988

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fd86 	bl	8002a6c <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fe40 	bl	8002bec <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 ff4e 	bl	8002e14 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fa56 	bl	8003430 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 fd91 	bl	8003abc <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f002 fd86 	bl	8003abc <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fd53 	bl	8002aac <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 ff20 	bl	8002e54 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f002 fd8d 	bl	8003b3c <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f002 fd86 	bl	8003b3c <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9ba 	bl	800153c <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f017 fa4b 	bl	80187ea <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f017 fa58 	bl	801881e <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 ff6d 	bl	80022a6 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 ff4f 	bl	80022a6 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f017 fa53 	bl	801891e <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f004 fd0e 	bl	8005ea4 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 ff01 	bl	80022a6 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fb7a 	bl	8003bbc <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f001 ff1c 	bl	8003320 <io_holding_reg_type_clear>

	memset(rules, 0, sizeof(rules));
 80014e8:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014ec:	2100      	movs	r1, #0
 80014ee:	4811      	ldr	r0, [pc, #68]	@ (8001534 <automation_factory_reset+0x58>)
 80014f0:	f017 f995 	bl	801881e <memset>
	rule_count = 0;
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <automation_factory_reset+0x5c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 80014fa:	f7ff ff53 	bl	80013a4 <automation_save_rules>
 80014fe:	4603      	mov	r3, r0
 8001500:	f083 0301 	eor.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <automation_factory_reset+0x32>
 800150a:	2300      	movs	r3, #0
 800150c:	e00e      	b.n	800152c <automation_factory_reset+0x50>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800150e:	2304      	movs	r3, #4
 8001510:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	4618      	mov	r0, r3
 8001516:	f002 fd33 	bl	8003f80 <io_virtual_factory_reset>
 800151a:	4603      	mov	r3, r0
 800151c:	f083 0301 	eor.w	r3, r3, #1
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <automation_factory_reset+0x4e>
 8001526:	2300      	movs	r3, #0
 8001528:	e000      	b.n	800152c <automation_factory_reset+0x50>

	return true;
 800152a:	2301      	movs	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000384 	.word	0x20000384
 8001538:	20000644 	.word	0x20000644

0800153c <automation_load_rules>:

bool automation_load_rules(void) {
 800153c:	b580      	push	{r7, lr}
 800153e:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001542:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001544:	2300      	movs	r3, #0
 8001546:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001550:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001554:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001558:	2202      	movs	r2, #2
 800155a:	4618      	mov	r0, r3
 800155c:	f000 febb 	bl	80022d6 <EEPROM_LoadBlock>
 8001560:	4603      	mov	r3, r0
 8001562:	f083 0301 	eor.w	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <automation_load_rules+0x34>
		return false;
 800156c:	2300      	movs	r3, #0
 800156e:	e0c5      	b.n	80016fc <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 8001570:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001574:	2b20      	cmp	r3, #32
 8001576:	d901      	bls.n	800157c <automation_load_rules+0x40>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0bf      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 800157c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001580:	3302      	adds	r3, #2
 8001582:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001586:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800158a:	2b00      	cmp	r3, #0
 800158c:	d12c      	bne.n	80015e8 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001594:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 8001598:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800159c:	2202      	movs	r2, #2
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fe99 	bl	80022d6 <EEPROM_LoadBlock>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f083 0301 	eor.w	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <automation_load_rules+0x78>
			return false;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e0a3      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015b4:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015b8:	2102      	movs	r1, #2
 80015ba:	4618      	mov	r0, r3
 80015bc:	f004 fc72 	bl	8005ea4 <modbus_crc16>
 80015c0:	4603      	mov	r3, r0
 80015c2:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015c6:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015ca:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d001      	beq.n	80015d6 <automation_load_rules+0x9a>
			return false;
 80015d2:	2300      	movs	r3, #0
 80015d4:	e092      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001708 <automation_load_rules+0x1cc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	3302      	adds	r3, #2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015e6:	e07b      	b.n	80016e0 <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015e8:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ec:	461a      	mov	r2, r3
 80015ee:	0092      	lsls	r2, r2, #2
 80015f0:	441a      	add	r2, r3
 80015f2:	0052      	lsls	r2, r2, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	4639      	mov	r1, r7
 80015fc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fe68 	bl	80022d6 <EEPROM_LoadBlock>
 8001606:	4603      	mov	r3, r0
 8001608:	f083 0301 	eor.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <automation_load_rules+0xda>
			return false;
 8001612:	2300      	movs	r3, #0
 8001614:	e072      	b.n	80016fc <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001616:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800161a:	461a      	mov	r2, r3
 800161c:	0092      	lsls	r2, r2, #2
 800161e:	441a      	add	r2, r3
 8001620:	0052      	lsls	r2, r2, #1
 8001622:	4413      	add	r3, r2
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800162c:	4413      	add	r3, r2
 800162e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001638:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 800163c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001640:	2202      	movs	r2, #2
 8001642:	4618      	mov	r0, r3
 8001644:	f000 fe47 	bl	80022d6 <EEPROM_LoadBlock>
 8001648:	4603      	mov	r3, r0
 800164a:	f083 0301 	eor.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <automation_load_rules+0x11c>
			return false;
 8001654:	2300      	movs	r3, #0
 8001656:	e051      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001658:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800165c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001660:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001664:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001666:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800166a:	3302      	adds	r3, #2
 800166c:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001670:	4611      	mov	r1, r2
 8001672:	2216      	movs	r2, #22
 8001674:	fb01 f202 	mul.w	r2, r1, r2
 8001678:	4639      	mov	r1, r7
 800167a:	4618      	mov	r0, r3
 800167c:	f017 f94f 	bl	801891e <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	441a      	add	r2, r3
 800168a:	0052      	lsls	r2, r2, #1
 800168c:	4413      	add	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	3302      	adds	r3, #2
 8001694:	b29a      	uxth	r2, r3
 8001696:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f004 fc01 	bl	8005ea4 <modbus_crc16>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016a8:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016ac:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <automation_load_rules+0x17c>
			return false;
 80016b4:	2300      	movs	r3, #0
 80016b6:	e021      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016b8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016bc:	3302      	adds	r3, #2
 80016be:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016c2:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016c6:	461a      	mov	r2, r3
 80016c8:	2316      	movs	r3, #22
 80016ca:	fb03 f202 	mul.w	r2, r3, r2
 80016ce:	463b      	mov	r3, r7
 80016d0:	4619      	mov	r1, r3
 80016d2:	480e      	ldr	r0, [pc, #56]	@ (800170c <automation_load_rules+0x1d0>)
 80016d4:	f017 f923 	bl	801891e <memcpy>
		rule_count = saved_count;
 80016d8:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001708 <automation_load_rules+0x1cc>)
 80016de:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016e0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016e4:	4618      	mov	r0, r3
 80016e6:	f002 fb1b 	bl	8003d20 <io_virtual_load>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f083 0301 	eor.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <automation_load_rules+0x1be>
		return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	return true;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000644 	.word	0x20000644
 800170c:	20000384 	.word	0x20000384

08001710 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 8;

void display_Setup() {
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001714:	f000 ff56 	bl	80025c4 <ssd1306_Init>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <display_Boot>:

void display_Boot(void) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001722:	2000      	movs	r0, #0
 8001724:	f000 ffb8 	bl	8002698 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001728:	2114      	movs	r1, #20
 800172a:	200a      	movs	r0, #10
 800172c:	f001 f900 	bl	8002930 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <display_Boot+0x44>)
 8001732:	2201      	movs	r2, #1
 8001734:	9200      	str	r2, [sp, #0]
 8001736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001738:	480a      	ldr	r0, [pc, #40]	@ (8001764 <display_Boot+0x48>)
 800173a:	f001 f8d3 	bl	80028e4 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800173e:	212d      	movs	r1, #45	@ 0x2d
 8001740:	2019      	movs	r0, #25
 8001742:	f001 f8f5 	bl	8002930 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001746:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <display_Boot+0x4c>)
 8001748:	2201      	movs	r2, #1
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800174e:	4807      	ldr	r0, [pc, #28]	@ (800176c <display_Boot+0x50>)
 8001750:	f001 f8c8 	bl	80028e4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001754:	f000 ffb8 	bl	80026c8 <ssd1306_UpdateScreen>
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	0801c8d4 	.word	0x0801c8d4
 8001764:	0801a9a0 	.word	0x0801a9a0
 8001768:	0801c8c8 	.word	0x0801c8c8
 800176c:	0801a9ac 	.word	0x0801a9ac

08001770 <display_StatusPage>:

void display_StatusPage(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b090      	sub	sp, #64	@ 0x40
 8001774:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001776:	4bc1      	ldr	r3, [pc, #772]	@ (8001a7c <display_StatusPage+0x30c>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	2b08      	cmp	r3, #8
 800177c:	f200 83d6 	bhi.w	8001f2c <display_StatusPage+0x7bc>
 8001780:	a201      	add	r2, pc, #4	@ (adr r2, 8001788 <display_StatusPage+0x18>)
 8001782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001786:	bf00      	nop
 8001788:	080017ad 	.word	0x080017ad
 800178c:	08001891 	.word	0x08001891
 8001790:	08001987 	.word	0x08001987
 8001794:	08001ac1 	.word	0x08001ac1
 8001798:	08001b3b 	.word	0x08001b3b
 800179c:	08001bd1 	.word	0x08001bd1
 80017a0:	08001ca7 	.word	0x08001ca7
 80017a4:	08001ded 	.word	0x08001ded
 80017a8:	08001ea7 	.word	0x08001ea7
		case 0:
			ssd1306_Fill(Black);
 80017ac:	2000      	movs	r0, #0
 80017ae:	f000 ff73 	bl	8002698 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017b2:	2100      	movs	r1, #0
 80017b4:	2019      	movs	r0, #25
 80017b6:	f001 f8bb 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017ba:	4bb1      	ldr	r3, [pc, #708]	@ (8001a80 <display_StatusPage+0x310>)
 80017bc:	2201      	movs	r2, #1
 80017be:	9200      	str	r2, [sp, #0]
 80017c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017c2:	48b0      	ldr	r0, [pc, #704]	@ (8001a84 <display_StatusPage+0x314>)
 80017c4:	f001 f88e 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017c8:	2119      	movs	r1, #25
 80017ca:	2002      	movs	r0, #2
 80017cc:	f001 f8b0 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017d0:	f004 fb5c 	bl	8005e8c <modbusGetSlaveAddress>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	49aa      	ldr	r1, [pc, #680]	@ (8001a88 <display_StatusPage+0x318>)
 80017de:	4618      	mov	r0, r3
 80017e0:	f016 ff9e 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017e4:	4ba9      	ldr	r3, [pc, #676]	@ (8001a8c <display_StatusPage+0x31c>)
 80017e6:	f107 0014 	add.w	r0, r7, #20
 80017ea:	2201      	movs	r2, #1
 80017ec:	9200      	str	r2, [sp, #0]
 80017ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017f0:	f001 f878 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017f4:	2128      	movs	r1, #40	@ 0x28
 80017f6:	2002      	movs	r0, #2
 80017f8:	f001 f89a 	bl	8002930 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017fc:	f000 fe74 	bl	80024e8 <INA226_ReadBusVoltage>
 8001800:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001804:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001808:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800180c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	dd0a      	ble.n	800182c <display_StatusPage+0xbc>
 8001816:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001818:	f7fe febe 	bl	8000598 <__aeabi_f2d>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	f107 0014 	add.w	r0, r7, #20
 8001824:	499a      	ldr	r1, [pc, #616]	@ (8001a90 <display_StatusPage+0x320>)
 8001826:	f016 ff7b 	bl	8018720 <siprintf>
 800182a:	e009      	b.n	8001840 <display_StatusPage+0xd0>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800182c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800182e:	f7fe feb3 	bl	8000598 <__aeabi_f2d>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	f107 0014 	add.w	r0, r7, #20
 800183a:	4996      	ldr	r1, [pc, #600]	@ (8001a94 <display_StatusPage+0x324>)
 800183c:	f016 ff70 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001840:	4b92      	ldr	r3, [pc, #584]	@ (8001a8c <display_StatusPage+0x31c>)
 8001842:	f107 0014 	add.w	r0, r7, #20
 8001846:	2201      	movs	r2, #1
 8001848:	9200      	str	r2, [sp, #0]
 800184a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800184c:	f001 f84a 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001850:	2137      	movs	r1, #55	@ 0x37
 8001852:	2002      	movs	r0, #2
 8001854:	f001 f86c 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001858:	f000 fe66 	bl	8002528 <INA226_ReadCurrent>
 800185c:	eef0 7a40 	vmov.f32	s15, s0
 8001860:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a98 <display_StatusPage+0x328>
 8001864:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001868:	ee17 0a90 	vmov	r0, s15
 800186c:	f7fe fe94 	bl	8000598 <__aeabi_f2d>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	f107 0014 	add.w	r0, r7, #20
 8001878:	4988      	ldr	r1, [pc, #544]	@ (8001a9c <display_StatusPage+0x32c>)
 800187a:	f016 ff51 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800187e:	4b83      	ldr	r3, [pc, #524]	@ (8001a8c <display_StatusPage+0x31c>)
 8001880:	f107 0014 	add.w	r0, r7, #20
 8001884:	2201      	movs	r2, #1
 8001886:	9200      	str	r2, [sp, #0]
 8001888:	cb0e      	ldmia	r3, {r1, r2, r3}
 800188a:	f001 f82b 	bl	80028e4 <ssd1306_WriteString>
			break;
 800188e:	e34d      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 1:
			ssd1306_Fill(Black);
 8001890:	2000      	movs	r0, #0
 8001892:	f000 ff01 	bl	8002698 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001896:	2100      	movs	r1, #0
 8001898:	201e      	movs	r0, #30
 800189a:	f001 f849 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800189e:	4b78      	ldr	r3, [pc, #480]	@ (8001a80 <display_StatusPage+0x310>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	9200      	str	r2, [sp, #0]
 80018a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018a6:	487e      	ldr	r0, [pc, #504]	@ (8001aa0 <display_StatusPage+0x330>)
 80018a8:	f001 f81c 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018ac:	2119      	movs	r1, #25
 80018ae:	2002      	movs	r0, #2
 80018b0:	f001 f83e 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018b4:	2000      	movs	r0, #0
 80018b6:	f001 f8d9 	bl	8002a6c <io_coil_read>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <display_StatusPage+0x154>
 80018c0:	4a78      	ldr	r2, [pc, #480]	@ (8001aa4 <display_StatusPage+0x334>)
 80018c2:	e000      	b.n	80018c6 <display_StatusPage+0x156>
 80018c4:	4a78      	ldr	r2, [pc, #480]	@ (8001aa8 <display_StatusPage+0x338>)
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	4978      	ldr	r1, [pc, #480]	@ (8001aac <display_StatusPage+0x33c>)
 80018cc:	4618      	mov	r0, r3
 80018ce:	f016 ff27 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018d2:	4b6e      	ldr	r3, [pc, #440]	@ (8001a8c <display_StatusPage+0x31c>)
 80018d4:	f107 0014 	add.w	r0, r7, #20
 80018d8:	2201      	movs	r2, #1
 80018da:	9200      	str	r2, [sp, #0]
 80018dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018de:	f001 f801 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018e2:	2128      	movs	r1, #40	@ 0x28
 80018e4:	2002      	movs	r0, #2
 80018e6:	f001 f823 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018ea:	2001      	movs	r0, #1
 80018ec:	f001 f8be 	bl	8002a6c <io_coil_read>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <display_StatusPage+0x18a>
 80018f6:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa4 <display_StatusPage+0x334>)
 80018f8:	e000      	b.n	80018fc <display_StatusPage+0x18c>
 80018fa:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa8 <display_StatusPage+0x338>)
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	496b      	ldr	r1, [pc, #428]	@ (8001ab0 <display_StatusPage+0x340>)
 8001902:	4618      	mov	r0, r3
 8001904:	f016 ff0c 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001908:	4b60      	ldr	r3, [pc, #384]	@ (8001a8c <display_StatusPage+0x31c>)
 800190a:	f107 0014 	add.w	r0, r7, #20
 800190e:	2201      	movs	r2, #1
 8001910:	9200      	str	r2, [sp, #0]
 8001912:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001914:	f000 ffe6 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001918:	2119      	movs	r1, #25
 800191a:	203c      	movs	r0, #60	@ 0x3c
 800191c:	f001 f808 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001920:	2002      	movs	r0, #2
 8001922:	f001 f8a3 	bl	8002a6c <io_coil_read>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <display_StatusPage+0x1c0>
 800192c:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa4 <display_StatusPage+0x334>)
 800192e:	e000      	b.n	8001932 <display_StatusPage+0x1c2>
 8001930:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa8 <display_StatusPage+0x338>)
 8001932:	f107 0314 	add.w	r3, r7, #20
 8001936:	495f      	ldr	r1, [pc, #380]	@ (8001ab4 <display_StatusPage+0x344>)
 8001938:	4618      	mov	r0, r3
 800193a:	f016 fef1 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800193e:	4b53      	ldr	r3, [pc, #332]	@ (8001a8c <display_StatusPage+0x31c>)
 8001940:	f107 0014 	add.w	r0, r7, #20
 8001944:	2201      	movs	r2, #1
 8001946:	9200      	str	r2, [sp, #0]
 8001948:	cb0e      	ldmia	r3, {r1, r2, r3}
 800194a:	f000 ffcb 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800194e:	2128      	movs	r1, #40	@ 0x28
 8001950:	203c      	movs	r0, #60	@ 0x3c
 8001952:	f000 ffed 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001956:	2003      	movs	r0, #3
 8001958:	f001 f888 	bl	8002a6c <io_coil_read>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <display_StatusPage+0x1f6>
 8001962:	4a50      	ldr	r2, [pc, #320]	@ (8001aa4 <display_StatusPage+0x334>)
 8001964:	e000      	b.n	8001968 <display_StatusPage+0x1f8>
 8001966:	4a50      	ldr	r2, [pc, #320]	@ (8001aa8 <display_StatusPage+0x338>)
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	4952      	ldr	r1, [pc, #328]	@ (8001ab8 <display_StatusPage+0x348>)
 800196e:	4618      	mov	r0, r3
 8001970:	f016 fed6 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001974:	4b45      	ldr	r3, [pc, #276]	@ (8001a8c <display_StatusPage+0x31c>)
 8001976:	f107 0014 	add.w	r0, r7, #20
 800197a:	2201      	movs	r2, #1
 800197c:	9200      	str	r2, [sp, #0]
 800197e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001980:	f000 ffb0 	bl	80028e4 <ssd1306_WriteString>
			break;
 8001984:	e2d2      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 2:
			ssd1306_Fill(Black);
 8001986:	2000      	movs	r0, #0
 8001988:	f000 fe86 	bl	8002698 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 800198c:	2100      	movs	r1, #0
 800198e:	2004      	movs	r0, #4
 8001990:	f000 ffce 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001994:	4b3a      	ldr	r3, [pc, #232]	@ (8001a80 <display_StatusPage+0x310>)
 8001996:	2201      	movs	r2, #1
 8001998:	9200      	str	r2, [sp, #0]
 800199a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800199c:	4847      	ldr	r0, [pc, #284]	@ (8001abc <display_StatusPage+0x34c>)
 800199e:	f000 ffa1 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019a2:	2119      	movs	r1, #25
 80019a4:	2002      	movs	r0, #2
 80019a6:	f000 ffc3 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019aa:	2000      	movs	r0, #0
 80019ac:	f001 f91e 	bl	8002bec <io_discrete_in_read>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <display_StatusPage+0x24a>
 80019b6:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa4 <display_StatusPage+0x334>)
 80019b8:	e000      	b.n	80019bc <display_StatusPage+0x24c>
 80019ba:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa8 <display_StatusPage+0x338>)
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	493a      	ldr	r1, [pc, #232]	@ (8001aac <display_StatusPage+0x33c>)
 80019c2:	4618      	mov	r0, r3
 80019c4:	f016 feac 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019c8:	4b30      	ldr	r3, [pc, #192]	@ (8001a8c <display_StatusPage+0x31c>)
 80019ca:	f107 0014 	add.w	r0, r7, #20
 80019ce:	2201      	movs	r2, #1
 80019d0:	9200      	str	r2, [sp, #0]
 80019d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d4:	f000 ff86 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019d8:	2128      	movs	r1, #40	@ 0x28
 80019da:	2002      	movs	r0, #2
 80019dc:	f000 ffa8 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019e0:	2001      	movs	r0, #1
 80019e2:	f001 f903 	bl	8002bec <io_discrete_in_read>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <display_StatusPage+0x280>
 80019ec:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa4 <display_StatusPage+0x334>)
 80019ee:	e000      	b.n	80019f2 <display_StatusPage+0x282>
 80019f0:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa8 <display_StatusPage+0x338>)
 80019f2:	f107 0314 	add.w	r3, r7, #20
 80019f6:	492e      	ldr	r1, [pc, #184]	@ (8001ab0 <display_StatusPage+0x340>)
 80019f8:	4618      	mov	r0, r3
 80019fa:	f016 fe91 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019fe:	4b23      	ldr	r3, [pc, #140]	@ (8001a8c <display_StatusPage+0x31c>)
 8001a00:	f107 0014 	add.w	r0, r7, #20
 8001a04:	2201      	movs	r2, #1
 8001a06:	9200      	str	r2, [sp, #0]
 8001a08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a0a:	f000 ff6b 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a0e:	2119      	movs	r1, #25
 8001a10:	203c      	movs	r0, #60	@ 0x3c
 8001a12:	f000 ff8d 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a16:	2002      	movs	r0, #2
 8001a18:	f001 f8e8 	bl	8002bec <io_discrete_in_read>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <display_StatusPage+0x2b6>
 8001a22:	4a20      	ldr	r2, [pc, #128]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a24:	e000      	b.n	8001a28 <display_StatusPage+0x2b8>
 8001a26:	4a20      	ldr	r2, [pc, #128]	@ (8001aa8 <display_StatusPage+0x338>)
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	4921      	ldr	r1, [pc, #132]	@ (8001ab4 <display_StatusPage+0x344>)
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f016 fe76 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a34:	4b15      	ldr	r3, [pc, #84]	@ (8001a8c <display_StatusPage+0x31c>)
 8001a36:	f107 0014 	add.w	r0, r7, #20
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	9200      	str	r2, [sp, #0]
 8001a3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a40:	f000 ff50 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a44:	2128      	movs	r1, #40	@ 0x28
 8001a46:	203c      	movs	r0, #60	@ 0x3c
 8001a48:	f000 ff72 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a4c:	2003      	movs	r0, #3
 8001a4e:	f001 f8cd 	bl	8002bec <io_discrete_in_read>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <display_StatusPage+0x2ec>
 8001a58:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a5a:	e000      	b.n	8001a5e <display_StatusPage+0x2ee>
 8001a5c:	4a12      	ldr	r2, [pc, #72]	@ (8001aa8 <display_StatusPage+0x338>)
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4915      	ldr	r1, [pc, #84]	@ (8001ab8 <display_StatusPage+0x348>)
 8001a64:	4618      	mov	r0, r3
 8001a66:	f016 fe5b 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a6a:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <display_StatusPage+0x31c>)
 8001a6c:	f107 0014 	add.w	r0, r7, #20
 8001a70:	2201      	movs	r2, #1
 8001a72:	9200      	str	r2, [sp, #0]
 8001a74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a76:	f000 ff35 	bl	80028e4 <ssd1306_WriteString>
			break;
 8001a7a:	e257      	b.n	8001f2c <display_StatusPage+0x7bc>
 8001a7c:	20000646 	.word	0x20000646
 8001a80:	0801c8d4 	.word	0x0801c8d4
 8001a84:	0801a9b8 	.word	0x0801a9b8
 8001a88:	0801a9c0 	.word	0x0801a9c0
 8001a8c:	0801c8bc 	.word	0x0801c8bc
 8001a90:	0801a9d4 	.word	0x0801a9d4
 8001a94:	0801a9e4 	.word	0x0801a9e4
 8001a98:	447a0000 	.word	0x447a0000
 8001a9c:	0801a9f4 	.word	0x0801a9f4
 8001aa0:	0801aa04 	.word	0x0801aa04
 8001aa4:	0801aa0c 	.word	0x0801aa0c
 8001aa8:	0801aa10 	.word	0x0801aa10
 8001aac:	0801aa14 	.word	0x0801aa14
 8001ab0:	0801aa1c 	.word	0x0801aa1c
 8001ab4:	0801aa24 	.word	0x0801aa24
 8001ab8:	0801aa2c 	.word	0x0801aa2c
 8001abc:	0801aa34 	.word	0x0801aa34
		case 3:
			ssd1306_Fill(Black);
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f000 fde9 	bl	8002698 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2002      	movs	r0, #2
 8001aca:	f000 ff31 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001ace:	4bb9      	ldr	r3, [pc, #740]	@ (8001db4 <display_StatusPage+0x644>)
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	9200      	str	r2, [sp, #0]
 8001ad4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ad6:	48b8      	ldr	r0, [pc, #736]	@ (8001db8 <display_StatusPage+0x648>)
 8001ad8:	f000 ff04 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001adc:	2119      	movs	r1, #25
 8001ade:	2002      	movs	r0, #2
 8001ae0:	f000 ff26 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f001 f995 	bl	8002e14 <io_holding_reg_read>
 8001aea:	4603      	mov	r3, r0
 8001aec:	461a      	mov	r2, r3
 8001aee:	f107 0314 	add.w	r3, r7, #20
 8001af2:	49b2      	ldr	r1, [pc, #712]	@ (8001dbc <display_StatusPage+0x64c>)
 8001af4:	4618      	mov	r0, r3
 8001af6:	f016 fe13 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001afa:	4bb1      	ldr	r3, [pc, #708]	@ (8001dc0 <display_StatusPage+0x650>)
 8001afc:	f107 0014 	add.w	r0, r7, #20
 8001b00:	2201      	movs	r2, #1
 8001b02:	9200      	str	r2, [sp, #0]
 8001b04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b06:	f000 feed 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b0a:	2128      	movs	r1, #40	@ 0x28
 8001b0c:	2002      	movs	r0, #2
 8001b0e:	f000 ff0f 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b12:	2001      	movs	r0, #1
 8001b14:	f001 f97e 	bl	8002e14 <io_holding_reg_read>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	49a8      	ldr	r1, [pc, #672]	@ (8001dc4 <display_StatusPage+0x654>)
 8001b22:	4618      	mov	r0, r3
 8001b24:	f016 fdfc 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b28:	4ba5      	ldr	r3, [pc, #660]	@ (8001dc0 <display_StatusPage+0x650>)
 8001b2a:	f107 0014 	add.w	r0, r7, #20
 8001b2e:	2201      	movs	r2, #1
 8001b30:	9200      	str	r2, [sp, #0]
 8001b32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b34:	f000 fed6 	bl	80028e4 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b38:	e1f8      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 4:
			ssd1306_Fill(Black);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 fdac 	bl	8002698 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001b40:	2100      	movs	r1, #0
 8001b42:	2002      	movs	r0, #2
 8001b44:	f000 fef4 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b48:	4b9a      	ldr	r3, [pc, #616]	@ (8001db4 <display_StatusPage+0x644>)
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	9200      	str	r2, [sp, #0]
 8001b4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b50:	4899      	ldr	r0, [pc, #612]	@ (8001db8 <display_StatusPage+0x648>)
 8001b52:	f000 fec7 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b56:	2119      	movs	r1, #25
 8001b58:	2002      	movs	r0, #2
 8001b5a:	f000 fee9 	bl	8002930 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode0hr;
			io_holding_reg_get_mode(0, &mode0hr);
 8001b5e:	f107 0313 	add.w	r3, r7, #19
 8001b62:	4619      	mov	r1, r3
 8001b64:	2000      	movs	r0, #0
 8001b66:	f001 fa37 	bl	8002fd8 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001b6a:	7cfb      	ldrb	r3, [r7, #19]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d101      	bne.n	8001b74 <display_StatusPage+0x404>
 8001b70:	4a95      	ldr	r2, [pc, #596]	@ (8001dc8 <display_StatusPage+0x658>)
 8001b72:	e000      	b.n	8001b76 <display_StatusPage+0x406>
 8001b74:	4a95      	ldr	r2, [pc, #596]	@ (8001dcc <display_StatusPage+0x65c>)
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4995      	ldr	r1, [pc, #596]	@ (8001dd0 <display_StatusPage+0x660>)
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f016 fdcf 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b82:	4b8f      	ldr	r3, [pc, #572]	@ (8001dc0 <display_StatusPage+0x650>)
 8001b84:	f107 0014 	add.w	r0, r7, #20
 8001b88:	2201      	movs	r2, #1
 8001b8a:	9200      	str	r2, [sp, #0]
 8001b8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b8e:	f000 fea9 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b92:	2128      	movs	r1, #40	@ 0x28
 8001b94:	2002      	movs	r0, #2
 8001b96:	f000 fecb 	bl	8002930 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode1hr;
			io_holding_reg_get_mode(1, &mode1hr);
 8001b9a:	f107 0312 	add.w	r3, r7, #18
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	f001 fa19 	bl	8002fd8 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001ba6:	7cbb      	ldrb	r3, [r7, #18]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <display_StatusPage+0x440>
 8001bac:	4a86      	ldr	r2, [pc, #536]	@ (8001dc8 <display_StatusPage+0x658>)
 8001bae:	e000      	b.n	8001bb2 <display_StatusPage+0x442>
 8001bb0:	4a86      	ldr	r2, [pc, #536]	@ (8001dcc <display_StatusPage+0x65c>)
 8001bb2:	f107 0314 	add.w	r3, r7, #20
 8001bb6:	4987      	ldr	r1, [pc, #540]	@ (8001dd4 <display_StatusPage+0x664>)
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f016 fdb1 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bbe:	4b80      	ldr	r3, [pc, #512]	@ (8001dc0 <display_StatusPage+0x650>)
 8001bc0:	f107 0014 	add.w	r0, r7, #20
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	9200      	str	r2, [sp, #0]
 8001bc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bca:	f000 fe8b 	bl	80028e4 <ssd1306_WriteString>

			break;
 8001bce:	e1ad      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 5:
			ssd1306_Fill(Black);
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f000 fd61 	bl	8002698 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	200c      	movs	r0, #12
 8001bda:	f000 fea9 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001bde:	4b75      	ldr	r3, [pc, #468]	@ (8001db4 <display_StatusPage+0x644>)
 8001be0:	2201      	movs	r2, #1
 8001be2:	9200      	str	r2, [sp, #0]
 8001be4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001be6:	487c      	ldr	r0, [pc, #496]	@ (8001dd8 <display_StatusPage+0x668>)
 8001be8:	f000 fe7c 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001bec:	2119      	movs	r1, #25
 8001bee:	2002      	movs	r0, #2
 8001bf0:	f000 fe9e 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	f001 fc1b 	bl	8003430 <io_input_reg_read>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	f107 0314 	add.w	r3, r7, #20
 8001c02:	496e      	ldr	r1, [pc, #440]	@ (8001dbc <display_StatusPage+0x64c>)
 8001c04:	4618      	mov	r0, r3
 8001c06:	f016 fd8b 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8001dc0 <display_StatusPage+0x650>)
 8001c0c:	f107 0014 	add.w	r0, r7, #20
 8001c10:	2201      	movs	r2, #1
 8001c12:	9200      	str	r2, [sp, #0]
 8001c14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c16:	f000 fe65 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c1a:	2128      	movs	r1, #40	@ 0x28
 8001c1c:	2002      	movs	r0, #2
 8001c1e:	f000 fe87 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001c22:	2001      	movs	r0, #1
 8001c24:	f001 fc04 	bl	8003430 <io_input_reg_read>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	4964      	ldr	r1, [pc, #400]	@ (8001dc4 <display_StatusPage+0x654>)
 8001c32:	4618      	mov	r0, r3
 8001c34:	f016 fd74 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c38:	4b61      	ldr	r3, [pc, #388]	@ (8001dc0 <display_StatusPage+0x650>)
 8001c3a:	f107 0014 	add.w	r0, r7, #20
 8001c3e:	2201      	movs	r2, #1
 8001c40:	9200      	str	r2, [sp, #0]
 8001c42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c44:	f000 fe4e 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001c48:	2119      	movs	r1, #25
 8001c4a:	203c      	movs	r0, #60	@ 0x3c
 8001c4c:	f000 fe70 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001c50:	2002      	movs	r0, #2
 8001c52:	f001 fbed 	bl	8003430 <io_input_reg_read>
 8001c56:	4603      	mov	r3, r0
 8001c58:	461a      	mov	r2, r3
 8001c5a:	f107 0314 	add.w	r3, r7, #20
 8001c5e:	495f      	ldr	r1, [pc, #380]	@ (8001ddc <display_StatusPage+0x66c>)
 8001c60:	4618      	mov	r0, r3
 8001c62:	f016 fd5d 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c66:	4b56      	ldr	r3, [pc, #344]	@ (8001dc0 <display_StatusPage+0x650>)
 8001c68:	f107 0014 	add.w	r0, r7, #20
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	9200      	str	r2, [sp, #0]
 8001c70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c72:	f000 fe37 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001c76:	2128      	movs	r1, #40	@ 0x28
 8001c78:	203c      	movs	r0, #60	@ 0x3c
 8001c7a:	f000 fe59 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001c7e:	2003      	movs	r0, #3
 8001c80:	f001 fbd6 	bl	8003430 <io_input_reg_read>
 8001c84:	4603      	mov	r3, r0
 8001c86:	461a      	mov	r2, r3
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	4954      	ldr	r1, [pc, #336]	@ (8001de0 <display_StatusPage+0x670>)
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f016 fd46 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c94:	4b4a      	ldr	r3, [pc, #296]	@ (8001dc0 <display_StatusPage+0x650>)
 8001c96:	f107 0014 	add.w	r0, r7, #20
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	9200      	str	r2, [sp, #0]
 8001c9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ca0:	f000 fe20 	bl	80028e4 <ssd1306_WriteString>
			break;
 8001ca4:	e142      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 6:
			ssd1306_Fill(Black);
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	f000 fcf6 	bl	8002698 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001cac:	2100      	movs	r1, #0
 8001cae:	200c      	movs	r0, #12
 8001cb0:	f000 fe3e 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001cb4:	4b3f      	ldr	r3, [pc, #252]	@ (8001db4 <display_StatusPage+0x644>)
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	9200      	str	r2, [sp, #0]
 8001cba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cbc:	4846      	ldr	r0, [pc, #280]	@ (8001dd8 <display_StatusPage+0x668>)
 8001cbe:	f000 fe11 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001cc2:	2119      	movs	r1, #25
 8001cc4:	2002      	movs	r0, #2
 8001cc6:	f000 fe33 	bl	8002930 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode0ir;
			io_input_reg_get_mode(0, &mode0ir);
 8001cca:	f107 0311 	add.w	r3, r7, #17
 8001cce:	4619      	mov	r1, r3
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f001 fc79 	bl	80035c8 <io_input_reg_get_mode>
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001cd6:	7c7b      	ldrb	r3, [r7, #17]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <display_StatusPage+0x570>
 8001cdc:	4a3a      	ldr	r2, [pc, #232]	@ (8001dc8 <display_StatusPage+0x658>)
 8001cde:	e000      	b.n	8001ce2 <display_StatusPage+0x572>
 8001ce0:	4a3a      	ldr	r2, [pc, #232]	@ (8001dcc <display_StatusPage+0x65c>)
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	493a      	ldr	r1, [pc, #232]	@ (8001dd0 <display_StatusPage+0x660>)
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f016 fd19 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cee:	4b34      	ldr	r3, [pc, #208]	@ (8001dc0 <display_StatusPage+0x650>)
 8001cf0:	f107 0014 	add.w	r0, r7, #20
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	9200      	str	r2, [sp, #0]
 8001cf8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cfa:	f000 fdf3 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001cfe:	2128      	movs	r1, #40	@ 0x28
 8001d00:	2002      	movs	r0, #2
 8001d02:	f000 fe15 	bl	8002930 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode1ir;
			io_input_reg_get_mode(1, &mode1ir);
 8001d06:	f107 0310 	add.w	r3, r7, #16
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	2001      	movs	r0, #1
 8001d0e:	f001 fc5b 	bl	80035c8 <io_input_reg_get_mode>
			sprintf(buf, "1: %s", mode1ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d12:	7c3b      	ldrb	r3, [r7, #16]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d101      	bne.n	8001d1c <display_StatusPage+0x5ac>
 8001d18:	4a2b      	ldr	r2, [pc, #172]	@ (8001dc8 <display_StatusPage+0x658>)
 8001d1a:	e000      	b.n	8001d1e <display_StatusPage+0x5ae>
 8001d1c:	4a2b      	ldr	r2, [pc, #172]	@ (8001dcc <display_StatusPage+0x65c>)
 8001d1e:	f107 0314 	add.w	r3, r7, #20
 8001d22:	492c      	ldr	r1, [pc, #176]	@ (8001dd4 <display_StatusPage+0x664>)
 8001d24:	4618      	mov	r0, r3
 8001d26:	f016 fcfb 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d2a:	4b25      	ldr	r3, [pc, #148]	@ (8001dc0 <display_StatusPage+0x650>)
 8001d2c:	f107 0014 	add.w	r0, r7, #20
 8001d30:	2201      	movs	r2, #1
 8001d32:	9200      	str	r2, [sp, #0]
 8001d34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d36:	f000 fdd5 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001d3a:	2119      	movs	r1, #25
 8001d3c:	203c      	movs	r0, #60	@ 0x3c
 8001d3e:	f000 fdf7 	bl	8002930 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode2ir;
			io_input_reg_get_mode(2, &mode2ir);
 8001d42:	f107 030f 	add.w	r3, r7, #15
 8001d46:	4619      	mov	r1, r3
 8001d48:	2002      	movs	r0, #2
 8001d4a:	f001 fc3d 	bl	80035c8 <io_input_reg_get_mode>
			sprintf(buf, "2: %s", mode2ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <display_StatusPage+0x5e8>
 8001d54:	4a1c      	ldr	r2, [pc, #112]	@ (8001dc8 <display_StatusPage+0x658>)
 8001d56:	e000      	b.n	8001d5a <display_StatusPage+0x5ea>
 8001d58:	4a1c      	ldr	r2, [pc, #112]	@ (8001dcc <display_StatusPage+0x65c>)
 8001d5a:	f107 0314 	add.w	r3, r7, #20
 8001d5e:	4921      	ldr	r1, [pc, #132]	@ (8001de4 <display_StatusPage+0x674>)
 8001d60:	4618      	mov	r0, r3
 8001d62:	f016 fcdd 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d66:	4b16      	ldr	r3, [pc, #88]	@ (8001dc0 <display_StatusPage+0x650>)
 8001d68:	f107 0014 	add.w	r0, r7, #20
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	9200      	str	r2, [sp, #0]
 8001d70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d72:	f000 fdb7 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001d76:	2128      	movs	r1, #40	@ 0x28
 8001d78:	203c      	movs	r0, #60	@ 0x3c
 8001d7a:	f000 fdd9 	bl	8002930 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode3ir;
			io_input_reg_get_mode(3, &mode3ir);
 8001d7e:	f107 030e 	add.w	r3, r7, #14
 8001d82:	4619      	mov	r1, r3
 8001d84:	2003      	movs	r0, #3
 8001d86:	f001 fc1f 	bl	80035c8 <io_input_reg_get_mode>
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d8a:	7bbb      	ldrb	r3, [r7, #14]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <display_StatusPage+0x624>
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <display_StatusPage+0x658>)
 8001d92:	e000      	b.n	8001d96 <display_StatusPage+0x626>
 8001d94:	4a0d      	ldr	r2, [pc, #52]	@ (8001dcc <display_StatusPage+0x65c>)
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	4913      	ldr	r1, [pc, #76]	@ (8001de8 <display_StatusPage+0x678>)
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f016 fcbf 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001da2:	4b07      	ldr	r3, [pc, #28]	@ (8001dc0 <display_StatusPage+0x650>)
 8001da4:	f107 0014 	add.w	r0, r7, #20
 8001da8:	2201      	movs	r2, #1
 8001daa:	9200      	str	r2, [sp, #0]
 8001dac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dae:	f000 fd99 	bl	80028e4 <ssd1306_WriteString>

			break;
 8001db2:	e0bb      	b.n	8001f2c <display_StatusPage+0x7bc>
 8001db4:	0801c8d4 	.word	0x0801c8d4
 8001db8:	0801aa40 	.word	0x0801aa40
 8001dbc:	0801aa4c 	.word	0x0801aa4c
 8001dc0:	0801c8bc 	.word	0x0801c8bc
 8001dc4:	0801aa54 	.word	0x0801aa54
 8001dc8:	0801aa5c 	.word	0x0801aa5c
 8001dcc:	0801aa64 	.word	0x0801aa64
 8001dd0:	0801aa14 	.word	0x0801aa14
 8001dd4:	0801aa1c 	.word	0x0801aa1c
 8001dd8:	0801aa6c 	.word	0x0801aa6c
 8001ddc:	0801aa78 	.word	0x0801aa78
 8001de0:	0801aa80 	.word	0x0801aa80
 8001de4:	0801aa24 	.word	0x0801aa24
 8001de8:	0801aa2c 	.word	0x0801aa2c
		case 7:
			ssd1306_Fill(Black);
 8001dec:	2000      	movs	r0, #0
 8001dee:	f000 fc53 	bl	8002698 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001df2:	2100      	movs	r1, #0
 8001df4:	2007      	movs	r0, #7
 8001df6:	f000 fd9b 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001dfa:	4b5a      	ldr	r3, [pc, #360]	@ (8001f64 <display_StatusPage+0x7f4>)
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	9200      	str	r2, [sp, #0]
 8001e00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e02:	4859      	ldr	r0, [pc, #356]	@ (8001f68 <display_StatusPage+0x7f8>)
 8001e04:	f000 fd6e 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001e08:	2119      	movs	r1, #25
 8001e0a:	2002      	movs	r0, #2
 8001e0c:	f000 fd90 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001e10:	f7ff fa3c 	bl	800128c <automation_get_rule_count>
 8001e14:	4603      	mov	r3, r0
 8001e16:	461a      	mov	r2, r3
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	4953      	ldr	r1, [pc, #332]	@ (8001f6c <display_StatusPage+0x7fc>)
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f016 fc7e 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e24:	4b52      	ldr	r3, [pc, #328]	@ (8001f70 <display_StatusPage+0x800>)
 8001e26:	f107 0014 	add.w	r0, r7, #20
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	9200      	str	r2, [sp, #0]
 8001e2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e30:	f000 fd58 	bl	80028e4 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001e34:	2300      	movs	r3, #0
 8001e36:	81bb      	strh	r3, [r7, #12]
			uint16_t virtHolding = 0;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	817b      	strh	r3, [r7, #10]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001e3c:	f107 030c 	add.w	r3, r7, #12
 8001e40:	4619      	mov	r1, r3
 8001e42:	2000      	movs	r0, #0
 8001e44:	f001 fe12 	bl	8003a6c <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001e48:	f107 030a 	add.w	r3, r7, #10
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	2001      	movs	r0, #1
 8001e50:	f001 fe0c 	bl	8003a6c <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001e54:	2128      	movs	r1, #40	@ 0x28
 8001e56:	2002      	movs	r0, #2
 8001e58:	f000 fd6a 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001e5c:	89bb      	ldrh	r3, [r7, #12]
 8001e5e:	461a      	mov	r2, r3
 8001e60:	f107 0314 	add.w	r3, r7, #20
 8001e64:	4943      	ldr	r1, [pc, #268]	@ (8001f74 <display_StatusPage+0x804>)
 8001e66:	4618      	mov	r0, r3
 8001e68:	f016 fc5a 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e6c:	4b40      	ldr	r3, [pc, #256]	@ (8001f70 <display_StatusPage+0x800>)
 8001e6e:	f107 0014 	add.w	r0, r7, #20
 8001e72:	2201      	movs	r2, #1
 8001e74:	9200      	str	r2, [sp, #0]
 8001e76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e78:	f000 fd34 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001e7c:	2137      	movs	r1, #55	@ 0x37
 8001e7e:	2002      	movs	r0, #2
 8001e80:	f000 fd56 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001e84:	897b      	ldrh	r3, [r7, #10]
 8001e86:	461a      	mov	r2, r3
 8001e88:	f107 0314 	add.w	r3, r7, #20
 8001e8c:	493a      	ldr	r1, [pc, #232]	@ (8001f78 <display_StatusPage+0x808>)
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f016 fc46 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e94:	4b36      	ldr	r3, [pc, #216]	@ (8001f70 <display_StatusPage+0x800>)
 8001e96:	f107 0014 	add.w	r0, r7, #20
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	9200      	str	r2, [sp, #0]
 8001e9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ea0:	f000 fd20 	bl	80028e4 <ssd1306_WriteString>
			break;
 8001ea4:	e042      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 8:
			ssd1306_Fill(Black);
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	f000 fbf6 	bl	8002698 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001eac:	2100      	movs	r1, #0
 8001eae:	2032      	movs	r0, #50	@ 0x32
 8001eb0:	f000 fd3e 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f64 <display_StatusPage+0x7f4>)
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	9200      	str	r2, [sp, #0]
 8001eba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ebc:	482f      	ldr	r0, [pc, #188]	@ (8001f7c <display_StatusPage+0x80c>)
 8001ebe:	f000 fd11 	bl	80028e4 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001ec2:	463b      	mov	r3, r7
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f005 fb77 	bl	80075b8 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001eca:	2119      	movs	r1, #25
 8001ecc:	2002      	movs	r0, #2
 8001ece:	f000 fd2f 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001ed2:	78bb      	ldrb	r3, [r7, #2]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	787b      	ldrb	r3, [r7, #1]
 8001ed8:	4619      	mov	r1, r3
 8001eda:	783b      	ldrb	r3, [r7, #0]
 8001edc:	f107 0014 	add.w	r0, r7, #20
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4926      	ldr	r1, [pc, #152]	@ (8001f80 <display_StatusPage+0x810>)
 8001ee6:	f016 fc1b 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001eea:	4b21      	ldr	r3, [pc, #132]	@ (8001f70 <display_StatusPage+0x800>)
 8001eec:	f107 0014 	add.w	r0, r7, #20
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	9200      	str	r2, [sp, #0]
 8001ef4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ef6:	f000 fcf5 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001efa:	2128      	movs	r1, #40	@ 0x28
 8001efc:	2002      	movs	r0, #2
 8001efe:	f000 fd17 	bl	8002930 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001f02:	793b      	ldrb	r3, [r7, #4]
 8001f04:	461a      	mov	r2, r3
 8001f06:	797b      	ldrb	r3, [r7, #5]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	79bb      	ldrb	r3, [r7, #6]
 8001f0c:	f107 0014 	add.w	r0, r7, #20
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	460b      	mov	r3, r1
 8001f14:	491b      	ldr	r1, [pc, #108]	@ (8001f84 <display_StatusPage+0x814>)
 8001f16:	f016 fc03 	bl	8018720 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f1a:	4b15      	ldr	r3, [pc, #84]	@ (8001f70 <display_StatusPage+0x800>)
 8001f1c:	f107 0014 	add.w	r0, r7, #20
 8001f20:	2201      	movs	r2, #1
 8001f22:	9200      	str	r2, [sp, #0]
 8001f24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f26:	f000 fcdd 	bl	80028e4 <ssd1306_WriteString>
			break;
 8001f2a:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001f2c:	2138      	movs	r1, #56	@ 0x38
 8001f2e:	206e      	movs	r0, #110	@ 0x6e
 8001f30:	f000 fcfe 	bl	8002930 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001f34:	4b14      	ldr	r3, [pc, #80]	@ (8001f88 <display_StatusPage+0x818>)
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <display_StatusPage+0x81c>)
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	f107 0014 	add.w	r0, r7, #20
 8001f42:	4913      	ldr	r1, [pc, #76]	@ (8001f90 <display_StatusPage+0x820>)
 8001f44:	f016 fbec 	bl	8018720 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001f48:	4b09      	ldr	r3, [pc, #36]	@ (8001f70 <display_StatusPage+0x800>)
 8001f4a:	f107 0014 	add.w	r0, r7, #20
 8001f4e:	2201      	movs	r2, #1
 8001f50:	9200      	str	r2, [sp, #0]
 8001f52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f54:	f000 fcc6 	bl	80028e4 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001f58:	f000 fbb6 	bl	80026c8 <ssd1306_UpdateScreen>
}
 8001f5c:	bf00      	nop
 8001f5e:	3738      	adds	r7, #56	@ 0x38
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	0801c8d4 	.word	0x0801c8d4
 8001f68:	0801aa88 	.word	0x0801aa88
 8001f6c:	0801aa94 	.word	0x0801aa94
 8001f70:	0801c8bc 	.word	0x0801c8bc
 8001f74:	0801aaa0 	.word	0x0801aaa0
 8001f78:	0801aab0 	.word	0x0801aab0
 8001f7c:	0801aac4 	.word	0x0801aac4
 8001f80:	0801aac8 	.word	0x0801aac8
 8001f84:	0801aad8 	.word	0x0801aad8
 8001f88:	20000646 	.word	0x20000646
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	0801aaec 	.word	0x0801aaec

08001f94 <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af02      	add	r7, sp, #8
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8001f9e:	2000      	movs	r0, #0
 8001fa0:	f000 fb7a 	bl	8002698 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2019      	movs	r0, #25
 8001fa8:	f000 fcc2 	bl	8002930 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001fac:	4b3b      	ldr	r3, [pc, #236]	@ (800209c <display_FactoryResetPage+0x108>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	9200      	str	r2, [sp, #0]
 8001fb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fb4:	483a      	ldr	r0, [pc, #232]	@ (80020a0 <display_FactoryResetPage+0x10c>)
 8001fb6:	f000 fc95 	bl	80028e4 <ssd1306_WriteString>

	switch (page) {
 8001fba:	79fb      	ldrb	r3, [r7, #7]
 8001fbc:	2b03      	cmp	r3, #3
 8001fbe:	d867      	bhi.n	8002090 <display_FactoryResetPage+0xfc>
 8001fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc8 <display_FactoryResetPage+0x34>)
 8001fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc6:	bf00      	nop
 8001fc8:	08001fd9 	.word	0x08001fd9
 8001fcc:	08002007 	.word	0x08002007
 8001fd0:	08002035 	.word	0x08002035
 8001fd4:	08002063 	.word	0x08002063
		case 0:
			ssd1306_SetCursor(2, 25);
 8001fd8:	2119      	movs	r1, #25
 8001fda:	2002      	movs	r0, #2
 8001fdc:	f000 fca8 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001fe0:	4b30      	ldr	r3, [pc, #192]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	9200      	str	r2, [sp, #0]
 8001fe6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fe8:	482f      	ldr	r0, [pc, #188]	@ (80020a8 <display_FactoryResetPage+0x114>)
 8001fea:	f000 fc7b 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001fee:	2128      	movs	r1, #40	@ 0x28
 8001ff0:	2002      	movs	r0, #2
 8001ff2:	f000 fc9d 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8001ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	9200      	str	r2, [sp, #0]
 8001ffc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ffe:	482b      	ldr	r0, [pc, #172]	@ (80020ac <display_FactoryResetPage+0x118>)
 8002000:	f000 fc70 	bl	80028e4 <ssd1306_WriteString>
			break;
 8002004:	e044      	b.n	8002090 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 8002006:	2119      	movs	r1, #25
 8002008:	2002      	movs	r0, #2
 800200a:	f000 fc91 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 800200e:	4b25      	ldr	r3, [pc, #148]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8002010:	2201      	movs	r2, #1
 8002012:	9200      	str	r2, [sp, #0]
 8002014:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002016:	4826      	ldr	r0, [pc, #152]	@ (80020b0 <display_FactoryResetPage+0x11c>)
 8002018:	f000 fc64 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800201c:	2128      	movs	r1, #40	@ 0x28
 800201e:	2002      	movs	r0, #2
 8002020:	f000 fc86 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002024:	4b1f      	ldr	r3, [pc, #124]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8002026:	2201      	movs	r2, #1
 8002028:	9200      	str	r2, [sp, #0]
 800202a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800202c:	4821      	ldr	r0, [pc, #132]	@ (80020b4 <display_FactoryResetPage+0x120>)
 800202e:	f000 fc59 	bl	80028e4 <ssd1306_WriteString>
			break;
 8002032:	e02d      	b.n	8002090 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8002034:	2119      	movs	r1, #25
 8002036:	2002      	movs	r0, #2
 8002038:	f000 fc7a 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 800203c:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <display_FactoryResetPage+0x110>)
 800203e:	2201      	movs	r2, #1
 8002040:	9200      	str	r2, [sp, #0]
 8002042:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002044:	481c      	ldr	r0, [pc, #112]	@ (80020b8 <display_FactoryResetPage+0x124>)
 8002046:	f000 fc4d 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800204a:	2128      	movs	r1, #40	@ 0x28
 800204c:	2002      	movs	r0, #2
 800204e:	f000 fc6f 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002052:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8002054:	2201      	movs	r2, #1
 8002056:	9200      	str	r2, [sp, #0]
 8002058:	cb0e      	ldmia	r3, {r1, r2, r3}
 800205a:	4816      	ldr	r0, [pc, #88]	@ (80020b4 <display_FactoryResetPage+0x120>)
 800205c:	f000 fc42 	bl	80028e4 <ssd1306_WriteString>
			break;
 8002060:	e016      	b.n	8002090 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8002062:	2119      	movs	r1, #25
 8002064:	2002      	movs	r0, #2
 8002066:	f000 fc63 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 800206a:	4b0e      	ldr	r3, [pc, #56]	@ (80020a4 <display_FactoryResetPage+0x110>)
 800206c:	2201      	movs	r2, #1
 800206e:	9200      	str	r2, [sp, #0]
 8002070:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002072:	4812      	ldr	r0, [pc, #72]	@ (80020bc <display_FactoryResetPage+0x128>)
 8002074:	f000 fc36 	bl	80028e4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002078:	2128      	movs	r1, #40	@ 0x28
 800207a:	2002      	movs	r0, #2
 800207c:	f000 fc58 	bl	8002930 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002080:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8002082:	2201      	movs	r2, #1
 8002084:	9200      	str	r2, [sp, #0]
 8002086:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002088:	480a      	ldr	r0, [pc, #40]	@ (80020b4 <display_FactoryResetPage+0x120>)
 800208a:	f000 fc2b 	bl	80028e4 <ssd1306_WriteString>
			break;
 800208e:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8002090:	f000 fb1a 	bl	80026c8 <ssd1306_UpdateScreen>
}
 8002094:	bf00      	nop
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	0801c8d4 	.word	0x0801c8d4
 80020a0:	0801aaf4 	.word	0x0801aaf4
 80020a4:	0801c8bc 	.word	0x0801c8bc
 80020a8:	0801aafc 	.word	0x0801aafc
 80020ac:	0801ab10 	.word	0x0801ab10
 80020b0:	0801ab20 	.word	0x0801ab20
 80020b4:	0801a9ac 	.word	0x0801a9ac
 80020b8:	0801ab34 	.word	0x0801ab34
 80020bc:	0801ab48 	.word	0x0801ab48

080020c0 <display_EmergencyStop>:

void display_EmergencyStop(void) {
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80020c6:	2000      	movs	r0, #0
 80020c8:	f000 fae6 	bl	8002698 <ssd1306_Fill>
	ssd1306_SetCursor(5, 0);
 80020cc:	2100      	movs	r1, #0
 80020ce:	2005      	movs	r0, #5
 80020d0:	f000 fc2e 	bl	8002930 <ssd1306_SetCursor>
	ssd1306_WriteString("EMERGENCY", Font_11x18, White);
 80020d4:	4b10      	ldr	r3, [pc, #64]	@ (8002118 <display_EmergencyStop+0x58>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	9200      	str	r2, [sp, #0]
 80020da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020dc:	480f      	ldr	r0, [pc, #60]	@ (800211c <display_EmergencyStop+0x5c>)
 80020de:	f000 fc01 	bl	80028e4 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 25);
 80020e2:	2119      	movs	r1, #25
 80020e4:	2002      	movs	r0, #2
 80020e6:	f000 fc23 	bl	8002930 <ssd1306_SetCursor>
	ssd1306_WriteString("All outputs set OFF.", Font_6x8, White);
 80020ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002120 <display_EmergencyStop+0x60>)
 80020ec:	2201      	movs	r2, #1
 80020ee:	9200      	str	r2, [sp, #0]
 80020f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020f2:	480c      	ldr	r0, [pc, #48]	@ (8002124 <display_EmergencyStop+0x64>)
 80020f4:	f000 fbf6 	bl	80028e4 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 40);
 80020f8:	2128      	movs	r1, #40	@ 0x28
 80020fa:	2002      	movs	r0, #2
 80020fc:	f000 fc18 	bl	8002930 <ssd1306_SetCursor>
	ssd1306_WriteString("Reboot to reset.", Font_6x8, White);
 8002100:	4b07      	ldr	r3, [pc, #28]	@ (8002120 <display_EmergencyStop+0x60>)
 8002102:	2201      	movs	r2, #1
 8002104:	9200      	str	r2, [sp, #0]
 8002106:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002108:	4807      	ldr	r0, [pc, #28]	@ (8002128 <display_EmergencyStop+0x68>)
 800210a:	f000 fbeb 	bl	80028e4 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 800210e:	f000 fadb 	bl	80026c8 <ssd1306_UpdateScreen>
}
 8002112:	bf00      	nop
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	0801c8d4 	.word	0x0801c8d4
 800211c:	0801ab5c 	.word	0x0801ab5c
 8002120:	0801c8bc 	.word	0x0801c8bc
 8002124:	0801ab68 	.word	0x0801ab68
 8002128:	0801ab80 	.word	0x0801ab80

0800212c <display_BtnPress>:

void display_BtnPress() {
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8002130:	4b09      	ldr	r3, [pc, #36]	@ (8002158 <display_BtnPress+0x2c>)
 8002132:	881a      	ldrh	r2, [r3, #0]
 8002134:	4b09      	ldr	r3, [pc, #36]	@ (800215c <display_BtnPress+0x30>)
 8002136:	881b      	ldrh	r3, [r3, #0]
 8002138:	429a      	cmp	r2, r3
 800213a:	d103      	bne.n	8002144 <display_BtnPress+0x18>
		currentPage = 0;
 800213c:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <display_BtnPress+0x2c>)
 800213e:	2200      	movs	r2, #0
 8002140:	801a      	strh	r2, [r3, #0]
 8002142:	e005      	b.n	8002150 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8002144:	4b04      	ldr	r3, [pc, #16]	@ (8002158 <display_BtnPress+0x2c>)
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	3301      	adds	r3, #1
 800214a:	b29a      	uxth	r2, r3
 800214c:	4b02      	ldr	r3, [pc, #8]	@ (8002158 <display_BtnPress+0x2c>)
 800214e:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8002150:	f7ff fb0e 	bl	8001770 <display_StatusPage>
}
 8002154:	bf00      	nop
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20000646 	.word	0x20000646
 800215c:	20000000 	.word	0x20000000

08002160 <display_setPage>:

void display_setPage(uint16_t page) {
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 800216a:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <display_setPage+0x28>)
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	88fa      	ldrh	r2, [r7, #6]
 8002170:	429a      	cmp	r2, r3
 8002172:	d803      	bhi.n	800217c <display_setPage+0x1c>
	currentPage = page;
 8002174:	4a05      	ldr	r2, [pc, #20]	@ (800218c <display_setPage+0x2c>)
 8002176:	88fb      	ldrh	r3, [r7, #6]
 8002178:	8013      	strh	r3, [r2, #0]
 800217a:	e000      	b.n	800217e <display_setPage+0x1e>
	if (page > endPage) return;
 800217c:	bf00      	nop
}
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	20000000 	.word	0x20000000
 800218c:	20000646 	.word	0x20000646

08002190 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8002190:	b580      	push	{r7, lr}
 8002192:	b08c      	sub	sp, #48	@ 0x30
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	6039      	str	r1, [r7, #0]
 800219a:	80fb      	strh	r3, [r7, #6]
 800219c:	4613      	mov	r3, r2
 800219e:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80021a0:	e04d      	b.n	800223e <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 80021a2:	88fb      	ldrh	r3, [r7, #6]
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	f003 031f 	and.w	r3, r3, #31
 80021aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 80021ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021b2:	f1c3 0320 	rsb	r3, r3, #32
 80021b6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 80021ba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80021be:	b29b      	uxth	r3, r3
 80021c0:	88ba      	ldrh	r2, [r7, #4]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d202      	bcs.n	80021cc <EEPROM_Write+0x3c>
 80021c6:	88bb      	ldrh	r3, [r7, #4]
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	e001      	b.n	80021d0 <EEPROM_Write+0x40>
 80021cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80021d0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 80021d4:	88fb      	ldrh	r3, [r7, #6]
 80021d6:	0a1b      	lsrs	r3, r3, #8
 80021d8:	b29b      	uxth	r3, r3
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 80021de:	88fb      	ldrh	r3, [r7, #6]
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 80021e4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80021e8:	f107 0308 	add.w	r3, r7, #8
 80021ec:	3302      	adds	r3, #2
 80021ee:	6839      	ldr	r1, [r7, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f016 fb94 	bl	801891e <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 80021f6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	3302      	adds	r3, #2
 80021fe:	b29a      	uxth	r2, r3
 8002200:	f107 0308 	add.w	r3, r7, #8
 8002204:	4619      	mov	r1, r3
 8002206:	20ae      	movs	r0, #174	@ 0xae
 8002208:	f000 f888 	bl	800231c <I2C_Transmit>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <EEPROM_Write+0x86>
			return false;
 8002212:	2300      	movs	r3, #0
 8002214:	e017      	b.n	8002246 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8002216:	2005      	movs	r0, #5
 8002218:	f006 f8e0 	bl	80083dc <HAL_Delay>

		memAddr += writeLen;
 800221c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002220:	b29a      	uxth	r2, r3
 8002222:	88fb      	ldrh	r3, [r7, #6]
 8002224:	4413      	add	r3, r2
 8002226:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8002228:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	4413      	add	r3, r2
 8002230:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8002232:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002236:	b29b      	uxth	r3, r3
 8002238:	88ba      	ldrh	r2, [r7, #4]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 800223e:	88bb      	ldrh	r3, [r7, #4]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1ae      	bne.n	80021a2 <EEPROM_Write+0x12>
	}

	return true;
 8002244:	2301      	movs	r3, #1
}
 8002246:	4618      	mov	r0, r3
 8002248:	3730      	adds	r7, #48	@ 0x30
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 800224e:	b580      	push	{r7, lr}
 8002250:	b084      	sub	sp, #16
 8002252:	af00      	add	r7, sp, #0
 8002254:	4603      	mov	r3, r0
 8002256:	6039      	str	r1, [r7, #0]
 8002258:	80fb      	strh	r3, [r7, #6]
 800225a:	4613      	mov	r3, r2
 800225c:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 800225e:	88fb      	ldrh	r3, [r7, #6]
 8002260:	0a1b      	lsrs	r3, r3, #8
 8002262:	b29b      	uxth	r3, r3
 8002264:	b2db      	uxtb	r3, r3
 8002266:	733b      	strb	r3, [r7, #12]
 8002268:	88fb      	ldrh	r3, [r7, #6]
 800226a:	b2db      	uxtb	r3, r3
 800226c:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 800226e:	f107 030c 	add.w	r3, r7, #12
 8002272:	2202      	movs	r2, #2
 8002274:	4619      	mov	r1, r3
 8002276:	20ae      	movs	r0, #174	@ 0xae
 8002278:	f000 f850 	bl	800231c <I2C_Transmit>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <EEPROM_Read+0x38>
		return false;
 8002282:	2300      	movs	r3, #0
 8002284:	e00b      	b.n	800229e <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8002286:	88bb      	ldrh	r3, [r7, #4]
 8002288:	461a      	mov	r2, r3
 800228a:	6839      	ldr	r1, [r7, #0]
 800228c:	20af      	movs	r0, #175	@ 0xaf
 800228e:	f000 f85f 	bl	8002350 <I2C_Receive>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <EEPROM_Read+0x4e>
		return false;
 8002298:	2300      	movs	r3, #0
 800229a:	e000      	b.n	800229e <EEPROM_Read+0x50>
	}

	return true;
 800229c:	2301      	movs	r3, #1
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b082      	sub	sp, #8
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	4603      	mov	r3, r0
 80022ae:	6039      	str	r1, [r7, #0]
 80022b0:	80fb      	strh	r3, [r7, #6]
 80022b2:	4613      	mov	r3, r2
 80022b4:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 80022b6:	88bb      	ldrh	r3, [r7, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <EEPROM_WriteBlock+0x1a>
 80022bc:	2301      	movs	r3, #1
 80022be:	e006      	b.n	80022ce <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 80022c0:	88ba      	ldrh	r2, [r7, #4]
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	6839      	ldr	r1, [r7, #0]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7ff ff62 	bl	8002190 <EEPROM_Write>
 80022cc:	4603      	mov	r3, r0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b082      	sub	sp, #8
 80022da:	af00      	add	r7, sp, #0
 80022dc:	4603      	mov	r3, r0
 80022de:	6039      	str	r1, [r7, #0]
 80022e0:	80fb      	strh	r3, [r7, #6]
 80022e2:	4613      	mov	r3, r2
 80022e4:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 80022e6:	88ba      	ldrh	r2, [r7, #4]
 80022e8:	88fb      	ldrh	r3, [r7, #6]
 80022ea:	6839      	ldr	r1, [r7, #0]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff ffae 	bl	800224e <EEPROM_Read>
 80022f2:	4603      	mov	r3, r0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002304:	4a04      	ldr	r2, [pc, #16]	@ (8002318 <I2C_Setup+0x1c>)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6013      	str	r3, [r2, #0]
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	20000648 	.word	0x20000648

0800231c <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af02      	add	r7, sp, #8
 8002322:	4603      	mov	r3, r0
 8002324:	6039      	str	r1, [r7, #0]
 8002326:	80fb      	strh	r3, [r7, #6]
 8002328:	4613      	mov	r3, r2
 800232a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 800232c:	4b07      	ldr	r3, [pc, #28]	@ (800234c <I2C_Transmit+0x30>)
 800232e:	6818      	ldr	r0, [r3, #0]
 8002330:	88bb      	ldrh	r3, [r7, #4]
 8002332:	88f9      	ldrh	r1, [r7, #6]
 8002334:	f04f 32ff 	mov.w	r2, #4294967295
 8002338:	9200      	str	r2, [sp, #0]
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	f008 fda6 	bl	800ae8c <HAL_I2C_Master_Transmit>
 8002340:	4603      	mov	r3, r0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000648 	.word	0x20000648

08002350 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af02      	add	r7, sp, #8
 8002356:	4603      	mov	r3, r0
 8002358:	6039      	str	r1, [r7, #0]
 800235a:	80fb      	strh	r3, [r7, #6]
 800235c:	4613      	mov	r3, r2
 800235e:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8002360:	4b07      	ldr	r3, [pc, #28]	@ (8002380 <I2C_Receive+0x30>)
 8002362:	6818      	ldr	r0, [r3, #0]
 8002364:	88bb      	ldrh	r3, [r7, #4]
 8002366:	88f9      	ldrh	r1, [r7, #6]
 8002368:	f04f 32ff 	mov.w	r2, #4294967295
 800236c:	9200      	str	r2, [sp, #0]
 800236e:	683a      	ldr	r2, [r7, #0]
 8002370:	f008 fea4 	bl	800b0bc <HAL_I2C_Master_Receive>
 8002374:	4603      	mov	r3, r0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000648 	.word	0x20000648

08002384 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002384:	b580      	push	{r7, lr}
 8002386:	b08e      	sub	sp, #56	@ 0x38
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	4608      	mov	r0, r1
 800238e:	4611      	mov	r1, r2
 8002390:	461a      	mov	r2, r3
 8002392:	4603      	mov	r3, r0
 8002394:	817b      	strh	r3, [r7, #10]
 8002396:	460b      	mov	r3, r1
 8002398:	727b      	strb	r3, [r7, #9]
 800239a:	4613      	mov	r3, r2
 800239c:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800239e:	897b      	ldrh	r3, [r7, #10]
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	f107 0109 	add.w	r1, r7, #9
 80023a8:	2201      	movs	r2, #1
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff ffb6 	bl	800231c <I2C_Transmit>
 80023b0:	4603      	mov	r3, r0
 80023b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 80023b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00d      	beq.n	80023da <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 80023be:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80023c2:	f107 0014 	add.w	r0, r7, #20
 80023c6:	4a17      	ldr	r2, [pc, #92]	@ (8002424 <I2C_Read+0xa0>)
 80023c8:	2120      	movs	r1, #32
 80023ca:	f016 f973 	bl	80186b4 <sniprintf>
		usb_serial_println(msg);
 80023ce:	f107 0314 	add.w	r3, r7, #20
 80023d2:	4618      	mov	r0, r3
 80023d4:	f002 fe66 	bl	80050a4 <usb_serial_println>
 80023d8:	e020      	b.n	800241c <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80023da:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	b21b      	sxth	r3, r3
 80023e2:	f043 0301 	orr.w	r3, r3, #1
 80023e6:	b21b      	sxth	r3, r3
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	88fa      	ldrh	r2, [r7, #6]
 80023ec:	68f9      	ldr	r1, [r7, #12]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff ffae 	bl	8002350 <I2C_Receive>
 80023f4:	4603      	mov	r3, r0
 80023f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 80023fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00c      	beq.n	800241c <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 8002402:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002406:	f107 0014 	add.w	r0, r7, #20
 800240a:	4a07      	ldr	r2, [pc, #28]	@ (8002428 <I2C_Read+0xa4>)
 800240c:	2120      	movs	r1, #32
 800240e:	f016 f951 	bl	80186b4 <sniprintf>
		usb_serial_println(msg);
 8002412:	f107 0314 	add.w	r3, r7, #20
 8002416:	4618      	mov	r0, r3
 8002418:	f002 fe44 	bl	80050a4 <usb_serial_println>
		return;
	}
#endif
}
 800241c:	3738      	adds	r7, #56	@ 0x38
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	0801ab94 	.word	0x0801ab94
 8002428:	0801abac 	.word	0x0801abac

0800242c <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	460a      	mov	r2, r1
 8002436:	71fb      	strb	r3, [r7, #7]
 8002438:	4613      	mov	r3, r2
 800243a:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8002440:	88bb      	ldrh	r3, [r7, #4]
 8002442:	0a1b      	lsrs	r3, r3, #8
 8002444:	b29b      	uxth	r3, r3
 8002446:	b2db      	uxtb	r3, r3
 8002448:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 800244a:	88bb      	ldrh	r3, [r7, #4]
 800244c:	b2db      	uxtb	r3, r3
 800244e:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8002450:	f107 030c 	add.w	r3, r7, #12
 8002454:	2203      	movs	r2, #3
 8002456:	4619      	mov	r1, r3
 8002458:	2080      	movs	r0, #128	@ 0x80
 800245a:	f7ff ff5f 	bl	800231c <I2C_Transmit>
}
 800245e:	bf00      	nop
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b084      	sub	sp, #16
 800246a:	af00      	add	r7, sp, #0
 800246c:	4603      	mov	r3, r0
 800246e:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8002470:	79fa      	ldrb	r2, [r7, #7]
 8002472:	f107 000c 	add.w	r0, r7, #12
 8002476:	2302      	movs	r3, #2
 8002478:	2140      	movs	r1, #64	@ 0x40
 800247a:	f7ff ff83 	bl	8002384 <I2C_Read>
    return (data[0] << 8) | data[1];
 800247e:	7b3b      	ldrb	r3, [r7, #12]
 8002480:	b21b      	sxth	r3, r3
 8002482:	021b      	lsls	r3, r3, #8
 8002484:	b21a      	sxth	r2, r3
 8002486:	7b7b      	ldrb	r3, [r7, #13]
 8002488:	b21b      	sxth	r3, r3
 800248a:	4313      	orrs	r3, r2
 800248c:	b21b      	sxth	r3, r3
 800248e:	b29b      	uxth	r3, r3
}
 8002490:	4618      	mov	r0, r3
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80024a0:	4a0a      	ldr	r2, [pc, #40]	@ (80024cc <INA226_Init+0x34>)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4610      	mov	r0, r2
 80024a6:	4619      	mov	r1, r3
 80024a8:	2354      	movs	r3, #84	@ 0x54
 80024aa:	461a      	mov	r2, r3
 80024ac:	f016 fa37 	bl	801891e <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80024b0:	f244 1127 	movw	r1, #16679	@ 0x4127
 80024b4:	2000      	movs	r0, #0
 80024b6:	f7ff ffb9 	bl	800242c <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 80024ba:	f240 1155 	movw	r1, #341	@ 0x155
 80024be:	2005      	movs	r0, #5
 80024c0:	f7ff ffb4 	bl	800242c <INA226_WriteRegister>
}
 80024c4:	bf00      	nop
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	2000064c 	.word	0x2000064c

080024d0 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80024d8:	2002      	movs	r0, #2
 80024da:	f7ff ffc4 	bl	8002466 <INA226_ReadRegister>
 80024de:	4603      	mov	r3, r0
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 80024ec:	2000      	movs	r0, #0
 80024ee:	f7ff ffef 	bl	80024d0 <INA226_ReadBusVoltageRaw>
 80024f2:	4603      	mov	r3, r0
 80024f4:	ee07 3a90 	vmov	s15, r3
 80024f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024fc:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 800250c <INA226_ReadBusVoltage+0x24>
 8002500:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002504:	eeb0 0a67 	vmov.f32	s0, s15
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	3aa3d70a 	.word	0x3aa3d70a

08002510 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002518:	2004      	movs	r0, #4
 800251a:	f7ff ffa4 	bl	8002466 <INA226_ReadRegister>
 800251e:	4603      	mov	r3, r0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 800252c:	2000      	movs	r0, #0
 800252e:	f7ff ffef 	bl	8002510 <INA226_ReadCurrentRaw>
 8002532:	4603      	mov	r3, r0
 8002534:	ee07 3a90 	vmov	s15, r3
 8002538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800253c:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 800254c <INA226_ReadCurrent+0x24>
 8002540:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002544:	eeb0 0a67 	vmov.f32	s0, s15
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	391d4952 	.word	0x391d4952

08002550 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
	...

08002560 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af04      	add	r7, sp, #16
 8002566:	4603      	mov	r3, r0
 8002568:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800256a:	f04f 33ff 	mov.w	r3, #4294967295
 800256e:	9302      	str	r3, [sp, #8]
 8002570:	2301      	movs	r3, #1
 8002572:	9301      	str	r3, [sp, #4]
 8002574:	1dfb      	adds	r3, r7, #7
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	2301      	movs	r3, #1
 800257a:	2200      	movs	r2, #0
 800257c:	2178      	movs	r1, #120	@ 0x78
 800257e:	4803      	ldr	r0, [pc, #12]	@ (800258c <ssd1306_WriteCommand+0x2c>)
 8002580:	f008 fe92 	bl	800b2a8 <HAL_I2C_Mem_Write>
}
 8002584:	bf00      	nop
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	2000119c 	.word	0x2000119c

08002590 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af04      	add	r7, sp, #16
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	b29b      	uxth	r3, r3
 800259e:	f04f 32ff 	mov.w	r2, #4294967295
 80025a2:	9202      	str	r2, [sp, #8]
 80025a4:	9301      	str	r3, [sp, #4]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	2301      	movs	r3, #1
 80025ac:	2240      	movs	r2, #64	@ 0x40
 80025ae:	2178      	movs	r1, #120	@ 0x78
 80025b0:	4803      	ldr	r0, [pc, #12]	@ (80025c0 <ssd1306_WriteData+0x30>)
 80025b2:	f008 fe79 	bl	800b2a8 <HAL_I2C_Mem_Write>
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	2000119c 	.word	0x2000119c

080025c4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80025c8:	f7ff ffc2 	bl	8002550 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80025cc:	2064      	movs	r0, #100	@ 0x64
 80025ce:	f005 ff05 	bl	80083dc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80025d2:	2000      	movs	r0, #0
 80025d4:	f000 f9d8 	bl	8002988 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80025d8:	2020      	movs	r0, #32
 80025da:	f7ff ffc1 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80025de:	2000      	movs	r0, #0
 80025e0:	f7ff ffbe 	bl	8002560 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80025e4:	20b0      	movs	r0, #176	@ 0xb0
 80025e6:	f7ff ffbb 	bl	8002560 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80025ea:	20c8      	movs	r0, #200	@ 0xc8
 80025ec:	f7ff ffb8 	bl	8002560 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80025f0:	2000      	movs	r0, #0
 80025f2:	f7ff ffb5 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80025f6:	2010      	movs	r0, #16
 80025f8:	f7ff ffb2 	bl	8002560 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80025fc:	2040      	movs	r0, #64	@ 0x40
 80025fe:	f7ff ffaf 	bl	8002560 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002602:	20ff      	movs	r0, #255	@ 0xff
 8002604:	f000 f9ac 	bl	8002960 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002608:	20a1      	movs	r0, #161	@ 0xa1
 800260a:	f7ff ffa9 	bl	8002560 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800260e:	20a6      	movs	r0, #166	@ 0xa6
 8002610:	f7ff ffa6 	bl	8002560 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002614:	20a8      	movs	r0, #168	@ 0xa8
 8002616:	f7ff ffa3 	bl	8002560 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800261a:	203f      	movs	r0, #63	@ 0x3f
 800261c:	f7ff ffa0 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002620:	20a4      	movs	r0, #164	@ 0xa4
 8002622:	f7ff ff9d 	bl	8002560 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002626:	20d3      	movs	r0, #211	@ 0xd3
 8002628:	f7ff ff9a 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800262c:	2000      	movs	r0, #0
 800262e:	f7ff ff97 	bl	8002560 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002632:	20d5      	movs	r0, #213	@ 0xd5
 8002634:	f7ff ff94 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002638:	20f0      	movs	r0, #240	@ 0xf0
 800263a:	f7ff ff91 	bl	8002560 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800263e:	20d9      	movs	r0, #217	@ 0xd9
 8002640:	f7ff ff8e 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002644:	2022      	movs	r0, #34	@ 0x22
 8002646:	f7ff ff8b 	bl	8002560 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800264a:	20da      	movs	r0, #218	@ 0xda
 800264c:	f7ff ff88 	bl	8002560 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002650:	2012      	movs	r0, #18
 8002652:	f7ff ff85 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002656:	20db      	movs	r0, #219	@ 0xdb
 8002658:	f7ff ff82 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800265c:	2020      	movs	r0, #32
 800265e:	f7ff ff7f 	bl	8002560 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002662:	208d      	movs	r0, #141	@ 0x8d
 8002664:	f7ff ff7c 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002668:	2014      	movs	r0, #20
 800266a:	f7ff ff79 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800266e:	2001      	movs	r0, #1
 8002670:	f000 f98a 	bl	8002988 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002674:	2000      	movs	r0, #0
 8002676:	f000 f80f 	bl	8002698 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800267a:	f000 f825 	bl	80026c8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800267e:	4b05      	ldr	r3, [pc, #20]	@ (8002694 <ssd1306_Init+0xd0>)
 8002680:	2200      	movs	r2, #0
 8002682:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002684:	4b03      	ldr	r3, [pc, #12]	@ (8002694 <ssd1306_Init+0xd0>)
 8002686:	2200      	movs	r2, #0
 8002688:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800268a:	4b02      	ldr	r3, [pc, #8]	@ (8002694 <ssd1306_Init+0xd0>)
 800268c:	2201      	movs	r2, #1
 800268e:	711a      	strb	r2, [r3, #4]
}
 8002690:	bf00      	nop
 8002692:	bd80      	pop	{r7, pc}
 8002694:	20000aa0 	.word	0x20000aa0

08002698 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	4603      	mov	r3, r0
 80026a0:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <ssd1306_Fill+0x14>
 80026a8:	2300      	movs	r3, #0
 80026aa:	e000      	b.n	80026ae <ssd1306_Fill+0x16>
 80026ac:	23ff      	movs	r3, #255	@ 0xff
 80026ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026b2:	4619      	mov	r1, r3
 80026b4:	4803      	ldr	r0, [pc, #12]	@ (80026c4 <ssd1306_Fill+0x2c>)
 80026b6:	f016 f8b2 	bl	801881e <memset>
}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	200006a0 	.word	0x200006a0

080026c8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80026ce:	2300      	movs	r3, #0
 80026d0:	71fb      	strb	r3, [r7, #7]
 80026d2:	e016      	b.n	8002702 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	3b50      	subs	r3, #80	@ 0x50
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff ff40 	bl	8002560 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80026e0:	2000      	movs	r0, #0
 80026e2:	f7ff ff3d 	bl	8002560 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80026e6:	2010      	movs	r0, #16
 80026e8:	f7ff ff3a 	bl	8002560 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	01db      	lsls	r3, r3, #7
 80026f0:	4a08      	ldr	r2, [pc, #32]	@ (8002714 <ssd1306_UpdateScreen+0x4c>)
 80026f2:	4413      	add	r3, r2
 80026f4:	2180      	movs	r1, #128	@ 0x80
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff ff4a 	bl	8002590 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	3301      	adds	r3, #1
 8002700:	71fb      	strb	r3, [r7, #7]
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	2b07      	cmp	r3, #7
 8002706:	d9e5      	bls.n	80026d4 <ssd1306_UpdateScreen+0xc>
    }
}
 8002708:	bf00      	nop
 800270a:	bf00      	nop
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	200006a0 	.word	0x200006a0

08002718 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	71fb      	strb	r3, [r7, #7]
 8002722:	460b      	mov	r3, r1
 8002724:	71bb      	strb	r3, [r7, #6]
 8002726:	4613      	mov	r3, r2
 8002728:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800272a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272e:	2b00      	cmp	r3, #0
 8002730:	db3d      	blt.n	80027ae <ssd1306_DrawPixel+0x96>
 8002732:	79bb      	ldrb	r3, [r7, #6]
 8002734:	2b3f      	cmp	r3, #63	@ 0x3f
 8002736:	d83a      	bhi.n	80027ae <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002738:	797b      	ldrb	r3, [r7, #5]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d11a      	bne.n	8002774 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800273e:	79fa      	ldrb	r2, [r7, #7]
 8002740:	79bb      	ldrb	r3, [r7, #6]
 8002742:	08db      	lsrs	r3, r3, #3
 8002744:	b2d8      	uxtb	r0, r3
 8002746:	4603      	mov	r3, r0
 8002748:	01db      	lsls	r3, r3, #7
 800274a:	4413      	add	r3, r2
 800274c:	4a1b      	ldr	r2, [pc, #108]	@ (80027bc <ssd1306_DrawPixel+0xa4>)
 800274e:	5cd3      	ldrb	r3, [r2, r3]
 8002750:	b25a      	sxtb	r2, r3
 8002752:	79bb      	ldrb	r3, [r7, #6]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	2101      	movs	r1, #1
 800275a:	fa01 f303 	lsl.w	r3, r1, r3
 800275e:	b25b      	sxtb	r3, r3
 8002760:	4313      	orrs	r3, r2
 8002762:	b259      	sxtb	r1, r3
 8002764:	79fa      	ldrb	r2, [r7, #7]
 8002766:	4603      	mov	r3, r0
 8002768:	01db      	lsls	r3, r3, #7
 800276a:	4413      	add	r3, r2
 800276c:	b2c9      	uxtb	r1, r1
 800276e:	4a13      	ldr	r2, [pc, #76]	@ (80027bc <ssd1306_DrawPixel+0xa4>)
 8002770:	54d1      	strb	r1, [r2, r3]
 8002772:	e01d      	b.n	80027b0 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002774:	79fa      	ldrb	r2, [r7, #7]
 8002776:	79bb      	ldrb	r3, [r7, #6]
 8002778:	08db      	lsrs	r3, r3, #3
 800277a:	b2d8      	uxtb	r0, r3
 800277c:	4603      	mov	r3, r0
 800277e:	01db      	lsls	r3, r3, #7
 8002780:	4413      	add	r3, r2
 8002782:	4a0e      	ldr	r2, [pc, #56]	@ (80027bc <ssd1306_DrawPixel+0xa4>)
 8002784:	5cd3      	ldrb	r3, [r2, r3]
 8002786:	b25a      	sxtb	r2, r3
 8002788:	79bb      	ldrb	r3, [r7, #6]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	2101      	movs	r1, #1
 8002790:	fa01 f303 	lsl.w	r3, r1, r3
 8002794:	b25b      	sxtb	r3, r3
 8002796:	43db      	mvns	r3, r3
 8002798:	b25b      	sxtb	r3, r3
 800279a:	4013      	ands	r3, r2
 800279c:	b259      	sxtb	r1, r3
 800279e:	79fa      	ldrb	r2, [r7, #7]
 80027a0:	4603      	mov	r3, r0
 80027a2:	01db      	lsls	r3, r3, #7
 80027a4:	4413      	add	r3, r2
 80027a6:	b2c9      	uxtb	r1, r1
 80027a8:	4a04      	ldr	r2, [pc, #16]	@ (80027bc <ssd1306_DrawPixel+0xa4>)
 80027aa:	54d1      	strb	r1, [r2, r3]
 80027ac:	e000      	b.n	80027b0 <ssd1306_DrawPixel+0x98>
        return;
 80027ae:	bf00      	nop
    }
}
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	200006a0 	.word	0x200006a0

080027c0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80027c0:	b590      	push	{r4, r7, lr}
 80027c2:	b089      	sub	sp, #36	@ 0x24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4604      	mov	r4, r0
 80027c8:	4638      	mov	r0, r7
 80027ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80027ce:	4623      	mov	r3, r4
 80027d0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	2b1f      	cmp	r3, #31
 80027d6:	d902      	bls.n	80027de <ssd1306_WriteChar+0x1e>
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
 80027da:	2b7e      	cmp	r3, #126	@ 0x7e
 80027dc:	d901      	bls.n	80027e2 <ssd1306_WriteChar+0x22>
        return 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	e079      	b.n	80028d6 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d005      	beq.n	80027f4 <ssd1306_WriteChar+0x34>
 80027e8:	68ba      	ldr	r2, [r7, #8]
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	3b20      	subs	r3, #32
 80027ee:	4413      	add	r3, r2
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	e000      	b.n	80027f6 <ssd1306_WriteChar+0x36>
 80027f4:	783b      	ldrb	r3, [r7, #0]
 80027f6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80027f8:	4b39      	ldr	r3, [pc, #228]	@ (80028e0 <ssd1306_WriteChar+0x120>)
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	461a      	mov	r2, r3
 80027fe:	7dfb      	ldrb	r3, [r7, #23]
 8002800:	4413      	add	r3, r2
 8002802:	2b80      	cmp	r3, #128	@ 0x80
 8002804:	dc06      	bgt.n	8002814 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002806:	4b36      	ldr	r3, [pc, #216]	@ (80028e0 <ssd1306_WriteChar+0x120>)
 8002808:	885b      	ldrh	r3, [r3, #2]
 800280a:	461a      	mov	r2, r3
 800280c:	787b      	ldrb	r3, [r7, #1]
 800280e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002810:	2b40      	cmp	r3, #64	@ 0x40
 8002812:	dd01      	ble.n	8002818 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002814:	2300      	movs	r3, #0
 8002816:	e05e      	b.n	80028d6 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002818:	2300      	movs	r3, #0
 800281a:	61fb      	str	r3, [r7, #28]
 800281c:	e04d      	b.n	80028ba <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	7bfb      	ldrb	r3, [r7, #15]
 8002822:	3b20      	subs	r3, #32
 8002824:	7879      	ldrb	r1, [r7, #1]
 8002826:	fb01 f303 	mul.w	r3, r1, r3
 800282a:	4619      	mov	r1, r3
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	440b      	add	r3, r1
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	4413      	add	r3, r2
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002838:	2300      	movs	r3, #0
 800283a:	61bb      	str	r3, [r7, #24]
 800283c:	e036      	b.n	80028ac <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d013      	beq.n	8002876 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800284e:	4b24      	ldr	r3, [pc, #144]	@ (80028e0 <ssd1306_WriteChar+0x120>)
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	b2da      	uxtb	r2, r3
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	b2db      	uxtb	r3, r3
 8002858:	4413      	add	r3, r2
 800285a:	b2d8      	uxtb	r0, r3
 800285c:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <ssd1306_WriteChar+0x120>)
 800285e:	885b      	ldrh	r3, [r3, #2]
 8002860:	b2da      	uxtb	r2, r3
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	b2db      	uxtb	r3, r3
 8002866:	4413      	add	r3, r2
 8002868:	b2db      	uxtb	r3, r3
 800286a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800286e:	4619      	mov	r1, r3
 8002870:	f7ff ff52 	bl	8002718 <ssd1306_DrawPixel>
 8002874:	e017      	b.n	80028a6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002876:	4b1a      	ldr	r3, [pc, #104]	@ (80028e0 <ssd1306_WriteChar+0x120>)
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	b2da      	uxtb	r2, r3
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	b2db      	uxtb	r3, r3
 8002880:	4413      	add	r3, r2
 8002882:	b2d8      	uxtb	r0, r3
 8002884:	4b16      	ldr	r3, [pc, #88]	@ (80028e0 <ssd1306_WriteChar+0x120>)
 8002886:	885b      	ldrh	r3, [r3, #2]
 8002888:	b2da      	uxtb	r2, r3
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	b2db      	uxtb	r3, r3
 800288e:	4413      	add	r3, r2
 8002890:	b2d9      	uxtb	r1, r3
 8002892:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002896:	2b00      	cmp	r3, #0
 8002898:	bf0c      	ite	eq
 800289a:	2301      	moveq	r3, #1
 800289c:	2300      	movne	r3, #0
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	461a      	mov	r2, r3
 80028a2:	f7ff ff39 	bl	8002718 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	3301      	adds	r3, #1
 80028aa:	61bb      	str	r3, [r7, #24]
 80028ac:	7dfb      	ldrb	r3, [r7, #23]
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d3c4      	bcc.n	800283e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	3301      	adds	r3, #1
 80028b8:	61fb      	str	r3, [r7, #28]
 80028ba:	787b      	ldrb	r3, [r7, #1]
 80028bc:	461a      	mov	r2, r3
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d3ac      	bcc.n	800281e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80028c4:	4b06      	ldr	r3, [pc, #24]	@ (80028e0 <ssd1306_WriteChar+0x120>)
 80028c6:	881a      	ldrh	r2, [r3, #0]
 80028c8:	7dfb      	ldrb	r3, [r7, #23]
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	4413      	add	r3, r2
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	4b03      	ldr	r3, [pc, #12]	@ (80028e0 <ssd1306_WriteChar+0x120>)
 80028d2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80028d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3724      	adds	r7, #36	@ 0x24
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd90      	pop	{r4, r7, pc}
 80028de:	bf00      	nop
 80028e0:	20000aa0 	.word	0x20000aa0

080028e4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b086      	sub	sp, #24
 80028e8:	af02      	add	r7, sp, #8
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	4638      	mov	r0, r7
 80028ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80028f2:	e013      	b.n	800291c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	7818      	ldrb	r0, [r3, #0]
 80028f8:	7e3b      	ldrb	r3, [r7, #24]
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	463b      	mov	r3, r7
 80028fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002900:	f7ff ff5e 	bl	80027c0 <ssd1306_WriteChar>
 8002904:	4603      	mov	r3, r0
 8002906:	461a      	mov	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	429a      	cmp	r2, r3
 800290e:	d002      	beq.n	8002916 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	e008      	b.n	8002928 <ssd1306_WriteString+0x44>
        }
        str++;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	3301      	adds	r3, #1
 800291a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1e7      	bne.n	80028f4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	781b      	ldrb	r3, [r3, #0]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	460a      	mov	r2, r1
 800293a:	71fb      	strb	r3, [r7, #7]
 800293c:	4613      	mov	r3, r2
 800293e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002940:	79fb      	ldrb	r3, [r7, #7]
 8002942:	b29a      	uxth	r2, r3
 8002944:	4b05      	ldr	r3, [pc, #20]	@ (800295c <ssd1306_SetCursor+0x2c>)
 8002946:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002948:	79bb      	ldrb	r3, [r7, #6]
 800294a:	b29a      	uxth	r2, r3
 800294c:	4b03      	ldr	r3, [pc, #12]	@ (800295c <ssd1306_SetCursor+0x2c>)
 800294e:	805a      	strh	r2, [r3, #2]
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	20000aa0 	.word	0x20000aa0

08002960 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	4603      	mov	r3, r0
 8002968:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800296a:	2381      	movs	r3, #129	@ 0x81
 800296c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800296e:	7bfb      	ldrb	r3, [r7, #15]
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff fdf5 	bl	8002560 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fdf1 	bl	8002560 <ssd1306_WriteCommand>
}
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d005      	beq.n	80029a4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002998:	23af      	movs	r3, #175	@ 0xaf
 800299a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800299c:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <ssd1306_SetDisplayOn+0x38>)
 800299e:	2201      	movs	r2, #1
 80029a0:	715a      	strb	r2, [r3, #5]
 80029a2:	e004      	b.n	80029ae <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80029a4:	23ae      	movs	r3, #174	@ 0xae
 80029a6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80029a8:	4b05      	ldr	r3, [pc, #20]	@ (80029c0 <ssd1306_SetDisplayOn+0x38>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80029ae:	7bfb      	ldrb	r3, [r7, #15]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff fdd5 	bl	8002560 <ssd1306_WriteCommand>
}
 80029b6:	bf00      	nop
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20000aa0 	.word	0x20000aa0

080029c4 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 80029ce:	4b23      	ldr	r3, [pc, #140]	@ (8002a5c <io_coil_add_channel+0x98>)
 80029d0:	881b      	ldrh	r3, [r3, #0]
 80029d2:	2b20      	cmp	r3, #32
 80029d4:	d101      	bne.n	80029da <io_coil_add_channel+0x16>
		return false;
 80029d6:	2300      	movs	r3, #0
 80029d8:	e039      	b.n	8002a4e <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a20      	ldr	r2, [pc, #128]	@ (8002a60 <io_coil_add_channel+0x9c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d10b      	bne.n	80029fa <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80029e2:	4b20      	ldr	r3, [pc, #128]	@ (8002a64 <io_coil_add_channel+0xa0>)
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d901      	bls.n	80029ee <io_coil_add_channel+0x2a>
			return false;
 80029ea:	2300      	movs	r3, #0
 80029ec:	e02f      	b.n	8002a4e <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80029ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002a64 <io_coil_add_channel+0xa0>)
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	3301      	adds	r3, #1
 80029f4:	b29a      	uxth	r2, r3
 80029f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002a64 <io_coil_add_channel+0xa0>)
 80029f8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 80029fa:	4b18      	ldr	r3, [pc, #96]	@ (8002a5c <io_coil_add_channel+0x98>)
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	4619      	mov	r1, r3
 8002a00:	4a19      	ldr	r2, [pc, #100]	@ (8002a68 <io_coil_add_channel+0xa4>)
 8002a02:	460b      	mov	r3, r1
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	440b      	add	r3, r1
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	4413      	add	r3, r2
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8002a10:	4b12      	ldr	r3, [pc, #72]	@ (8002a5c <io_coil_add_channel+0x98>)
 8002a12:	881b      	ldrh	r3, [r3, #0]
 8002a14:	4619      	mov	r1, r3
 8002a16:	4a14      	ldr	r2, [pc, #80]	@ (8002a68 <io_coil_add_channel+0xa4>)
 8002a18:	460b      	mov	r3, r1
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	440b      	add	r3, r1
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	4413      	add	r3, r2
 8002a22:	3304      	adds	r3, #4
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002a28:	4b0c      	ldr	r3, [pc, #48]	@ (8002a5c <io_coil_add_channel+0x98>)
 8002a2a:	881b      	ldrh	r3, [r3, #0]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002a68 <io_coil_add_channel+0xa4>)
 8002a30:	460b      	mov	r3, r1
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	440b      	add	r3, r1
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4413      	add	r3, r2
 8002a3a:	3308      	adds	r3, #8
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002a40:	4b06      	ldr	r3, [pc, #24]	@ (8002a5c <io_coil_add_channel+0x98>)
 8002a42:	881b      	ldrh	r3, [r3, #0]
 8002a44:	3301      	adds	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	4b04      	ldr	r3, [pc, #16]	@ (8002a5c <io_coil_add_channel+0x98>)
 8002a4a:	801a      	strh	r2, [r3, #0]
	return true;
 8002a4c:	2301      	movs	r3, #1
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	20000c28 	.word	0x20000c28
 8002a60:	08002b59 	.word	0x08002b59
 8002a64:	20000c2a 	.word	0x20000c2a
 8002a68:	20000aa8 	.word	0x20000aa8

08002a6c <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002a76:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <io_coil_read+0x38>)
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	88fa      	ldrh	r2, [r7, #6]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d209      	bcs.n	8002a94 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002a80:	88fa      	ldrh	r2, [r7, #6]
 8002a82:	4909      	ldr	r1, [pc, #36]	@ (8002aa8 <io_coil_read+0x3c>)
 8002a84:	4613      	mov	r3, r2
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	4413      	add	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	3308      	adds	r3, #8
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	e000      	b.n	8002a96 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20000c28 	.word	0x20000c28
 8002aa8:	20000aa8 	.word	0x20000aa8

08002aac <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002aac:	b590      	push	{r4, r7, lr}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	460a      	mov	r2, r1
 8002ab6:	80fb      	strh	r3, [r7, #6]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002abc:	4b19      	ldr	r3, [pc, #100]	@ (8002b24 <io_coil_write+0x78>)
 8002abe:	881b      	ldrh	r3, [r3, #0]
 8002ac0:	88fa      	ldrh	r2, [r7, #6]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d229      	bcs.n	8002b1a <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002ac6:	88fa      	ldrh	r2, [r7, #6]
 8002ac8:	4917      	ldr	r1, [pc, #92]	@ (8002b28 <io_coil_write+0x7c>)
 8002aca:	4613      	mov	r3, r2
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	4413      	add	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d015      	beq.n	8002b06 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002ada:	88fa      	ldrh	r2, [r7, #6]
 8002adc:	4912      	ldr	r1, [pc, #72]	@ (8002b28 <io_coil_write+0x7c>)
 8002ade:	4613      	mov	r3, r2
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	4413      	add	r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	681c      	ldr	r4, [r3, #0]
 8002aea:	88fa      	ldrh	r2, [r7, #6]
 8002aec:	490e      	ldr	r1, [pc, #56]	@ (8002b28 <io_coil_write+0x7c>)
 8002aee:	4613      	mov	r3, r2
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	4413      	add	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	440b      	add	r3, r1
 8002af8:	3304      	adds	r3, #4
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	797a      	ldrb	r2, [r7, #5]
 8002afe:	b292      	uxth	r2, r2
 8002b00:	4611      	mov	r1, r2
 8002b02:	4618      	mov	r0, r3
 8002b04:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002b06:	88fa      	ldrh	r2, [r7, #6]
 8002b08:	4907      	ldr	r1, [pc, #28]	@ (8002b28 <io_coil_write+0x7c>)
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	4413      	add	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	440b      	add	r3, r1
 8002b14:	3308      	adds	r3, #8
 8002b16:	797a      	ldrb	r2, [r7, #5]
 8002b18:	701a      	strb	r2, [r3, #0]
	}
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd90      	pop	{r4, r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20000c28 	.word	0x20000c28
 8002b28:	20000aa8 	.word	0x20000aa8

08002b2c <io_coils_emergencystop>:

void io_coils_emergencystop(void) {
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002b32:	2300      	movs	r3, #0
 8002b34:	80fb      	strh	r3, [r7, #6]
 8002b36:	e007      	b.n	8002b48 <io_coils_emergencystop+0x1c>
		io_coil_write(i, GPIO_PIN_RESET); // low
 8002b38:	88fb      	ldrh	r3, [r7, #6]
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff ffb5 	bl	8002aac <io_coil_write>
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002b42:	88fb      	ldrh	r3, [r7, #6]
 8002b44:	3301      	adds	r3, #1
 8002b46:	80fb      	strh	r3, [r7, #6]
 8002b48:	88fb      	ldrh	r3, [r7, #6]
 8002b4a:	2b1f      	cmp	r3, #31
 8002b4c:	d9f4      	bls.n	8002b38 <io_coils_emergencystop+0xc>
	}
}
 8002b4e:	bf00      	nop
 8002b50:	bf00      	nop
 8002b52:	3708      	adds	r7, #8
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	889b      	ldrh	r3, [r3, #4]
 8002b70:	78fa      	ldrb	r2, [r7, #3]
 8002b72:	4619      	mov	r1, r3
 8002b74:	f008 f8d6 	bl	800ad24 <HAL_GPIO_WritePin>
}
 8002b78:	bf00      	nop
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a13      	ldr	r2, [pc, #76]	@ (8002bdc <io_discrete_in_add_channel+0x5c>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d109      	bne.n	8002ba6 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002b92:	4b13      	ldr	r3, [pc, #76]	@ (8002be0 <io_discrete_in_add_channel+0x60>)
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	2b03      	cmp	r3, #3
 8002b98:	d81a      	bhi.n	8002bd0 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002b9a:	4b11      	ldr	r3, [pc, #68]	@ (8002be0 <io_discrete_in_add_channel+0x60>)
 8002b9c:	881b      	ldrh	r3, [r3, #0]
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8002be0 <io_discrete_in_add_channel+0x60>)
 8002ba4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8002be4 <io_discrete_in_add_channel+0x64>)
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	4619      	mov	r1, r3
 8002bac:	4a0e      	ldr	r2, [pc, #56]	@ (8002be8 <io_discrete_in_add_channel+0x68>)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002be4 <io_discrete_in_add_channel+0x64>)
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	4a0b      	ldr	r2, [pc, #44]	@ (8002be8 <io_discrete_in_add_channel+0x68>)
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	4413      	add	r3, r2
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002bc2:	4b08      	ldr	r3, [pc, #32]	@ (8002be4 <io_discrete_in_add_channel+0x64>)
 8002bc4:	881b      	ldrh	r3, [r3, #0]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <io_discrete_in_add_channel+0x64>)
 8002bcc:	801a      	strh	r2, [r3, #0]
 8002bce:	e000      	b.n	8002bd2 <io_discrete_in_add_channel+0x52>
			return;
 8002bd0:	bf00      	nop
}
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	08002c2d 	.word	0x08002c2d
 8002be0:	20000c4e 	.word	0x20000c4e
 8002be4:	20000c4c 	.word	0x20000c4c
 8002be8:	20000c2c 	.word	0x20000c2c

08002bec <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002c24 <io_discrete_in_read+0x38>)
 8002bf8:	881b      	ldrh	r3, [r3, #0]
 8002bfa:	88fa      	ldrh	r2, [r7, #6]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d20c      	bcs.n	8002c1a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002c00:	88fb      	ldrh	r3, [r7, #6]
 8002c02:	4a09      	ldr	r2, [pc, #36]	@ (8002c28 <io_discrete_in_read+0x3c>)
 8002c04:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002c08:	88fb      	ldrh	r3, [r7, #6]
 8002c0a:	4907      	ldr	r1, [pc, #28]	@ (8002c28 <io_discrete_in_read+0x3c>)
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	440b      	add	r3, r1
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	4618      	mov	r0, r3
 8002c14:	4790      	blx	r2
 8002c16:	4603      	mov	r3, r0
 8002c18:	e000      	b.n	8002c1c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	20000c4c 	.word	0x20000c4c
 8002c28:	20000c2c 	.word	0x20000c2c

08002c2c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	889b      	ldrh	r3, [r3, #4]
 8002c40:	4619      	mov	r1, r3
 8002c42:	4610      	mov	r0, r2
 8002c44:	f008 f856 	bl	800acf4 <HAL_GPIO_ReadPin>
 8002c48:	4603      	mov	r3, r0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <io_discrete_in_check_channel>:


// Used by io_emergency
bool io_discrete_in_check_channel(uint16_t index) {
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002c5e:	4b07      	ldr	r3, [pc, #28]	@ (8002c7c <io_discrete_in_check_channel+0x28>)
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	88fa      	ldrh	r2, [r7, #6]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d201      	bcs.n	8002c6c <io_discrete_in_check_channel+0x18>
		return true;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e000      	b.n	8002c6e <io_discrete_in_check_channel+0x1a>
	}
	return false;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	20000c4c 	.word	0x20000c4c

08002c80 <emergencyStop_setInput>:
static bool defined = false;
static uint16_t channel;
static bool latched = false;
static Emergency_Stop_Input_Mode inputMode;

bool emergencyStop_setInput(uint16_t index, Emergency_Stop_Input_Mode mode) {
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	460a      	mov	r2, r1
 8002c8a:	80fb      	strh	r3, [r7, #6]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	717b      	strb	r3, [r7, #5]
	if (!io_discrete_in_check_channel(index)) return false;
 8002c90:	88fb      	ldrh	r3, [r7, #6]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff ffde 	bl	8002c54 <io_discrete_in_check_channel>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	f083 0301 	eor.w	r3, r3, #1
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <emergencyStop_setInput+0x28>
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	e009      	b.n	8002cbc <emergencyStop_setInput+0x3c>

	// TODO: ADD MODE FOR NC OR NO

	channel = index;
 8002ca8:	4a06      	ldr	r2, [pc, #24]	@ (8002cc4 <emergencyStop_setInput+0x44>)
 8002caa:	88fb      	ldrh	r3, [r7, #6]
 8002cac:	8013      	strh	r3, [r2, #0]
	inputMode = mode;
 8002cae:	4a06      	ldr	r2, [pc, #24]	@ (8002cc8 <emergencyStop_setInput+0x48>)
 8002cb0:	797b      	ldrb	r3, [r7, #5]
 8002cb2:	7013      	strb	r3, [r2, #0]
	defined = true;
 8002cb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ccc <emergencyStop_setInput+0x4c>)
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	701a      	strb	r2, [r3, #0]
	return true;
 8002cba:	2301      	movs	r3, #1
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	20000c52 	.word	0x20000c52
 8002cc8:	20000c55 	.word	0x20000c55
 8002ccc:	20000c50 	.word	0x20000c50

08002cd0 <emergencyStop_check>:

bool emergencyStop_check(void) {
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
	if (!defined) return false;
 8002cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d40 <emergencyStop_check+0x70>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	f083 0301 	eor.w	r3, r3, #1
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <emergencyStop_check+0x16>
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e029      	b.n	8002d3a <emergencyStop_check+0x6a>
	if (latched) return true;
 8002ce6:	4b17      	ldr	r3, [pc, #92]	@ (8002d44 <emergencyStop_check+0x74>)
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <emergencyStop_check+0x22>
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e023      	b.n	8002d3a <emergencyStop_check+0x6a>

	if ((io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NO) || (!io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NC)) {
 8002cf2:	4b15      	ldr	r3, [pc, #84]	@ (8002d48 <emergencyStop_check+0x78>)
 8002cf4:	881b      	ldrh	r3, [r3, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff ff78 	bl	8002bec <io_discrete_in_read>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <emergencyStop_check+0x3a>
 8002d02:	4b12      	ldr	r3, [pc, #72]	@ (8002d4c <emergencyStop_check+0x7c>)
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00b      	beq.n	8002d22 <emergencyStop_check+0x52>
 8002d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d48 <emergencyStop_check+0x78>)
 8002d0c:	881b      	ldrh	r3, [r3, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff ff6c 	bl	8002bec <io_discrete_in_read>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10e      	bne.n	8002d38 <emergencyStop_check+0x68>
 8002d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d4c <emergencyStop_check+0x7c>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d10a      	bne.n	8002d38 <emergencyStop_check+0x68>
		// Emergency!
		latched = true;
 8002d22:	4b08      	ldr	r3, [pc, #32]	@ (8002d44 <emergencyStop_check+0x74>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]

		display_EmergencyStop();
 8002d28:	f7ff f9ca 	bl	80020c0 <display_EmergencyStop>

		// Set all coils to OFF
		io_coils_emergencystop();
 8002d2c:	f7ff fefe 	bl	8002b2c <io_coils_emergencystop>

		// Set all holding registers to 0
		io_holding_reg_emergencystop();
 8002d30:	f000 f8d6 	bl	8002ee0 <io_holding_reg_emergencystop>

		return true;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <emergencyStop_check+0x6a>
	}

	return false;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	20000c50 	.word	0x20000c50
 8002d44:	20000c54 	.word	0x20000c54
 8002d48:	20000c52 	.word	0x20000c52
 8002d4c:	20000c55 	.word	0x20000c55

08002d50 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002d5e:	4b29      	ldr	r3, [pc, #164]	@ (8002e04 <io_holding_reg_add_channel+0xb4>)
 8002d60:	881b      	ldrh	r3, [r3, #0]
 8002d62:	2b20      	cmp	r3, #32
 8002d64:	d101      	bne.n	8002d6a <io_holding_reg_add_channel+0x1a>
		return false;
 8002d66:	2300      	movs	r3, #0
 8002d68:	e045      	b.n	8002df6 <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4a26      	ldr	r2, [pc, #152]	@ (8002e08 <io_holding_reg_add_channel+0xb8>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d10b      	bne.n	8002d8a <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002d72:	4b26      	ldr	r3, [pc, #152]	@ (8002e0c <io_holding_reg_add_channel+0xbc>)
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d901      	bls.n	8002d7e <io_holding_reg_add_channel+0x2e>
			return false;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e03b      	b.n	8002df6 <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002d7e:	4b23      	ldr	r3, [pc, #140]	@ (8002e0c <io_holding_reg_add_channel+0xbc>)
 8002d80:	881b      	ldrh	r3, [r3, #0]
 8002d82:	3301      	adds	r3, #1
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	4b21      	ldr	r3, [pc, #132]	@ (8002e0c <io_holding_reg_add_channel+0xbc>)
 8002d88:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002e04 <io_holding_reg_add_channel+0xb4>)
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	4619      	mov	r1, r3
 8002d90:	4a1f      	ldr	r2, [pc, #124]	@ (8002e10 <io_holding_reg_add_channel+0xc0>)
 8002d92:	460b      	mov	r3, r1
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	440b      	add	r3, r1
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	4413      	add	r3, r2
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002da0:	4b18      	ldr	r3, [pc, #96]	@ (8002e04 <io_holding_reg_add_channel+0xb4>)
 8002da2:	881b      	ldrh	r3, [r3, #0]
 8002da4:	4619      	mov	r1, r3
 8002da6:	4a1a      	ldr	r2, [pc, #104]	@ (8002e10 <io_holding_reg_add_channel+0xc0>)
 8002da8:	460b      	mov	r3, r1
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	440b      	add	r3, r1
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4413      	add	r3, r2
 8002db2:	3304      	adds	r3, #4
 8002db4:	68ba      	ldr	r2, [r7, #8]
 8002db6:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002db8:	4b12      	ldr	r3, [pc, #72]	@ (8002e04 <io_holding_reg_add_channel+0xb4>)
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	4a14      	ldr	r2, [pc, #80]	@ (8002e10 <io_holding_reg_add_channel+0xc0>)
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	440b      	add	r3, r1
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	3308      	adds	r3, #8
 8002dcc:	2200      	movs	r2, #0
 8002dce:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <io_holding_reg_add_channel+0xb4>)
 8002dd2:	881b      	ldrh	r3, [r3, #0]
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4a0e      	ldr	r2, [pc, #56]	@ (8002e10 <io_holding_reg_add_channel+0xc0>)
 8002dd8:	460b      	mov	r3, r1
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	440b      	add	r3, r1
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	4413      	add	r3, r2
 8002de2:	330a      	adds	r3, #10
 8002de4:	79fa      	ldrb	r2, [r7, #7]
 8002de6:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8002de8:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <io_holding_reg_add_channel+0xb4>)
 8002dea:	881b      	ldrh	r3, [r3, #0]
 8002dec:	3301      	adds	r3, #1
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	4b04      	ldr	r3, [pc, #16]	@ (8002e04 <io_holding_reg_add_channel+0xb4>)
 8002df2:	801a      	strh	r2, [r3, #0]
	return true;
 8002df4:	2301      	movs	r3, #1
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	20000dd8 	.word	0x20000dd8
 8002e08:	08002f0d 	.word	0x08002f0d
 8002e0c:	20000dda 	.word	0x20000dda
 8002e10:	20000c58 	.word	0x20000c58

08002e14 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002e4c <io_holding_reg_read+0x38>)
 8002e20:	881b      	ldrh	r3, [r3, #0]
 8002e22:	88fa      	ldrh	r2, [r7, #6]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d209      	bcs.n	8002e3c <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002e28:	88fa      	ldrh	r2, [r7, #6]
 8002e2a:	4909      	ldr	r1, [pc, #36]	@ (8002e50 <io_holding_reg_read+0x3c>)
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	3308      	adds	r3, #8
 8002e38:	881b      	ldrh	r3, [r3, #0]
 8002e3a:	e000      	b.n	8002e3e <io_holding_reg_read+0x2a>
	}
	return 0;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	20000dd8 	.word	0x20000dd8
 8002e50:	20000c58 	.word	0x20000c58

08002e54 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002e54:	b590      	push	{r4, r7, lr}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	460a      	mov	r2, r1
 8002e5e:	80fb      	strh	r3, [r7, #6]
 8002e60:	4613      	mov	r3, r2
 8002e62:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002e64:	4b1c      	ldr	r3, [pc, #112]	@ (8002ed8 <io_holding_reg_write+0x84>)
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	88fa      	ldrh	r2, [r7, #6]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d230      	bcs.n	8002ed0 <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 8002e6e:	88fa      	ldrh	r2, [r7, #6]
 8002e70:	491a      	ldr	r1, [pc, #104]	@ (8002edc <io_holding_reg_write+0x88>)
 8002e72:	4613      	mov	r3, r2
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	4413      	add	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d01c      	beq.n	8002ebc <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 8002e82:	88fa      	ldrh	r2, [r7, #6]
 8002e84:	4915      	ldr	r1, [pc, #84]	@ (8002edc <io_holding_reg_write+0x88>)
 8002e86:	4613      	mov	r3, r2
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	4413      	add	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	440b      	add	r3, r1
 8002e90:	681c      	ldr	r4, [r3, #0]
 8002e92:	88fa      	ldrh	r2, [r7, #6]
 8002e94:	4911      	ldr	r1, [pc, #68]	@ (8002edc <io_holding_reg_write+0x88>)
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	6818      	ldr	r0, [r3, #0]
 8002ea4:	88fa      	ldrh	r2, [r7, #6]
 8002ea6:	490d      	ldr	r1, [pc, #52]	@ (8002edc <io_holding_reg_write+0x88>)
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	4413      	add	r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	440b      	add	r3, r1
 8002eb2:	330a      	adds	r3, #10
 8002eb4:	781a      	ldrb	r2, [r3, #0]
 8002eb6:	88bb      	ldrh	r3, [r7, #4]
 8002eb8:	4619      	mov	r1, r3
 8002eba:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002ebc:	88fa      	ldrh	r2, [r7, #6]
 8002ebe:	4907      	ldr	r1, [pc, #28]	@ (8002edc <io_holding_reg_write+0x88>)
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	4413      	add	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	440b      	add	r3, r1
 8002eca:	3308      	adds	r3, #8
 8002ecc:	88ba      	ldrh	r2, [r7, #4]
 8002ece:	801a      	strh	r2, [r3, #0]
	}
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd90      	pop	{r4, r7, pc}
 8002ed8:	20000dd8 	.word	0x20000dd8
 8002edc:	20000c58 	.word	0x20000c58

08002ee0 <io_holding_reg_emergencystop>:

void io_holding_reg_emergencystop(void) {
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	80fb      	strh	r3, [r7, #6]
 8002eea:	e007      	b.n	8002efc <io_holding_reg_emergencystop+0x1c>
		io_holding_reg_write(i, 0);
 8002eec:	88fb      	ldrh	r3, [r7, #6]
 8002eee:	2100      	movs	r1, #0
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff ffaf 	bl	8002e54 <io_holding_reg_write>
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8002ef6:	88fb      	ldrh	r3, [r7, #6]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	80fb      	strh	r3, [r7, #6]
 8002efc:	88fb      	ldrh	r3, [r7, #6]
 8002efe:	2b1f      	cmp	r3, #31
 8002f00:	d9f4      	bls.n	8002eec <io_holding_reg_emergencystop+0xc>
	}
}
 8002f02:	bf00      	nop
 8002f04:	bf00      	nop
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <dac_write_func>:



void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	807b      	strh	r3, [r7, #2]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8002f88 <dac_write_func+0x7c>)
 8002f1e:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 8002f20:	787b      	ldrb	r3, [r7, #1]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d002      	beq.n	8002f2c <dac_write_func+0x20>
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d00a      	beq.n	8002f40 <dac_write_func+0x34>
 8002f2a:	e01e      	b.n	8002f6a <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8002f2c:	887a      	ldrh	r2, [r7, #2]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	031b      	lsls	r3, r3, #12
 8002f32:	1a9b      	subs	r3, r3, r2
 8002f34:	4a15      	ldr	r2, [pc, #84]	@ (8002f8c <dac_write_func+0x80>)
 8002f36:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3a:	0bdb      	lsrs	r3, r3, #15
 8002f3c:	617b      	str	r3, [r7, #20]
				break;
 8002f3e:	e014      	b.n	8002f6a <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 8002f40:	f240 3311 	movw	r3, #785	@ 0x311
 8002f44:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8002f46:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8002f4a:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8002f4c:	89ba      	ldrh	r2, [r7, #12]
 8002f4e:	89fb      	ldrh	r3, [r7, #14]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8002f54:	89fa      	ldrh	r2, [r7, #14]
 8002f56:	887b      	ldrh	r3, [r7, #2]
 8002f58:	8979      	ldrh	r1, [r7, #10]
 8002f5a:	fb01 f303 	mul.w	r3, r1, r3
 8002f5e:	490b      	ldr	r1, [pc, #44]	@ (8002f8c <dac_write_func+0x80>)
 8002f60:	fba1 1303 	umull	r1, r3, r1, r3
 8002f64:	0bdb      	lsrs	r3, r3, #15
 8002f66:	4413      	add	r3, r2
 8002f68:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	6938      	ldr	r0, [r7, #16]
 8002f72:	f007 f823 	bl	8009fbc <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002f76:	6879      	ldr	r1, [r7, #4]
 8002f78:	6938      	ldr	r0, [r7, #16]
 8002f7a:	f006 ffb3 	bl	8009ee4 <HAL_DAC_Start>
#endif
}
 8002f7e:	bf00      	nop
 8002f80:	3718      	adds	r7, #24
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	20001188 	.word	0x20001188
 8002f8c:	80008001 	.word	0x80008001

08002f90 <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	460a      	mov	r2, r1
 8002f9a:	80fb      	strh	r3, [r7, #6]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 8002fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd0 <io_holding_reg_set_mode+0x40>)
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	88fa      	ldrh	r2, [r7, #6]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d20d      	bcs.n	8002fc6 <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 8002faa:	88fa      	ldrh	r2, [r7, #6]
 8002fac:	4909      	ldr	r1, [pc, #36]	@ (8002fd4 <io_holding_reg_set_mode+0x44>)
 8002fae:	4613      	mov	r3, r2
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	4413      	add	r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	440b      	add	r3, r1
 8002fb8:	330a      	adds	r3, #10
 8002fba:	797a      	ldrb	r2, [r7, #5]
 8002fbc:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8002fbe:	f7fe f9f1 	bl	80013a4 <automation_save_rules>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	e000      	b.n	8002fc8 <io_holding_reg_set_mode+0x38>
	}
	return false;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3708      	adds	r7, #8
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	20000dd8 	.word	0x20000dd8
 8002fd4:	20000c58 	.word	0x20000c58

08002fd8 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	6039      	str	r1, [r7, #0]
 8002fe2:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8003018 <io_holding_reg_get_mode+0x40>)
 8002fe6:	881b      	ldrh	r3, [r3, #0]
 8002fe8:	88fa      	ldrh	r2, [r7, #6]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d20c      	bcs.n	8003008 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 8002fee:	88fa      	ldrh	r2, [r7, #6]
 8002ff0:	490a      	ldr	r1, [pc, #40]	@ (800301c <io_holding_reg_get_mode+0x44>)
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	4413      	add	r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	440b      	add	r3, r1
 8002ffc:	330a      	adds	r3, #10
 8002ffe:	781a      	ldrb	r2, [r3, #0]
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	701a      	strb	r2, [r3, #0]
		return true;
 8003004:	2301      	movs	r3, #1
 8003006:	e000      	b.n	800300a <io_holding_reg_get_mode+0x32>
	}
	return false;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	20000dd8 	.word	0x20000dd8
 800301c:	20000c58 	.word	0x20000c58

08003020 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 8003020:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003024:	b089      	sub	sp, #36	@ 0x24
 8003026:	af00      	add	r7, sp, #0
 8003028:	4603      	mov	r3, r0
 800302a:	80fb      	strh	r3, [r7, #6]
 800302c:	466b      	mov	r3, sp
 800302e:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 8003030:	2300      	movs	r3, #0
 8003032:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003034:	2300      	movs	r3, #0
 8003036:	83fb      	strh	r3, [r7, #30]
 8003038:	e011      	b.n	800305e <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 800303a:	8bfa      	ldrh	r2, [r7, #30]
 800303c:	4955      	ldr	r1, [pc, #340]	@ (8003194 <io_holding_reg_type_save+0x174>)
 800303e:	4613      	mov	r3, r2
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	4413      	add	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a53      	ldr	r2, [pc, #332]	@ (8003198 <io_holding_reg_type_save+0x178>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d103      	bne.n	8003058 <io_holding_reg_type_save+0x38>
			count++;
 8003050:	89fb      	ldrh	r3, [r7, #14]
 8003052:	3301      	adds	r3, #1
 8003054:	b29b      	uxth	r3, r3
 8003056:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003058:	8bfb      	ldrh	r3, [r7, #30]
 800305a:	3301      	adds	r3, #1
 800305c:	83fb      	strh	r3, [r7, #30]
 800305e:	4b4f      	ldr	r3, [pc, #316]	@ (800319c <io_holding_reg_type_save+0x17c>)
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	8bfa      	ldrh	r2, [r7, #30]
 8003064:	429a      	cmp	r2, r3
 8003066:	d3e8      	bcc.n	800303a <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003068:	89fb      	ldrh	r3, [r7, #14]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <io_holding_reg_type_save+0x52>
 800306e:	2301      	movs	r3, #1
 8003070:	e089      	b.n	8003186 <io_holding_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 8003072:	89fb      	ldrh	r3, [r7, #14]
 8003074:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003076:	1c99      	adds	r1, r3, #2
 8003078:	460b      	mov	r3, r1
	uint8_t buffer[
 800307a:	3b01      	subs	r3, #1
 800307c:	617b      	str	r3, [r7, #20]
 800307e:	2300      	movs	r3, #0
 8003080:	4688      	mov	r8, r1
 8003082:	4699      	mov	r9, r3
 8003084:	f04f 0200 	mov.w	r2, #0
 8003088:	f04f 0300 	mov.w	r3, #0
 800308c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003090:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003094:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003098:	2300      	movs	r3, #0
 800309a:	460c      	mov	r4, r1
 800309c:	461d      	mov	r5, r3
 800309e:	f04f 0200 	mov.w	r2, #0
 80030a2:	f04f 0300 	mov.w	r3, #0
 80030a6:	00eb      	lsls	r3, r5, #3
 80030a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030ac:	00e2      	lsls	r2, r4, #3
 80030ae:	1dcb      	adds	r3, r1, #7
 80030b0:	08db      	lsrs	r3, r3, #3
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	ebad 0d03 	sub.w	sp, sp, r3
 80030b8:	466b      	mov	r3, sp
 80030ba:	3300      	adds	r3, #0
 80030bc:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 80030be:	2300      	movs	r3, #0
 80030c0:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 80030c2:	8bbb      	ldrh	r3, [r7, #28]
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	4413      	add	r3, r2
 80030c8:	89fa      	ldrh	r2, [r7, #14]
 80030ca:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 80030cc:	8bbb      	ldrh	r3, [r7, #28]
 80030ce:	3302      	adds	r3, #2
 80030d0:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80030d2:	2300      	movs	r3, #0
 80030d4:	837b      	strh	r3, [r7, #26]
 80030d6:	e021      	b.n	800311c <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80030d8:	8b7a      	ldrh	r2, [r7, #26]
 80030da:	492e      	ldr	r1, [pc, #184]	@ (8003194 <io_holding_reg_type_save+0x174>)
 80030dc:	4613      	mov	r3, r2
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	4413      	add	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a2b      	ldr	r2, [pc, #172]	@ (8003198 <io_holding_reg_type_save+0x178>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d113      	bne.n	8003116 <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 80030ee:	8b7b      	ldrh	r3, [r7, #26]
 80030f0:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 80030f2:	8b7a      	ldrh	r2, [r7, #26]
 80030f4:	4927      	ldr	r1, [pc, #156]	@ (8003194 <io_holding_reg_type_save+0x174>)
 80030f6:	4613      	mov	r3, r2
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	4413      	add	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	330a      	adds	r3, #10
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003106:	8bbb      	ldrh	r3, [r7, #28]
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	4413      	add	r3, r2
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003110:	8bbb      	ldrh	r3, [r7, #28]
 8003112:	3304      	adds	r3, #4
 8003114:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003116:	8b7b      	ldrh	r3, [r7, #26]
 8003118:	3301      	adds	r3, #1
 800311a:	837b      	strh	r3, [r7, #26]
 800311c:	4b1f      	ldr	r3, [pc, #124]	@ (800319c <io_holding_reg_type_save+0x17c>)
 800311e:	881b      	ldrh	r3, [r3, #0]
 8003120:	8b7a      	ldrh	r2, [r7, #26]
 8003122:	429a      	cmp	r2, r3
 8003124:	d3d8      	bcc.n	80030d8 <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003126:	8bba      	ldrh	r2, [r7, #28]
 8003128:	88fb      	ldrh	r3, [r7, #6]
 800312a:	6939      	ldr	r1, [r7, #16]
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff f8ba 	bl	80022a6 <EEPROM_WriteBlock>
 8003132:	4603      	mov	r3, r0
 8003134:	f083 0301 	eor.w	r3, r3, #1
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <io_holding_reg_type_save+0x122>
 800313e:	2300      	movs	r3, #0
 8003140:	e021      	b.n	8003186 <io_holding_reg_type_save+0x166>
	baseAddress += offset;
 8003142:	88fa      	ldrh	r2, [r7, #6]
 8003144:	8bbb      	ldrh	r3, [r7, #28]
 8003146:	4413      	add	r3, r2
 8003148:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 800314a:	8bbb      	ldrh	r3, [r7, #28]
 800314c:	4619      	mov	r1, r3
 800314e:	6938      	ldr	r0, [r7, #16]
 8003150:	f002 fea8 	bl	8005ea4 <modbus_crc16>
 8003154:	4603      	mov	r3, r0
 8003156:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003158:	f107 010c 	add.w	r1, r7, #12
 800315c:	88fb      	ldrh	r3, [r7, #6]
 800315e:	2202      	movs	r2, #2
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff f8a0 	bl	80022a6 <EEPROM_WriteBlock>
 8003166:	4603      	mov	r3, r0
 8003168:	f083 0301 	eor.w	r3, r3, #1
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <io_holding_reg_type_save+0x156>
 8003172:	2300      	movs	r3, #0
 8003174:	e007      	b.n	8003186 <io_holding_reg_type_save+0x166>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 8003176:	88fb      	ldrh	r3, [r7, #6]
 8003178:	3302      	adds	r3, #2
 800317a:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_save(baseAddress);
 800317c:	88fb      	ldrh	r3, [r7, #6]
 800317e:	4618      	mov	r0, r3
 8003180:	f000 fa46 	bl	8003610 <io_input_reg_type_save>
 8003184:	4603      	mov	r3, r0
 8003186:	46b5      	mov	sp, r6
}
 8003188:	4618      	mov	r0, r3
 800318a:	3724      	adds	r7, #36	@ 0x24
 800318c:	46bd      	mov	sp, r7
 800318e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003192:	bf00      	nop
 8003194:	20000c58 	.word	0x20000c58
 8003198:	08002f0d 	.word	0x08002f0d
 800319c:	20000dd8 	.word	0x20000dd8

080031a0 <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 80031a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80031a4:	b08b      	sub	sp, #44	@ 0x2c
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	4603      	mov	r3, r0
 80031aa:	80fb      	strh	r3, [r7, #6]
 80031ac:	466b      	mov	r3, sp
 80031ae:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 80031b0:	230c      	movs	r3, #12
 80031b2:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 80031b4:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80031b6:	460b      	mov	r3, r1
 80031b8:	3b01      	subs	r3, #1
 80031ba:	623b      	str	r3, [r7, #32]
 80031bc:	b28b      	uxth	r3, r1
 80031be:	2200      	movs	r2, #0
 80031c0:	4698      	mov	r8, r3
 80031c2:	4691      	mov	r9, r2
 80031c4:	f04f 0200 	mov.w	r2, #0
 80031c8:	f04f 0300 	mov.w	r3, #0
 80031cc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031d0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031d4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031d8:	b28b      	uxth	r3, r1
 80031da:	2200      	movs	r2, #0
 80031dc:	461c      	mov	r4, r3
 80031de:	4615      	mov	r5, r2
 80031e0:	f04f 0200 	mov.w	r2, #0
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	00eb      	lsls	r3, r5, #3
 80031ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031ee:	00e2      	lsls	r2, r4, #3
 80031f0:	460b      	mov	r3, r1
 80031f2:	3307      	adds	r3, #7
 80031f4:	08db      	lsrs	r3, r3, #3
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	ebad 0d03 	sub.w	sp, sp, r3
 80031fc:	466b      	mov	r3, sp
 80031fe:	3300      	adds	r3, #0
 8003200:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 8003202:	2300      	movs	r3, #0
 8003204:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003206:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003208:	88fb      	ldrh	r3, [r7, #6]
 800320a:	69f9      	ldr	r1, [r7, #28]
 800320c:	4618      	mov	r0, r3
 800320e:	f7ff f862 	bl	80022d6 <EEPROM_LoadBlock>
 8003212:	4603      	mov	r3, r0
 8003214:	f083 0301 	eor.w	r3, r3, #1
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <io_holding_reg_type_load+0x82>
		return false;
 800321e:	2300      	movs	r3, #0
 8003220:	e074      	b.n	800330c <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003222:	8b7b      	ldrh	r3, [r7, #26]
 8003224:	69fa      	ldr	r2, [r7, #28]
 8003226:	4413      	add	r3, r2
 8003228:	881b      	ldrh	r3, [r3, #0]
 800322a:	b29b      	uxth	r3, r3
 800322c:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 800322e:	8abb      	ldrh	r3, [r7, #20]
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <io_holding_reg_type_load+0x98>
		return false;
 8003234:	2300      	movs	r3, #0
 8003236:	e069      	b.n	800330c <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003238:	8b7b      	ldrh	r3, [r7, #26]
 800323a:	3302      	adds	r3, #2
 800323c:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 800323e:	8b7b      	ldrh	r3, [r7, #26]
 8003240:	69fa      	ldr	r2, [r7, #28]
 8003242:	18d1      	adds	r1, r2, r3
 8003244:	8abb      	ldrh	r3, [r7, #20]
 8003246:	009a      	lsls	r2, r3, #2
 8003248:	f107 030c 	add.w	r3, r7, #12
 800324c:	4618      	mov	r0, r3
 800324e:	f015 fb66 	bl	801891e <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 8003252:	8abb      	ldrh	r3, [r7, #20]
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	b29a      	uxth	r2, r3
 8003258:	8b7b      	ldrh	r3, [r7, #26]
 800325a:	4413      	add	r3, r2
 800325c:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800325e:	88fa      	ldrh	r2, [r7, #6]
 8003260:	8b7b      	ldrh	r3, [r7, #26]
 8003262:	4413      	add	r3, r2
 8003264:	b29b      	uxth	r3, r3
 8003266:	f107 010a 	add.w	r1, r7, #10
 800326a:	2202      	movs	r2, #2
 800326c:	4618      	mov	r0, r3
 800326e:	f7ff f832 	bl	80022d6 <EEPROM_LoadBlock>
 8003272:	4603      	mov	r3, r0
 8003274:	f083 0301 	eor.w	r3, r3, #1
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <io_holding_reg_type_load+0xe2>
		return false;
 800327e:	2300      	movs	r3, #0
 8003280:	e044      	b.n	800330c <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003282:	8b7b      	ldrh	r3, [r7, #26]
 8003284:	4619      	mov	r1, r3
 8003286:	69f8      	ldr	r0, [r7, #28]
 8003288:	f002 fe0c 	bl	8005ea4 <modbus_crc16>
 800328c:	4603      	mov	r3, r0
 800328e:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 8003290:	897b      	ldrh	r3, [r7, #10]
 8003292:	8b3a      	ldrh	r2, [r7, #24]
 8003294:	429a      	cmp	r2, r3
 8003296:	d001      	beq.n	800329c <io_holding_reg_type_load+0xfc>
		return false;
 8003298:	2300      	movs	r3, #0
 800329a:	e037      	b.n	800330c <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 800329c:	2300      	movs	r3, #0
 800329e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80032a0:	e024      	b.n	80032ec <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 80032a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	3328      	adds	r3, #40	@ 0x28
 80032a8:	443b      	add	r3, r7
 80032aa:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 80032ae:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 80032b0:	8afa      	ldrh	r2, [r7, #22]
 80032b2:	4919      	ldr	r1, [pc, #100]	@ (8003318 <io_holding_reg_type_load+0x178>)
 80032b4:	4613      	mov	r3, r2
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	4413      	add	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	440b      	add	r3, r1
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a16      	ldr	r2, [pc, #88]	@ (800331c <io_holding_reg_type_load+0x17c>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d10f      	bne.n	80032e6 <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 80032c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80032c8:	8afa      	ldrh	r2, [r7, #22]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	3328      	adds	r3, #40	@ 0x28
 80032ce:	443b      	add	r3, r7
 80032d0:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 80032d4:	4910      	ldr	r1, [pc, #64]	@ (8003318 <io_holding_reg_type_load+0x178>)
 80032d6:	4613      	mov	r3, r2
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	4413      	add	r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	440b      	add	r3, r1
 80032e0:	330a      	adds	r3, #10
 80032e2:	4602      	mov	r2, r0
 80032e4:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80032e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80032e8:	3301      	adds	r3, #1
 80032ea:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80032ec:	8abb      	ldrh	r3, [r7, #20]
 80032ee:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d3d6      	bcc.n	80032a2 <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 80032f4:	88fa      	ldrh	r2, [r7, #6]
 80032f6:	8b7b      	ldrh	r3, [r7, #26]
 80032f8:	4413      	add	r3, r2
 80032fa:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 80032fc:	88fb      	ldrh	r3, [r7, #6]
 80032fe:	3302      	adds	r3, #2
 8003300:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	4618      	mov	r0, r3
 8003306:	f000 fa3b 	bl	8003780 <io_input_reg_type_load>
 800330a:	4603      	mov	r3, r0
 800330c:	46b5      	mov	sp, r6
}
 800330e:	4618      	mov	r0, r3
 8003310:	372c      	adds	r7, #44	@ 0x2c
 8003312:	46bd      	mov	sp, r7
 8003314:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003318:	20000c58 	.word	0x20000c58
 800331c:	08002f0d 	.word	0x08002f0d

08003320 <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	4603      	mov	r3, r0
 8003328:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800332a:	2300      	movs	r3, #0
 800332c:	81fb      	strh	r3, [r7, #14]
 800332e:	e017      	b.n	8003360 <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003330:	89fa      	ldrh	r2, [r7, #14]
 8003332:	4915      	ldr	r1, [pc, #84]	@ (8003388 <io_holding_reg_type_clear+0x68>)
 8003334:	4613      	mov	r3, r2
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	4413      	add	r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a12      	ldr	r2, [pc, #72]	@ (800338c <io_holding_reg_type_clear+0x6c>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d109      	bne.n	800335a <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8003346:	89fa      	ldrh	r2, [r7, #14]
 8003348:	490f      	ldr	r1, [pc, #60]	@ (8003388 <io_holding_reg_type_clear+0x68>)
 800334a:	4613      	mov	r3, r2
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	4413      	add	r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	440b      	add	r3, r1
 8003354:	330a      	adds	r3, #10
 8003356:	2200      	movs	r2, #0
 8003358:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800335a:	89fb      	ldrh	r3, [r7, #14]
 800335c:	3301      	adds	r3, #1
 800335e:	81fb      	strh	r3, [r7, #14]
 8003360:	4b0b      	ldr	r3, [pc, #44]	@ (8003390 <io_holding_reg_type_clear+0x70>)
 8003362:	881b      	ldrh	r3, [r3, #0]
 8003364:	89fa      	ldrh	r2, [r7, #14]
 8003366:	429a      	cmp	r2, r3
 8003368:	d3e2      	bcc.n	8003330 <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 800336a:	79fb      	ldrb	r3, [r7, #7]
 800336c:	f083 0301 	eor.w	r3, r3, #1
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 8003376:	f7fe f815 	bl	80013a4 <automation_save_rules>
 800337a:	4603      	mov	r3, r0
 800337c:	e000      	b.n	8003380 <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 800337e:	2301      	movs	r3, #1
}
 8003380:	4618      	mov	r0, r3
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	20000c58 	.word	0x20000c58
 800338c:	08002f0d 	.word	0x08002f0d
 8003390:	20000dd8 	.word	0x20000dd8

08003394 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	4613      	mov	r3, r2
 80033a0:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003420 <io_input_reg_add_channel+0x8c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d109      	bne.n	80033be <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80033aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003424 <io_input_reg_add_channel+0x90>)
 80033ac:	881b      	ldrh	r3, [r3, #0]
 80033ae:	2b03      	cmp	r3, #3
 80033b0:	d82f      	bhi.n	8003412 <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80033b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003424 <io_input_reg_add_channel+0x90>)
 80033b4:	881b      	ldrh	r3, [r3, #0]
 80033b6:	3301      	adds	r3, #1
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003424 <io_input_reg_add_channel+0x90>)
 80033bc:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80033be:	4b1a      	ldr	r3, [pc, #104]	@ (8003428 <io_input_reg_add_channel+0x94>)
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	4619      	mov	r1, r3
 80033c4:	4a19      	ldr	r2, [pc, #100]	@ (800342c <io_input_reg_add_channel+0x98>)
 80033c6:	460b      	mov	r3, r1
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	440b      	add	r3, r1
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4413      	add	r3, r2
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80033d4:	4b14      	ldr	r3, [pc, #80]	@ (8003428 <io_input_reg_add_channel+0x94>)
 80033d6:	881b      	ldrh	r3, [r3, #0]
 80033d8:	4619      	mov	r1, r3
 80033da:	4a14      	ldr	r2, [pc, #80]	@ (800342c <io_input_reg_add_channel+0x98>)
 80033dc:	460b      	mov	r3, r1
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	440b      	add	r3, r1
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	3304      	adds	r3, #4
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 80033ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003428 <io_input_reg_add_channel+0x94>)
 80033ee:	881b      	ldrh	r3, [r3, #0]
 80033f0:	4619      	mov	r1, r3
 80033f2:	4a0e      	ldr	r2, [pc, #56]	@ (800342c <io_input_reg_add_channel+0x98>)
 80033f4:	460b      	mov	r3, r1
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	440b      	add	r3, r1
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4413      	add	r3, r2
 80033fe:	3308      	adds	r3, #8
 8003400:	79fa      	ldrb	r2, [r7, #7]
 8003402:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 8003404:	4b08      	ldr	r3, [pc, #32]	@ (8003428 <io_input_reg_add_channel+0x94>)
 8003406:	881b      	ldrh	r3, [r3, #0]
 8003408:	3301      	adds	r3, #1
 800340a:	b29a      	uxth	r2, r3
 800340c:	4b06      	ldr	r3, [pc, #24]	@ (8003428 <io_input_reg_add_channel+0x94>)
 800340e:	801a      	strh	r2, [r3, #0]
 8003410:	e000      	b.n	8003414 <io_input_reg_add_channel+0x80>
			return;
 8003412:	bf00      	nop
}
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	08003495 	.word	0x08003495
 8003424:	20000f5e 	.word	0x20000f5e
 8003428:	20000f5c 	.word	0x20000f5c
 800342c:	20000ddc 	.word	0x20000ddc

08003430 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8003430:	b590      	push	{r4, r7, lr}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 800343a:	4b14      	ldr	r3, [pc, #80]	@ (800348c <io_input_reg_read+0x5c>)
 800343c:	881b      	ldrh	r3, [r3, #0]
 800343e:	88fa      	ldrh	r2, [r7, #6]
 8003440:	429a      	cmp	r2, r3
 8003442:	d21d      	bcs.n	8003480 <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 8003444:	88fa      	ldrh	r2, [r7, #6]
 8003446:	4912      	ldr	r1, [pc, #72]	@ (8003490 <io_input_reg_read+0x60>)
 8003448:	4613      	mov	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	4413      	add	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	681c      	ldr	r4, [r3, #0]
 8003454:	88fa      	ldrh	r2, [r7, #6]
 8003456:	490e      	ldr	r1, [pc, #56]	@ (8003490 <io_input_reg_read+0x60>)
 8003458:	4613      	mov	r3, r2
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	4413      	add	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	3304      	adds	r3, #4
 8003464:	6818      	ldr	r0, [r3, #0]
 8003466:	88fa      	ldrh	r2, [r7, #6]
 8003468:	4909      	ldr	r1, [pc, #36]	@ (8003490 <io_input_reg_read+0x60>)
 800346a:	4613      	mov	r3, r2
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	4413      	add	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	440b      	add	r3, r1
 8003474:	3308      	adds	r3, #8
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	4619      	mov	r1, r3
 800347a:	47a0      	blx	r4
 800347c:	4603      	mov	r3, r0
 800347e:	e000      	b.n	8003482 <io_input_reg_read+0x52>
	}
	return 0;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	bd90      	pop	{r4, r7, pc}
 800348a:	bf00      	nop
 800348c:	20000f5c 	.word	0x20000f5c
 8003490:	20000ddc 	.word	0x20000ddc

08003494 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 8003494:	b580      	push	{r7, lr}
 8003496:	b08e      	sub	sp, #56	@ 0x38
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	460b      	mov	r3, r1
 800349e:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 80034a0:	4b35      	ldr	r3, [pc, #212]	@ (8003578 <adc_read_func+0xe4>)
 80034a2:	637b      	str	r3, [r7, #52]	@ 0x34

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80034a4:	4834      	ldr	r0, [pc, #208]	@ (8003578 <adc_read_func+0xe4>)
 80034a6:	f005 fc75 	bl	8008d94 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80034aa:	f107 030c 	add.w	r3, r7, #12
 80034ae:	2220      	movs	r2, #32
 80034b0:	2100      	movs	r1, #0
 80034b2:	4618      	mov	r0, r3
 80034b4:	f015 f9b3 	bl	801881e <memset>
		sConfig.Channel = channel;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80034bc:	2306      	movs	r3, #6
 80034be:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80034c0:	2304      	movs	r3, #4
 80034c2:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80034c4:	237f      	movs	r3, #127	@ 0x7f
 80034c6:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80034c8:	f107 030c 	add.w	r3, r7, #12
 80034cc:	4619      	mov	r1, r3
 80034ce:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80034d0:	f005 fd7a 	bl	8008fc8 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80034d4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80034d6:	f005 fba1 	bl	8008c1c <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80034da:	2164      	movs	r1, #100	@ 0x64
 80034dc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80034de:	f005 fc8d 	bl	8008dfc <HAL_ADC_PollForConversion>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d13f      	bne.n	8003568 <adc_read_func+0xd4>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 80034e8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80034ea:	f005 fd5f 	bl	8008fac <HAL_ADC_GetValue>
 80034ee:	4603      	mov	r3, r0
 80034f0:	867b      	strh	r3, [r7, #50]	@ 0x32
			HAL_ADC_Stop(hadc);
 80034f2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80034f4:	f005 fc4e 	bl	8008d94 <HAL_ADC_Stop>

			switch (mode) {
 80034f8:	78fb      	ldrb	r3, [r7, #3]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d002      	beq.n	8003504 <adc_read_func+0x70>
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d00d      	beq.n	800351e <adc_read_func+0x8a>
 8003502:	e02f      	b.n	8003564 <adc_read_func+0xd0>
				case IO_INPUT_REG_VOLTAGE: {
					// direct linear mapping to 16 bit
					return (adcValue * 65535U) / 4095U;
 8003504:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003506:	4613      	mov	r3, r2
 8003508:	041b      	lsls	r3, r3, #16
 800350a:	1a9a      	subs	r2, r3, r2
 800350c:	4b1b      	ldr	r3, [pc, #108]	@ (800357c <adc_read_func+0xe8>)
 800350e:	fba3 1302 	umull	r1, r3, r3, r2
 8003512:	1ad2      	subs	r2, r2, r3
 8003514:	0852      	lsrs	r2, r2, #1
 8003516:	4413      	add	r3, r2
 8003518:	0adb      	lsrs	r3, r3, #11
 800351a:	b29b      	uxth	r3, r3
 800351c:	e028      	b.n	8003570 <adc_read_func+0xdc>
				}

				case IO_INPUT_REG_CURRENT: {
					// define the calibrated ADC range
					const uint16_t adc_min_current = 497; // 4mA through 10R = 40mV -> 10x nsi1200 gain -> 0.4V = 497
 800351e:	f240 13f1 	movw	r3, #497	@ 0x1f1
 8003522:	863b      	strh	r3, [r7, #48]	@ 0x30
					const uint16_t adc_max_current = 2481; // 20mA through 10R = 200mV -> 10x nsi1200 gain -> 2V = 2481
 8003524:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 8003528:	85fb      	strh	r3, [r7, #46]	@ 0x2e

					if (adcValue <= adc_min_current) return 0;
 800352a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800352c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800352e:	429a      	cmp	r2, r3
 8003530:	d801      	bhi.n	8003536 <adc_read_func+0xa2>
 8003532:	2300      	movs	r3, #0
 8003534:	e01c      	b.n	8003570 <adc_read_func+0xdc>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 8003536:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003538:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800353a:	429a      	cmp	r2, r3
 800353c:	d302      	bcc.n	8003544 <adc_read_func+0xb0>
 800353e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003542:	e015      	b.n	8003570 <adc_read_func+0xdc>

					uint16_t range = adc_max_current - adc_min_current;
 8003544:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003546:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					return ((adcValue - adc_min_current) * 65535U) / range;
 800354c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800354e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	461a      	mov	r2, r3
 8003554:	4613      	mov	r3, r2
 8003556:	041b      	lsls	r3, r3, #16
 8003558:	1a9a      	subs	r2, r3, r2
 800355a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800355c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003560:	b29b      	uxth	r3, r3
 8003562:	e005      	b.n	8003570 <adc_read_func+0xdc>
				}

				default:
					return 0;
 8003564:	2300      	movs	r3, #0
 8003566:	e003      	b.n	8003570 <adc_read_func+0xdc>
			}

		}
		HAL_ADC_Stop(hadc);
 8003568:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800356a:	f005 fc13 	bl	8008d94 <HAL_ADC_Stop>
#endif
	return 0;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	3738      	adds	r7, #56	@ 0x38
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	2000111c 	.word	0x2000111c
 800357c:	00100101 	.word	0x00100101

08003580 <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	460a      	mov	r2, r1
 800358a:	80fb      	strh	r3, [r7, #6]
 800358c:	4613      	mov	r3, r2
 800358e:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 8003590:	4b0b      	ldr	r3, [pc, #44]	@ (80035c0 <io_input_reg_set_mode+0x40>)
 8003592:	881b      	ldrh	r3, [r3, #0]
 8003594:	88fa      	ldrh	r2, [r7, #6]
 8003596:	429a      	cmp	r2, r3
 8003598:	d20d      	bcs.n	80035b6 <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 800359a:	88fa      	ldrh	r2, [r7, #6]
 800359c:	4909      	ldr	r1, [pc, #36]	@ (80035c4 <io_input_reg_set_mode+0x44>)
 800359e:	4613      	mov	r3, r2
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	4413      	add	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	440b      	add	r3, r1
 80035a8:	3308      	adds	r3, #8
 80035aa:	797a      	ldrb	r2, [r7, #5]
 80035ac:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 80035ae:	f7fd fef9 	bl	80013a4 <automation_save_rules>
 80035b2:	4603      	mov	r3, r0
 80035b4:	e000      	b.n	80035b8 <io_input_reg_set_mode+0x38>
	}
	return false;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	20000f5c 	.word	0x20000f5c
 80035c4:	20000ddc 	.word	0x20000ddc

080035c8 <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	6039      	str	r1, [r7, #0]
 80035d2:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80035d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003608 <io_input_reg_get_mode+0x40>)
 80035d6:	881b      	ldrh	r3, [r3, #0]
 80035d8:	88fa      	ldrh	r2, [r7, #6]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d20c      	bcs.n	80035f8 <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 80035de:	88fa      	ldrh	r2, [r7, #6]
 80035e0:	490a      	ldr	r1, [pc, #40]	@ (800360c <io_input_reg_get_mode+0x44>)
 80035e2:	4613      	mov	r3, r2
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	4413      	add	r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	440b      	add	r3, r1
 80035ec:	3308      	adds	r3, #8
 80035ee:	781a      	ldrb	r2, [r3, #0]
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	701a      	strb	r2, [r3, #0]
		return true;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e000      	b.n	80035fa <io_input_reg_get_mode+0x32>
	}
	return false;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	20000f5c 	.word	0x20000f5c
 800360c:	20000ddc 	.word	0x20000ddc

08003610 <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 8003610:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003614:	b089      	sub	sp, #36	@ 0x24
 8003616:	af00      	add	r7, sp, #0
 8003618:	4603      	mov	r3, r0
 800361a:	80fb      	strh	r3, [r7, #6]
 800361c:	466b      	mov	r3, sp
 800361e:	461e      	mov	r6, r3
	// Count physical ADC input regs
	uint16_t count = 0;
 8003620:	2300      	movs	r3, #0
 8003622:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003624:	2300      	movs	r3, #0
 8003626:	83fb      	strh	r3, [r7, #30]
 8003628:	e011      	b.n	800364e <io_input_reg_type_save+0x3e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 800362a:	8bfa      	ldrh	r2, [r7, #30]
 800362c:	4951      	ldr	r1, [pc, #324]	@ (8003774 <io_input_reg_type_save+0x164>)
 800362e:	4613      	mov	r3, r2
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	4413      	add	r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	440b      	add	r3, r1
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a4f      	ldr	r2, [pc, #316]	@ (8003778 <io_input_reg_type_save+0x168>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d103      	bne.n	8003648 <io_input_reg_type_save+0x38>
			count++;
 8003640:	89fb      	ldrh	r3, [r7, #14]
 8003642:	3301      	adds	r3, #1
 8003644:	b29b      	uxth	r3, r3
 8003646:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003648:	8bfb      	ldrh	r3, [r7, #30]
 800364a:	3301      	adds	r3, #1
 800364c:	83fb      	strh	r3, [r7, #30]
 800364e:	4b4b      	ldr	r3, [pc, #300]	@ (800377c <io_input_reg_type_save+0x16c>)
 8003650:	881b      	ldrh	r3, [r3, #0]
 8003652:	8bfa      	ldrh	r2, [r7, #30]
 8003654:	429a      	cmp	r2, r3
 8003656:	d3e8      	bcc.n	800362a <io_input_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003658:	89fb      	ldrh	r3, [r7, #14]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <io_input_reg_type_save+0x52>
 800365e:	2301      	movs	r3, #1
 8003660:	e082      	b.n	8003768 <io_input_reg_type_save+0x158>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 8003662:	89fb      	ldrh	r3, [r7, #14]
 8003664:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003666:	1c99      	adds	r1, r3, #2
 8003668:	460b      	mov	r3, r1
	uint8_t buffer[
 800366a:	3b01      	subs	r3, #1
 800366c:	617b      	str	r3, [r7, #20]
 800366e:	2300      	movs	r3, #0
 8003670:	4688      	mov	r8, r1
 8003672:	4699      	mov	r9, r3
 8003674:	f04f 0200 	mov.w	r2, #0
 8003678:	f04f 0300 	mov.w	r3, #0
 800367c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003680:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003684:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003688:	2300      	movs	r3, #0
 800368a:	460c      	mov	r4, r1
 800368c:	461d      	mov	r5, r3
 800368e:	f04f 0200 	mov.w	r2, #0
 8003692:	f04f 0300 	mov.w	r3, #0
 8003696:	00eb      	lsls	r3, r5, #3
 8003698:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800369c:	00e2      	lsls	r2, r4, #3
 800369e:	1dcb      	adds	r3, r1, #7
 80036a0:	08db      	lsrs	r3, r3, #3
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	ebad 0d03 	sub.w	sp, sp, r3
 80036a8:	466b      	mov	r3, sp
 80036aa:	3300      	adds	r3, #0
 80036ac:	613b      	str	r3, [r7, #16]
	];

	uint16_t offset = 0;
 80036ae:	2300      	movs	r3, #0
 80036b0:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 80036b2:	8bbb      	ldrh	r3, [r7, #28]
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	4413      	add	r3, r2
 80036b8:	89fa      	ldrh	r2, [r7, #14]
 80036ba:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 80036bc:	8bbb      	ldrh	r3, [r7, #28]
 80036be:	3302      	adds	r3, #2
 80036c0:	83bb      	strh	r3, [r7, #28]

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 80036c2:	2300      	movs	r3, #0
 80036c4:	837b      	strh	r3, [r7, #26]
 80036c6:	e021      	b.n	800370c <io_input_reg_type_save+0xfc>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 80036c8:	8b7a      	ldrh	r2, [r7, #26]
 80036ca:	492a      	ldr	r1, [pc, #168]	@ (8003774 <io_input_reg_type_save+0x164>)
 80036cc:	4613      	mov	r3, r2
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	4413      	add	r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	440b      	add	r3, r1
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a27      	ldr	r2, [pc, #156]	@ (8003778 <io_input_reg_type_save+0x168>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d113      	bne.n	8003706 <io_input_reg_type_save+0xf6>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 80036de:	8b7b      	ldrh	r3, [r7, #26]
 80036e0:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 80036e2:	8b7a      	ldrh	r2, [r7, #26]
 80036e4:	4923      	ldr	r1, [pc, #140]	@ (8003774 <io_input_reg_type_save+0x164>)
 80036e6:	4613      	mov	r3, r2
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	4413      	add	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	440b      	add	r3, r1
 80036f0:	3308      	adds	r3, #8
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 80036f6:	8bbb      	ldrh	r3, [r7, #28]
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	4413      	add	r3, r2
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003700:	8bbb      	ldrh	r3, [r7, #28]
 8003702:	3304      	adds	r3, #4
 8003704:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003706:	8b7b      	ldrh	r3, [r7, #26]
 8003708:	3301      	adds	r3, #1
 800370a:	837b      	strh	r3, [r7, #26]
 800370c:	4b1b      	ldr	r3, [pc, #108]	@ (800377c <io_input_reg_type_save+0x16c>)
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	8b7a      	ldrh	r2, [r7, #26]
 8003712:	429a      	cmp	r2, r3
 8003714:	d3d8      	bcc.n	80036c8 <io_input_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003716:	8bba      	ldrh	r2, [r7, #28]
 8003718:	88fb      	ldrh	r3, [r7, #6]
 800371a:	6939      	ldr	r1, [r7, #16]
 800371c:	4618      	mov	r0, r3
 800371e:	f7fe fdc2 	bl	80022a6 <EEPROM_WriteBlock>
 8003722:	4603      	mov	r3, r0
 8003724:	f083 0301 	eor.w	r3, r3, #1
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <io_input_reg_type_save+0x122>
 800372e:	2300      	movs	r3, #0
 8003730:	e01a      	b.n	8003768 <io_input_reg_type_save+0x158>
	baseAddress += offset;
 8003732:	88fa      	ldrh	r2, [r7, #6]
 8003734:	8bbb      	ldrh	r3, [r7, #28]
 8003736:	4413      	add	r3, r2
 8003738:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 800373a:	8bbb      	ldrh	r3, [r7, #28]
 800373c:	4619      	mov	r1, r3
 800373e:	6938      	ldr	r0, [r7, #16]
 8003740:	f002 fbb0 	bl	8005ea4 <modbus_crc16>
 8003744:	4603      	mov	r3, r0
 8003746:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003748:	f107 010c 	add.w	r1, r7, #12
 800374c:	88fb      	ldrh	r3, [r7, #6]
 800374e:	2202      	movs	r2, #2
 8003750:	4618      	mov	r0, r3
 8003752:	f7fe fda8 	bl	80022a6 <EEPROM_WriteBlock>
 8003756:	4603      	mov	r3, r0
 8003758:	f083 0301 	eor.w	r3, r3, #1
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <io_input_reg_type_save+0x156>
 8003762:	2300      	movs	r3, #0
 8003764:	e000      	b.n	8003768 <io_input_reg_type_save+0x158>

	return true;
 8003766:	2301      	movs	r3, #1
 8003768:	46b5      	mov	sp, r6
}
 800376a:	4618      	mov	r0, r3
 800376c:	3724      	adds	r7, #36	@ 0x24
 800376e:	46bd      	mov	sp, r7
 8003770:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003774:	20000ddc 	.word	0x20000ddc
 8003778:	08003495 	.word	0x08003495
 800377c:	20000f5c 	.word	0x20000f5c

08003780 <io_input_reg_type_load>:
	}

	return true;
}

bool io_input_reg_type_load(uint16_t baseAddress) {
 8003780:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003784:	b08d      	sub	sp, #52	@ 0x34
 8003786:	af00      	add	r7, sp, #0
 8003788:	4603      	mov	r3, r0
 800378a:	80fb      	strh	r3, [r7, #6]
 800378c:	466b      	mov	r3, sp
 800378e:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 8003790:	2314      	movs	r3, #20
 8003792:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint8_t buffer[dataLen];
 8003794:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8003796:	460b      	mov	r3, r1
 8003798:	3b01      	subs	r3, #1
 800379a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800379c:	b28b      	uxth	r3, r1
 800379e:	2200      	movs	r2, #0
 80037a0:	4698      	mov	r8, r3
 80037a2:	4691      	mov	r9, r2
 80037a4:	f04f 0200 	mov.w	r2, #0
 80037a8:	f04f 0300 	mov.w	r3, #0
 80037ac:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037b0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037b4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037b8:	b28b      	uxth	r3, r1
 80037ba:	2200      	movs	r2, #0
 80037bc:	461c      	mov	r4, r3
 80037be:	4615      	mov	r5, r2
 80037c0:	f04f 0200 	mov.w	r2, #0
 80037c4:	f04f 0300 	mov.w	r3, #0
 80037c8:	00eb      	lsls	r3, r5, #3
 80037ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037ce:	00e2      	lsls	r2, r4, #3
 80037d0:	460b      	mov	r3, r1
 80037d2:	3307      	adds	r3, #7
 80037d4:	08db      	lsrs	r3, r3, #3
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	ebad 0d03 	sub.w	sp, sp, r3
 80037dc:	466b      	mov	r3, sp
 80037de:	3300      	adds	r3, #0
 80037e0:	627b      	str	r3, [r7, #36]	@ 0x24

	uint16_t offset = 0;
 80037e2:	2300      	movs	r3, #0
 80037e4:	847b      	strh	r3, [r7, #34]	@ 0x22

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 80037e6:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80037e8:	88fb      	ldrh	r3, [r7, #6]
 80037ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7fe fd72 	bl	80022d6 <EEPROM_LoadBlock>
 80037f2:	4603      	mov	r3, r0
 80037f4:	f083 0301 	eor.w	r3, r3, #1
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <io_input_reg_type_load+0x82>
		return false;
 80037fe:	2300      	movs	r3, #0
 8003800:	e069      	b.n	80038d6 <io_input_reg_type_load+0x156>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003802:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003806:	4413      	add	r3, r2
 8003808:	881b      	ldrh	r3, [r3, #0]
 800380a:	b29b      	uxth	r3, r3
 800380c:	83bb      	strh	r3, [r7, #28]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 800380e:	8bbb      	ldrh	r3, [r7, #28]
 8003810:	2b04      	cmp	r3, #4
 8003812:	d901      	bls.n	8003818 <io_input_reg_type_load+0x98>
		return false;
 8003814:	2300      	movs	r3, #0
 8003816:	e05e      	b.n	80038d6 <io_input_reg_type_load+0x156>
	}
	offset += sizeof(temp_reg_count);
 8003818:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800381a:	3302      	adds	r3, #2
 800381c:	847b      	strh	r3, [r7, #34]	@ 0x22

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 800381e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003820:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003822:	18d1      	adds	r1, r2, r3
 8003824:	8bbb      	ldrh	r3, [r7, #28]
 8003826:	009a      	lsls	r2, r3, #2
 8003828:	f107 030c 	add.w	r3, r7, #12
 800382c:	4618      	mov	r0, r3
 800382e:	f015 f876 	bl	801891e <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 8003832:	8bbb      	ldrh	r3, [r7, #28]
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	b29a      	uxth	r2, r3
 8003838:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800383a:	4413      	add	r3, r2
 800383c:	847b      	strh	r3, [r7, #34]	@ 0x22

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800383e:	88fa      	ldrh	r2, [r7, #6]
 8003840:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003842:	4413      	add	r3, r2
 8003844:	b29b      	uxth	r3, r3
 8003846:	f107 010a 	add.w	r1, r7, #10
 800384a:	2202      	movs	r2, #2
 800384c:	4618      	mov	r0, r3
 800384e:	f7fe fd42 	bl	80022d6 <EEPROM_LoadBlock>
 8003852:	4603      	mov	r3, r0
 8003854:	f083 0301 	eor.w	r3, r3, #1
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <io_input_reg_type_load+0xe2>
		return false;
 800385e:	2300      	movs	r3, #0
 8003860:	e039      	b.n	80038d6 <io_input_reg_type_load+0x156>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003862:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003864:	4619      	mov	r1, r3
 8003866:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003868:	f002 fb1c 	bl	8005ea4 <modbus_crc16>
 800386c:	4603      	mov	r3, r0
 800386e:	843b      	strh	r3, [r7, #32]
	if (computed_crc != stored_crc) {
 8003870:	897b      	ldrh	r3, [r7, #10]
 8003872:	8c3a      	ldrh	r2, [r7, #32]
 8003874:	429a      	cmp	r2, r3
 8003876:	d001      	beq.n	800387c <io_input_reg_type_load+0xfc>
		return false;
 8003878:	2300      	movs	r3, #0
 800387a:	e02c      	b.n	80038d6 <io_input_reg_type_load+0x156>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 800387c:	2300      	movs	r3, #0
 800387e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003880:	e024      	b.n	80038cc <io_input_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 8003882:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	3330      	adds	r3, #48	@ 0x30
 8003888:	443b      	add	r3, r7
 800388a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800388e:	83fb      	strh	r3, [r7, #30]
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8003890:	8bfa      	ldrh	r2, [r7, #30]
 8003892:	4914      	ldr	r1, [pc, #80]	@ (80038e4 <io_input_reg_type_load+0x164>)
 8003894:	4613      	mov	r3, r2
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	4413      	add	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a11      	ldr	r2, [pc, #68]	@ (80038e8 <io_input_reg_type_load+0x168>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d10f      	bne.n	80038c6 <io_input_reg_type_load+0x146>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 80038a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80038a8:	8bfa      	ldrh	r2, [r7, #30]
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	3330      	adds	r3, #48	@ 0x30
 80038ae:	443b      	add	r3, r7
 80038b0:	f813 0c22 	ldrb.w	r0, [r3, #-34]
 80038b4:	490b      	ldr	r1, [pc, #44]	@ (80038e4 <io_input_reg_type_load+0x164>)
 80038b6:	4613      	mov	r3, r2
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	4413      	add	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	3308      	adds	r3, #8
 80038c2:	4602      	mov	r2, r0
 80038c4:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80038c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80038c8:	3301      	adds	r3, #1
 80038ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80038cc:	8bbb      	ldrh	r3, [r7, #28]
 80038ce:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d3d6      	bcc.n	8003882 <io_input_reg_type_load+0x102>
		}
	}

	return true;
 80038d4:	2301      	movs	r3, #1
 80038d6:	46b5      	mov	sp, r6
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3734      	adds	r7, #52	@ 0x34
 80038dc:	46bd      	mov	sp, r7
 80038de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80038e2:	bf00      	nop
 80038e4:	20000ddc 	.word	0x20000ddc
 80038e8:	08003495 	.word	0x08003495

080038ec <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 80038f2:	f001 fce9 	bl	80052c8 <modbus_master_is_busy>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d15a      	bne.n	80039b2 <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 80038fc:	4b30      	ldr	r3, [pc, #192]	@ (80039c0 <io_modbus_slave_poll_all+0xd4>)
 80038fe:	2201      	movs	r2, #1
 8003900:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 8003902:	4b30      	ldr	r3, [pc, #192]	@ (80039c4 <io_modbus_slave_poll_all+0xd8>)
 8003904:	881b      	ldrh	r3, [r3, #0]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d055      	beq.n	80039b6 <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 800390a:	f002 fb5f 	bl	8005fcc <get_ms>
 800390e:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003910:	2300      	movs	r3, #0
 8003912:	75fb      	strb	r3, [r7, #23]
 8003914:	e046      	b.n	80039a4 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8003916:	4b2c      	ldr	r3, [pc, #176]	@ (80039c8 <io_modbus_slave_poll_all+0xdc>)
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	461a      	mov	r2, r3
 800391c:	7dfb      	ldrb	r3, [r7, #23]
 800391e:	4413      	add	r3, r2
 8003920:	4a28      	ldr	r2, [pc, #160]	@ (80039c4 <io_modbus_slave_poll_all+0xd8>)
 8003922:	8812      	ldrh	r2, [r2, #0]
 8003924:	fb93 f1f2 	sdiv	r1, r3, r2
 8003928:	fb01 f202 	mul.w	r2, r1, r2
 800392c:	1a9b      	subs	r3, r3, r2
 800392e:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 8003930:	7bfa      	ldrb	r2, [r7, #15]
 8003932:	4613      	mov	r3, r2
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	4413      	add	r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4a24      	ldr	r2, [pc, #144]	@ (80039cc <io_modbus_slave_poll_all+0xe0>)
 800393c:	4413      	add	r3, r2
 800393e:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800394c:	d327      	bcc.n	800399e <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	7818      	ldrb	r0, [r3, #0]
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	7859      	ldrb	r1, [r3, #1]
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	885a      	ldrh	r2, [r3, #2]
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	3304      	adds	r3, #4
 800395e:	f001 fc51 	bl	8005204 <modbus_master_request_read>
 8003962:	4603      	mov	r3, r0
 8003964:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8003966:	79fb      	ldrb	r3, [r7, #7]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d012      	beq.n	8003992 <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 800396c:	4b14      	ldr	r3, [pc, #80]	@ (80039c0 <io_modbus_slave_poll_all+0xd4>)
 800396e:	2201      	movs	r2, #1
 8003970:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8003978:	7bfb      	ldrb	r3, [r7, #15]
 800397a:	3301      	adds	r3, #1
 800397c:	4a11      	ldr	r2, [pc, #68]	@ (80039c4 <io_modbus_slave_poll_all+0xd8>)
 800397e:	8812      	ldrh	r2, [r2, #0]
 8003980:	fb93 f1f2 	sdiv	r1, r3, r2
 8003984:	fb01 f202 	mul.w	r2, r1, r2
 8003988:	1a9b      	subs	r3, r3, r2
 800398a:	b2da      	uxtb	r2, r3
 800398c:	4b0e      	ldr	r3, [pc, #56]	@ (80039c8 <io_modbus_slave_poll_all+0xdc>)
 800398e:	701a      	strb	r2, [r3, #0]
				break;
 8003990:	e012      	b.n	80039b8 <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 8003992:	4b0b      	ldr	r3, [pc, #44]	@ (80039c0 <io_modbus_slave_poll_all+0xd4>)
 8003994:	2200      	movs	r2, #0
 8003996:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8003998:	480d      	ldr	r0, [pc, #52]	@ (80039d0 <io_modbus_slave_poll_all+0xe4>)
 800399a:	f001 fb83 	bl	80050a4 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 800399e:	7dfb      	ldrb	r3, [r7, #23]
 80039a0:	3301      	adds	r3, #1
 80039a2:	75fb      	strb	r3, [r7, #23]
 80039a4:	7dfb      	ldrb	r3, [r7, #23]
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	4b06      	ldr	r3, [pc, #24]	@ (80039c4 <io_modbus_slave_poll_all+0xd8>)
 80039aa:	881b      	ldrh	r3, [r3, #0]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d3b2      	bcc.n	8003916 <io_modbus_slave_poll_all+0x2a>
 80039b0:	e002      	b.n	80039b8 <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 80039b2:	bf00      	nop
 80039b4:	e000      	b.n	80039b8 <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 80039b6:	bf00      	nop
			}
		}
	}
}
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000f93 	.word	0x20000f93
 80039c4:	20000f90 	.word	0x20000f90
 80039c8:	20000f92 	.word	0x20000f92
 80039cc:	20000f60 	.word	0x20000f60
 80039d0:	0801abc4 	.word	0x0801abc4

080039d4 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	4603      	mov	r3, r0
 80039dc:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80039de:	79fb      	ldrb	r3, [r7, #7]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d002      	beq.n	80039ea <io_virtual_add+0x16>
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d013      	beq.n	8003a10 <io_virtual_add+0x3c>
 80039e8:	e026      	b.n	8003a38 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 80039ea:	4b1c      	ldr	r3, [pc, #112]	@ (8003a5c <io_virtual_add+0x88>)
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	2b80      	cmp	r3, #128	@ 0x80
 80039f0:	d101      	bne.n	80039f6 <io_virtual_add+0x22>
				return false;
 80039f2:	2300      	movs	r3, #0
 80039f4:	e02d      	b.n	8003a52 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 80039f6:	4b19      	ldr	r3, [pc, #100]	@ (8003a5c <io_virtual_add+0x88>)
 80039f8:	881b      	ldrh	r3, [r3, #0]
 80039fa:	461a      	mov	r2, r3
 80039fc:	4b18      	ldr	r3, [pc, #96]	@ (8003a60 <io_virtual_add+0x8c>)
 80039fe:	2100      	movs	r1, #0
 8003a00:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8003a02:	4b16      	ldr	r3, [pc, #88]	@ (8003a5c <io_virtual_add+0x88>)
 8003a04:	881b      	ldrh	r3, [r3, #0]
 8003a06:	3301      	adds	r3, #1
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	4b14      	ldr	r3, [pc, #80]	@ (8003a5c <io_virtual_add+0x88>)
 8003a0c:	801a      	strh	r2, [r3, #0]
			break;
 8003a0e:	e015      	b.n	8003a3c <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8003a10:	4b14      	ldr	r3, [pc, #80]	@ (8003a64 <io_virtual_add+0x90>)
 8003a12:	881b      	ldrh	r3, [r3, #0]
 8003a14:	2b80      	cmp	r3, #128	@ 0x80
 8003a16:	d101      	bne.n	8003a1c <io_virtual_add+0x48>
				return false;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	e01a      	b.n	8003a52 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8003a1c:	4b11      	ldr	r3, [pc, #68]	@ (8003a64 <io_virtual_add+0x90>)
 8003a1e:	881b      	ldrh	r3, [r3, #0]
 8003a20:	461a      	mov	r2, r3
 8003a22:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <io_virtual_add+0x94>)
 8003a24:	2100      	movs	r1, #0
 8003a26:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8003a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8003a64 <io_virtual_add+0x90>)
 8003a2c:	881b      	ldrh	r3, [r3, #0]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	b29a      	uxth	r2, r3
 8003a32:	4b0c      	ldr	r3, [pc, #48]	@ (8003a64 <io_virtual_add+0x90>)
 8003a34:	801a      	strh	r2, [r3, #0]
			break;
 8003a36:	e001      	b.n	8003a3c <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	e00a      	b.n	8003a52 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003a3c:	f7fd fcb2 	bl	80013a4 <automation_save_rules>
 8003a40:	4603      	mov	r3, r0
 8003a42:	f083 0301 	eor.w	r3, r3, #1
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d001      	beq.n	8003a50 <io_virtual_add+0x7c>
		return false;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	e000      	b.n	8003a52 <io_virtual_add+0x7e>
	}

	return true;
 8003a50:	2301      	movs	r3, #1
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	20001014 	.word	0x20001014
 8003a60:	20000f94 	.word	0x20000f94
 8003a64:	20001118 	.word	0x20001118
 8003a68:	20001018 	.word	0x20001018

08003a6c <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	4603      	mov	r3, r0
 8003a74:	6039      	str	r1, [r7, #0]
 8003a76:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <io_virtual_get_count+0x16>
 8003a7e:	2300      	movs	r3, #0
 8003a80:	e012      	b.n	8003aa8 <io_virtual_get_count+0x3c>

	switch (type) {
 8003a82:	79fb      	ldrb	r3, [r7, #7]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d002      	beq.n	8003a8e <io_virtual_get_count+0x22>
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d006      	beq.n	8003a9a <io_virtual_get_count+0x2e>
 8003a8c:	e00b      	b.n	8003aa6 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8003a8e:	4b09      	ldr	r3, [pc, #36]	@ (8003ab4 <io_virtual_get_count+0x48>)
 8003a90:	881a      	ldrh	r2, [r3, #0]
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	801a      	strh	r2, [r3, #0]
			return true;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e006      	b.n	8003aa8 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8003a9a:	4b07      	ldr	r3, [pc, #28]	@ (8003ab8 <io_virtual_get_count+0x4c>)
 8003a9c:	881a      	ldrh	r2, [r3, #0]
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	801a      	strh	r2, [r3, #0]
			return true;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e000      	b.n	8003aa8 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8003aa6:	2300      	movs	r3, #0
		}
	}
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr
 8003ab4:	20001014 	.word	0x20001014
 8003ab8:	20001118 	.word	0x20001118

08003abc <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	603a      	str	r2, [r7, #0]
 8003ac6:	71fb      	strb	r3, [r7, #7]
 8003ac8:	460b      	mov	r3, r1
 8003aca:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <io_virtual_read+0x1a>
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	e024      	b.n	8003b20 <io_virtual_read+0x64>

	switch (type) {
 8003ad6:	79fb      	ldrb	r3, [r7, #7]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d002      	beq.n	8003ae2 <io_virtual_read+0x26>
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d00f      	beq.n	8003b00 <io_virtual_read+0x44>
 8003ae0:	e01d      	b.n	8003b1e <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003ae2:	4b12      	ldr	r3, [pc, #72]	@ (8003b2c <io_virtual_read+0x70>)
 8003ae4:	881b      	ldrh	r3, [r3, #0]
 8003ae6:	88ba      	ldrh	r2, [r7, #4]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d301      	bcc.n	8003af0 <io_virtual_read+0x34>
				return false;
 8003aec:	2300      	movs	r3, #0
 8003aee:	e017      	b.n	8003b20 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8003af0:	88bb      	ldrh	r3, [r7, #4]
 8003af2:	4a0f      	ldr	r2, [pc, #60]	@ (8003b30 <io_virtual_read+0x74>)
 8003af4:	5cd3      	ldrb	r3, [r2, r3]
 8003af6:	461a      	mov	r2, r3
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	801a      	strh	r2, [r3, #0]
			return true;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e00f      	b.n	8003b20 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8003b00:	4b0c      	ldr	r3, [pc, #48]	@ (8003b34 <io_virtual_read+0x78>)
 8003b02:	881b      	ldrh	r3, [r3, #0]
 8003b04:	88ba      	ldrh	r2, [r7, #4]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d301      	bcc.n	8003b0e <io_virtual_read+0x52>
				return false;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	e008      	b.n	8003b20 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8003b0e:	88bb      	ldrh	r3, [r7, #4]
 8003b10:	4a09      	ldr	r2, [pc, #36]	@ (8003b38 <io_virtual_read+0x7c>)
 8003b12:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	801a      	strh	r2, [r3, #0]
			return true;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e000      	b.n	8003b20 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8003b1e:	2300      	movs	r3, #0
		}
	}
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	20001014 	.word	0x20001014
 8003b30:	20000f94 	.word	0x20000f94
 8003b34:	20001118 	.word	0x20001118
 8003b38:	20001018 	.word	0x20001018

08003b3c <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	4603      	mov	r3, r0
 8003b44:	71fb      	strb	r3, [r7, #7]
 8003b46:	460b      	mov	r3, r1
 8003b48:	80bb      	strh	r3, [r7, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8003b4e:	79fb      	ldrb	r3, [r7, #7]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d002      	beq.n	8003b5a <io_virtual_write+0x1e>
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d013      	beq.n	8003b80 <io_virtual_write+0x44>
 8003b58:	e020      	b.n	8003b9c <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003b5a:	4b14      	ldr	r3, [pc, #80]	@ (8003bac <io_virtual_write+0x70>)
 8003b5c:	881b      	ldrh	r3, [r3, #0]
 8003b5e:	88ba      	ldrh	r2, [r7, #4]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d301      	bcc.n	8003b68 <io_virtual_write+0x2c>
				return false;
 8003b64:	2300      	movs	r3, #0
 8003b66:	e01a      	b.n	8003b9e <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8003b68:	887b      	ldrh	r3, [r7, #2]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	bf14      	ite	ne
 8003b6e:	2301      	movne	r3, #1
 8003b70:	2300      	moveq	r3, #0
 8003b72:	b2da      	uxtb	r2, r3
 8003b74:	88bb      	ldrh	r3, [r7, #4]
 8003b76:	4611      	mov	r1, r2
 8003b78:	4a0d      	ldr	r2, [pc, #52]	@ (8003bb0 <io_virtual_write+0x74>)
 8003b7a:	54d1      	strb	r1, [r2, r3]
			return true;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e00e      	b.n	8003b9e <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8003b80:	4b0c      	ldr	r3, [pc, #48]	@ (8003bb4 <io_virtual_write+0x78>)
 8003b82:	881b      	ldrh	r3, [r3, #0]
 8003b84:	88ba      	ldrh	r2, [r7, #4]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d301      	bcc.n	8003b8e <io_virtual_write+0x52>
				return false;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	e007      	b.n	8003b9e <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8003b8e:	88bb      	ldrh	r3, [r7, #4]
 8003b90:	4909      	ldr	r1, [pc, #36]	@ (8003bb8 <io_virtual_write+0x7c>)
 8003b92:	887a      	ldrh	r2, [r7, #2]
 8003b94:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e000      	b.n	8003b9e <io_virtual_write+0x62>
		}
		default: {
			return false;
 8003b9c:	2300      	movs	r3, #0
		}
	}
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop
 8003bac:	20001014 	.word	0x20001014
 8003bb0:	20000f94 	.word	0x20000f94
 8003bb4:	20001118 	.word	0x20001118
 8003bb8:	20001018 	.word	0x20001018

08003bbc <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b0e6      	sub	sp, #408	@ 0x198
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003bc8:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003bcc:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8003bd4:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003bd8:	f107 0210 	add.w	r2, r7, #16
 8003bdc:	4413      	add	r3, r2
 8003bde:	4a4c      	ldr	r2, [pc, #304]	@ (8003d10 <io_virtual_save+0x154>)
 8003be0:	8812      	ldrh	r2, [r2, #0]
 8003be2:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8003be4:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003be8:	3302      	adds	r3, #2
 8003bea:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8003bee:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003bf2:	f107 0210 	add.w	r2, r7, #16
 8003bf6:	4413      	add	r3, r2
 8003bf8:	4a45      	ldr	r2, [pc, #276]	@ (8003d10 <io_virtual_save+0x154>)
 8003bfa:	8812      	ldrh	r2, [r2, #0]
 8003bfc:	4945      	ldr	r1, [pc, #276]	@ (8003d14 <io_virtual_save+0x158>)
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f014 fe8d 	bl	801891e <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8003c04:	4b42      	ldr	r3, [pc, #264]	@ (8003d10 <io_virtual_save+0x154>)
 8003c06:	881a      	ldrh	r2, [r3, #0]
 8003c08:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003c0c:	4413      	add	r3, r2
 8003c0e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8003c12:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003c16:	f107 0210 	add.w	r2, r7, #16
 8003c1a:	4413      	add	r3, r2
 8003c1c:	4a3e      	ldr	r2, [pc, #248]	@ (8003d18 <io_virtual_save+0x15c>)
 8003c1e:	8812      	ldrh	r2, [r2, #0]
 8003c20:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8003c22:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003c26:	3302      	adds	r3, #2
 8003c28:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8003c2c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003c30:	f107 0210 	add.w	r2, r7, #16
 8003c34:	4413      	add	r3, r2
 8003c36:	4a38      	ldr	r2, [pc, #224]	@ (8003d18 <io_virtual_save+0x15c>)
 8003c38:	8812      	ldrh	r2, [r2, #0]
 8003c3a:	0052      	lsls	r2, r2, #1
 8003c3c:	4937      	ldr	r1, [pc, #220]	@ (8003d1c <io_virtual_save+0x160>)
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f014 fe6d 	bl	801891e <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8003c44:	4b34      	ldr	r3, [pc, #208]	@ (8003d18 <io_virtual_save+0x15c>)
 8003c46:	881b      	ldrh	r3, [r3, #0]
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	b29a      	uxth	r2, r3
 8003c4c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003c50:	4413      	add	r3, r2
 8003c52:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003c56:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003c5a:	f107 0110 	add.w	r1, r7, #16
 8003c5e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003c62:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003c66:	881b      	ldrh	r3, [r3, #0]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fe fb1c 	bl	80022a6 <EEPROM_WriteBlock>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	f083 0301 	eor.w	r3, r3, #1
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d001      	beq.n	8003c7e <io_virtual_save+0xc2>
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	e042      	b.n	8003d04 <io_virtual_save+0x148>
	baseAddress += offset;
 8003c7e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003c82:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003c86:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003c8a:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003c8e:	8811      	ldrh	r1, [r2, #0]
 8003c90:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003c94:	440a      	add	r2, r1
 8003c96:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003c98:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003c9c:	f107 0310 	add.w	r3, r7, #16
 8003ca0:	4611      	mov	r1, r2
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f002 f8fe 	bl	8005ea4 <modbus_crc16>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	461a      	mov	r2, r3
 8003cac:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003cb0:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8003cb4:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003cb6:	f107 010e 	add.w	r1, r7, #14
 8003cba:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003cbe:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	2202      	movs	r2, #2
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fe faed 	bl	80022a6 <EEPROM_WriteBlock>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f083 0301 	eor.w	r3, r3, #1
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <io_virtual_save+0x120>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	e013      	b.n	8003d04 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 8003cdc:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003ce0:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003ce4:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003ce8:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003cec:	8812      	ldrh	r2, [r2, #0]
 8003cee:	3202      	adds	r2, #2
 8003cf0:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 8003cf2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003cf6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003cfa:	881b      	ldrh	r3, [r3, #0]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff f98f 	bl	8003020 <io_holding_reg_type_save>
 8003d02:	4603      	mov	r3, r0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	20001014 	.word	0x20001014
 8003d14:	20000f94 	.word	0x20000f94
 8003d18:	20001118 	.word	0x20001118
 8003d1c:	20001018 	.word	0x20001018

08003d20 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8003d20:	b580      	push	{r7, lr}
 8003d22:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	4602      	mov	r2, r0
 8003d2a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003d2e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003d32:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8003d34:	2300      	movs	r3, #0
 8003d36:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8003d3a:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8003d3e:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8003d42:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8003d46:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8003d4a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003d4e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003d52:	881b      	ldrh	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7fe fabe 	bl	80022d6 <EEPROM_LoadBlock>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	f083 0301 	eor.w	r3, r3, #1
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <io_virtual_load+0x4a>
 8003d66:	2300      	movs	r3, #0
 8003d68:	e0dd      	b.n	8003f26 <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8003d6a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003d6e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003d72:	4413      	add	r3, r2
 8003d74:	881b      	ldrh	r3, [r3, #0]
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003d7c:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003d80:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8003d82:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003d86:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003d8a:	881b      	ldrh	r3, [r3, #0]
 8003d8c:	2b80      	cmp	r3, #128	@ 0x80
 8003d8e:	d901      	bls.n	8003d94 <io_virtual_load+0x74>
 8003d90:	2300      	movs	r3, #0
 8003d92:	e0c8      	b.n	8003f26 <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 8003d94:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003d98:	3302      	adds	r3, #2
 8003d9a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003d9e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003da2:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003da6:	18d1      	adds	r1, r2, r3
 8003da8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003dac:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003db0:	881b      	ldrh	r3, [r3, #0]
 8003db2:	461a      	mov	r2, r3
 8003db4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003db8:	4618      	mov	r0, r3
 8003dba:	f014 fdb0 	bl	801891e <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8003dbe:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003dc2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003dc6:	881a      	ldrh	r2, [r3, #0]
 8003dc8:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003dcc:	4413      	add	r3, r2
 8003dce:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8003dd2:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003dd6:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003dda:	4413      	add	r3, r2
 8003ddc:	881b      	ldrh	r3, [r3, #0]
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003de4:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003de8:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8003dea:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003dee:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003df2:	881b      	ldrh	r3, [r3, #0]
 8003df4:	2b80      	cmp	r3, #128	@ 0x80
 8003df6:	d901      	bls.n	8003dfc <io_virtual_load+0xdc>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	e094      	b.n	8003f26 <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 8003dfc:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003e00:	3302      	adds	r3, #2
 8003e02:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003e06:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003e0a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003e0e:	18d1      	adds	r1, r2, r3
 8003e10:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003e14:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003e18:	881b      	ldrh	r3, [r3, #0]
 8003e1a:	005a      	lsls	r2, r3, #1
 8003e1c:	f107 030c 	add.w	r3, r7, #12
 8003e20:	4618      	mov	r0, r3
 8003e22:	f014 fd7c 	bl	801891e <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8003e26:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003e2a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003e38:	4413      	add	r3, r2
 8003e3a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8003e3e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003e42:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003e46:	881a      	ldrh	r2, [r3, #0]
 8003e48:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003e4c:	4413      	add	r3, r2
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	f107 010a 	add.w	r1, r7, #10
 8003e54:	2202      	movs	r2, #2
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fe fa3d 	bl	80022d6 <EEPROM_LoadBlock>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	f083 0301 	eor.w	r3, r3, #1
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <io_virtual_load+0x14c>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	e05c      	b.n	8003f26 <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003e6c:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003e70:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8003e74:	4611      	mov	r1, r2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f002 f814 	bl	8005ea4 <modbus_crc16>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8003e82:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003e86:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8003e8a:	881b      	ldrh	r3, [r3, #0]
 8003e8c:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d001      	beq.n	8003e98 <io_virtual_load+0x178>
 8003e94:	2300      	movs	r3, #0
 8003e96:	e046      	b.n	8003f26 <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8003e98:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003e9c:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003ea0:	881a      	ldrh	r2, [r3, #0]
 8003ea2:	4b23      	ldr	r3, [pc, #140]	@ (8003f30 <io_virtual_load+0x210>)
 8003ea4:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003ea6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003eaa:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003eae:	881b      	ldrh	r3, [r3, #0]
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	481e      	ldr	r0, [pc, #120]	@ (8003f34 <io_virtual_load+0x214>)
 8003eba:	f014 fd30 	bl	801891e <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8003ebe:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003ec2:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003ec6:	881a      	ldrh	r2, [r3, #0]
 8003ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8003f38 <io_virtual_load+0x218>)
 8003eca:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003ecc:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003ed0:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003ed4:	881b      	ldrh	r3, [r3, #0]
 8003ed6:	005a      	lsls	r2, r3, #1
 8003ed8:	f107 030c 	add.w	r3, r7, #12
 8003edc:	4619      	mov	r1, r3
 8003ede:	4817      	ldr	r0, [pc, #92]	@ (8003f3c <io_virtual_load+0x21c>)
 8003ee0:	f014 fd1d 	bl	801891e <memcpy>

	baseAddress += offset;
 8003ee4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003ee8:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003eec:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8003ef0:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8003ef4:	8811      	ldrh	r1, [r2, #0]
 8003ef6:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003efa:	440a      	add	r2, r1
 8003efc:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 8003efe:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003f02:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003f06:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8003f0a:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8003f0e:	8812      	ldrh	r2, [r2, #0]
 8003f10:	3202      	adds	r2, #2
 8003f12:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 8003f14:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003f18:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003f1c:	881b      	ldrh	r3, [r3, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7ff f93e 	bl	80031a0 <io_holding_reg_type_load>
 8003f24:	4603      	mov	r3, r0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	20001014 	.word	0x20001014
 8003f34:	20000f94 	.word	0x20000f94
 8003f38:	20001118 	.word	0x20001118
 8003f3c:	20001018 	.word	0x20001018

08003f40 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8003f40:	b580      	push	{r7, lr}
 8003f42:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8003f44:	4b0a      	ldr	r3, [pc, #40]	@ (8003f70 <io_virtual_clear+0x30>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f74 <io_virtual_clear+0x34>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003f50:	2280      	movs	r2, #128	@ 0x80
 8003f52:	2100      	movs	r1, #0
 8003f54:	4808      	ldr	r0, [pc, #32]	@ (8003f78 <io_virtual_clear+0x38>)
 8003f56:	f014 fc62 	bl	801881e <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003f5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f5e:	2100      	movs	r1, #0
 8003f60:	4806      	ldr	r0, [pc, #24]	@ (8003f7c <io_virtual_clear+0x3c>)
 8003f62:	f014 fc5c 	bl	801881e <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 8003f66:	f7fd fa1d 	bl	80013a4 <automation_save_rules>
 8003f6a:	4603      	mov	r3, r0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	20001014 	.word	0x20001014
 8003f74:	20001118 	.word	0x20001118
 8003f78:	20000f94 	.word	0x20000f94
 8003f7c:	20001018 	.word	0x20001018

08003f80 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 8003f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc0 <io_virtual_factory_reset+0x40>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003f90:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <io_virtual_factory_reset+0x44>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003f96:	2280      	movs	r2, #128	@ 0x80
 8003f98:	2100      	movs	r1, #0
 8003f9a:	480b      	ldr	r0, [pc, #44]	@ (8003fc8 <io_virtual_factory_reset+0x48>)
 8003f9c:	f014 fc3f 	bl	801881e <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003fa0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	4809      	ldr	r0, [pc, #36]	@ (8003fcc <io_virtual_factory_reset+0x4c>)
 8003fa8:	f014 fc39 	bl	801881e <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 8003fac:	88fb      	ldrh	r3, [r7, #6]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff fe04 	bl	8003bbc <io_virtual_save>
}
 8003fb4:	bf00      	nop
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3708      	adds	r7, #8
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20001014 	.word	0x20001014
 8003fc4:	20001118 	.word	0x20001118
 8003fc8:	20000f94 	.word	0x20000f94
 8003fcc:	20001018 	.word	0x20001018

08003fd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b096      	sub	sp, #88	@ 0x58
 8003fd4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003fd6:	f004 f990 	bl	80082fa <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003fda:	f000 f9e5 	bl	80043a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003fde:	f000 fbe9 	bl	80047b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003fe2:	f000 fbb5 	bl	8004750 <MX_DMA_Init>
  MX_I2C1_Init();
 8003fe6:	f000 fae7 	bl	80045b8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003fea:	f000 fb63 	bl	80046b4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003fee:	f000 fa27 	bl	8004440 <MX_ADC1_Init>
  MX_DAC1_Init();
 8003ff2:	f000 fa9d 	bl	8004530 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8003ff6:	f013 f93b 	bl	8017270 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8003ffa:	f000 fb1d 	bl	8004638 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8003ffe:	f00e fc17 	bl	8012830 <MX_FATFS_Init>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <main+0x3c>
    Error_Handler();
 8004008:	f000 fc8e 	bl	8004928 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 800400c:	f7fd fb80 	bl	8001710 <display_Setup>
	display_Boot();
 8004010:	f7fd fb84 	bl	800171c <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 8004014:	48c9      	ldr	r0, [pc, #804]	@ (800433c <main+0x36c>)
 8004016:	f7fe f971 	bl	80022fc <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 800401a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800401e:	f004 f9dd 	bl	80083dc <HAL_Delay>
	SD_Detect();
 8004022:	f003 fba7 	bl	8007774 <SD_Detect>
	SD_Log("System booting");
 8004026:	48c6      	ldr	r0, [pc, #792]	@ (8004340 <main+0x370>)
 8004028:	f003 fbac 	bl	8007784 <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 800402c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004030:	48c4      	ldr	r0, [pc, #784]	@ (8004344 <main+0x374>)
 8004032:	f006 fe5f 	bl	800acf4 <HAL_GPIO_ReadPin>
 8004036:	4603      	mov	r3, r0
 8004038:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 800403c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004040:	2b01      	cmp	r3, #1
 8004042:	d144      	bne.n	80040ce <main+0xfe>
		uint32_t heldTime = 0;
 8004044:	2300      	movs	r3, #0
 8004046:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 8004048:	48bf      	ldr	r0, [pc, #764]	@ (8004348 <main+0x378>)
 800404a:	f003 fb9b 	bl	8007784 <SD_Log>
		display_FactoryResetPage(0); // main
 800404e:	2000      	movs	r0, #0
 8004050:	f7fd ffa0 	bl	8001f94 <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8004054:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004058:	48ba      	ldr	r0, [pc, #744]	@ (8004344 <main+0x374>)
 800405a:	f006 fe4b 	bl	800acf4 <HAL_GPIO_ReadPin>
 800405e:	4603      	mov	r3, r0
 8004060:	2b01      	cmp	r3, #1
 8004062:	d128      	bne.n	80040b6 <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8004064:	2032      	movs	r0, #50	@ 0x32
 8004066:	f004 f9b9 	bl	80083dc <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 800406a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800406c:	3332      	adds	r3, #50	@ 0x32
 800406e:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8004070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004072:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004076:	4293      	cmp	r3, r2
 8004078:	d9ec      	bls.n	8004054 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 800407a:	f7fd fa2f 	bl	80014dc <automation_factory_reset>
 800407e:	4603      	mov	r3, r0
 8004080:	f083 0301 	eor.w	r3, r3, #1
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00a      	beq.n	80040a0 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 800408a:	2002      	movs	r0, #2
 800408c:	f7fd ff82 	bl	8001f94 <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8004090:	48ae      	ldr	r0, [pc, #696]	@ (800434c <main+0x37c>)
 8004092:	f003 fb77 	bl	8007784 <SD_Log>
						HAL_Delay(4000);
 8004096:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800409a:	f004 f99f 	bl	80083dc <HAL_Delay>

						// Continue with boot...
						break;
 800409e:	e014      	b.n	80040ca <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 80040a0:	2001      	movs	r0, #1
 80040a2:	f7fd ff77 	bl	8001f94 <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 80040a6:	48aa      	ldr	r0, [pc, #680]	@ (8004350 <main+0x380>)
 80040a8:	f003 fb6c 	bl	8007784 <SD_Log>
						HAL_Delay(4000);
 80040ac:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80040b0:	f004 f994 	bl	80083dc <HAL_Delay>

						// Continue with boot
						break;
 80040b4:	e009      	b.n	80040ca <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 80040b6:	2003      	movs	r0, #3
 80040b8:	f7fd ff6c 	bl	8001f94 <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 80040bc:	48a5      	ldr	r0, [pc, #660]	@ (8004354 <main+0x384>)
 80040be:	f003 fb61 	bl	8007784 <SD_Log>
				HAL_Delay(4000);
 80040c2:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80040c6:	f004 f989 	bl	80083dc <HAL_Delay>
				break;
			}

		}

		display_Boot();
 80040ca:	f7fd fb27 	bl	800171c <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80040ce:	2001      	movs	r0, #1
 80040d0:	f001 f906 	bl	80052e0 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 80040d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80040d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040dc:	f003 f828 	bl	8007130 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 80040e0:	4896      	ldr	r0, [pc, #600]	@ (800433c <main+0x36c>)
 80040e2:	f7fe f9d9 	bl	8002498 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 80040e6:	4a9c      	ldr	r2, [pc, #624]	@ (8004358 <main+0x388>)
 80040e8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80040ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80040f0:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 80040f4:	4a99      	ldr	r2, [pc, #612]	@ (800435c <main+0x38c>)
 80040f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80040fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80040fe:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8004102:	4a97      	ldr	r2, [pc, #604]	@ (8004360 <main+0x390>)
 8004104:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004108:	e892 0003 	ldmia.w	r2, {r0, r1}
 800410c:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8004110:	4a94      	ldr	r2, [pc, #592]	@ (8004364 <main+0x394>)
 8004112:	f107 0320 	add.w	r3, r7, #32
 8004116:	e892 0003 	ldmia.w	r2, {r0, r1}
 800411a:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 800411e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004122:	4619      	mov	r1, r3
 8004124:	4890      	ldr	r0, [pc, #576]	@ (8004368 <main+0x398>)
 8004126:	f7fe fc4d 	bl	80029c4 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 800412a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800412e:	4619      	mov	r1, r3
 8004130:	488d      	ldr	r0, [pc, #564]	@ (8004368 <main+0x398>)
 8004132:	f7fe fc47 	bl	80029c4 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8004136:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800413a:	4619      	mov	r1, r3
 800413c:	488a      	ldr	r0, [pc, #552]	@ (8004368 <main+0x398>)
 800413e:	f7fe fc41 	bl	80029c4 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8004142:	f107 0320 	add.w	r3, r7, #32
 8004146:	4619      	mov	r1, r3
 8004148:	4887      	ldr	r0, [pc, #540]	@ (8004368 <main+0x398>)
 800414a:	f7fe fc3b 	bl	80029c4 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800414e:	4a87      	ldr	r2, [pc, #540]	@ (800436c <main+0x39c>)
 8004150:	f107 0318 	add.w	r3, r7, #24
 8004154:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004158:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 800415c:	4a84      	ldr	r2, [pc, #528]	@ (8004370 <main+0x3a0>)
 800415e:	f107 0310 	add.w	r3, r7, #16
 8004162:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004166:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 800416a:	4a82      	ldr	r2, [pc, #520]	@ (8004374 <main+0x3a4>)
 800416c:	f107 0308 	add.w	r3, r7, #8
 8004170:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004174:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8004178:	4a7f      	ldr	r2, [pc, #508]	@ (8004378 <main+0x3a8>)
 800417a:	463b      	mov	r3, r7
 800417c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004180:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8004184:	f107 0318 	add.w	r3, r7, #24
 8004188:	4619      	mov	r1, r3
 800418a:	487c      	ldr	r0, [pc, #496]	@ (800437c <main+0x3ac>)
 800418c:	f7fe fcf8 	bl	8002b80 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8004190:	f107 0310 	add.w	r3, r7, #16
 8004194:	4619      	mov	r1, r3
 8004196:	4879      	ldr	r0, [pc, #484]	@ (800437c <main+0x3ac>)
 8004198:	f7fe fcf2 	bl	8002b80 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 800419c:	f107 0308 	add.w	r3, r7, #8
 80041a0:	4619      	mov	r1, r3
 80041a2:	4876      	ldr	r0, [pc, #472]	@ (800437c <main+0x3ac>)
 80041a4:	f7fe fcec 	bl	8002b80 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 80041a8:	463b      	mov	r3, r7
 80041aa:	4619      	mov	r1, r3
 80041ac:	4873      	ldr	r0, [pc, #460]	@ (800437c <main+0x3ac>)
 80041ae:	f7fe fce7 	bl	8002b80 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 80041b2:	2200      	movs	r2, #0
 80041b4:	2100      	movs	r1, #0
 80041b6:	4872      	ldr	r0, [pc, #456]	@ (8004380 <main+0x3b0>)
 80041b8:	f7fe fdca 	bl	8002d50 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 80041bc:	2200      	movs	r2, #0
 80041be:	2110      	movs	r1, #16
 80041c0:	486f      	ldr	r0, [pc, #444]	@ (8004380 <main+0x3b0>)
 80041c2:	f7fe fdc5 	bl	8002d50 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 80041c6:	2200      	movs	r2, #0
 80041c8:	496e      	ldr	r1, [pc, #440]	@ (8004384 <main+0x3b4>)
 80041ca:	486f      	ldr	r0, [pc, #444]	@ (8004388 <main+0x3b8>)
 80041cc:	f7ff f8e2 	bl	8003394 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 80041d0:	2200      	movs	r2, #0
 80041d2:	496e      	ldr	r1, [pc, #440]	@ (800438c <main+0x3bc>)
 80041d4:	486c      	ldr	r0, [pc, #432]	@ (8004388 <main+0x3b8>)
 80041d6:	f7ff f8dd 	bl	8003394 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 80041da:	2200      	movs	r2, #0
 80041dc:	496c      	ldr	r1, [pc, #432]	@ (8004390 <main+0x3c0>)
 80041de:	486a      	ldr	r0, [pc, #424]	@ (8004388 <main+0x3b8>)
 80041e0:	f7ff f8d8 	bl	8003394 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 80041e4:	2200      	movs	r2, #0
 80041e6:	496b      	ldr	r1, [pc, #428]	@ (8004394 <main+0x3c4>)
 80041e8:	4867      	ldr	r0, [pc, #412]	@ (8004388 <main+0x3b8>)
 80041ea:	f7ff f8d3 	bl	8003394 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 80041ee:	2200      	movs	r2, #0
 80041f0:	4952      	ldr	r1, [pc, #328]	@ (800433c <main+0x36c>)
 80041f2:	4869      	ldr	r0, [pc, #420]	@ (8004398 <main+0x3c8>)
 80041f4:	f7ff f8ce 	bl	8003394 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 80041f8:	2200      	movs	r2, #0
 80041fa:	4950      	ldr	r1, [pc, #320]	@ (800433c <main+0x36c>)
 80041fc:	4867      	ldr	r0, [pc, #412]	@ (800439c <main+0x3cc>)
 80041fe:	f7ff f8c9 	bl	8003394 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8004202:	f7fc ffdd 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8004206:	2201      	movs	r2, #1
 8004208:	2140      	movs	r1, #64	@ 0x40
 800420a:	4865      	ldr	r0, [pc, #404]	@ (80043a0 <main+0x3d0>)
 800420c:	f006 fd8a 	bl	800ad24 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004210:	203c      	movs	r0, #60	@ 0x3c
 8004212:	f004 f8e3 	bl	80083dc <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8004216:	2200      	movs	r2, #0
 8004218:	2140      	movs	r1, #64	@ 0x40
 800421a:	4861      	ldr	r0, [pc, #388]	@ (80043a0 <main+0x3d0>)
 800421c:	f006 fd82 	bl	800ad24 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004220:	203c      	movs	r0, #60	@ 0x3c
 8004222:	f004 f8db 	bl	80083dc <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8004226:	2201      	movs	r2, #1
 8004228:	2140      	movs	r1, #64	@ 0x40
 800422a:	485d      	ldr	r0, [pc, #372]	@ (80043a0 <main+0x3d0>)
 800422c:	f006 fd7a 	bl	800ad24 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004230:	203c      	movs	r0, #60	@ 0x3c
 8004232:	f004 f8d3 	bl	80083dc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8004236:	2200      	movs	r2, #0
 8004238:	2140      	movs	r1, #64	@ 0x40
 800423a:	4859      	ldr	r0, [pc, #356]	@ (80043a0 <main+0x3d0>)
 800423c:	f006 fd72 	bl	800ad24 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8004240:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8004244:	f004 f8ca 	bl	80083dc <HAL_Delay>

	SD_Log("System boot complete");
 8004248:	4856      	ldr	r0, [pc, #344]	@ (80043a4 <main+0x3d4>)
 800424a:	f003 fa9b 	bl	8007784 <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 800424e:	f7fd fa8f 	bl	8001770 <display_StatusPage>

	// TEST ONLY TODO
	emergencyStop_setInput(0, EMERGENCY_STOP_NC);
 8004252:	2101      	movs	r1, #1
 8004254:	2000      	movs	r0, #0
 8004256:	f7fe fd13 	bl	8002c80 <emergencyStop_setInput>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 800425a:	2300      	movs	r3, #0
 800425c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 8004260:	2300      	movs	r3, #0
 8004262:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 8004264:	2300      	movs	r3, #0
 8004266:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8004268:	f004 f8ac 	bl	80083c4 <HAL_GetTick>
 800426c:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 800426e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004270:	3301      	adds	r3, #1
 8004272:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* CHECK FOR EMERGENCY STOP BEGIN*/
	  if (emergencyStop_check()) {
 8004274:	f7fe fd2c 	bl	8002cd0 <emergencyStop_check>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d158      	bne.n	8004330 <main+0x360>
		  break; // Do not continue with main loop.
	  }
	  /* CHECK FOR EMERGENCY STOP END*/

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800427e:	f003 f86d 	bl	800735c <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8004282:	f003 f8bf 	bl	8007404 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8004286:	f7ff fb31 	bl	80038ec <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 800428a:	f001 f803 	bl	8005294 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 800428e:	f7fc ff9d 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8004292:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004296:	4842      	ldr	r0, [pc, #264]	@ (80043a0 <main+0x3d0>)
 8004298:	f006 fd2c 	bl	800acf4 <HAL_GPIO_ReadPin>
 800429c:	4603      	mov	r3, r0
 800429e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 80042a2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d113      	bne.n	80042d2 <main+0x302>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80042aa:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d116      	bne.n	80042e0 <main+0x310>
 80042b2:	f004 f887 	bl	80083c4 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b32      	cmp	r3, #50	@ 0x32
 80042be:	d90f      	bls.n	80042e0 <main+0x310>
			  display_BtnPress();
 80042c0:	f7fd ff34 	bl	800212c <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80042c4:	f004 f87e 	bl	80083c4 <HAL_GetTick>
 80042c8:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 80042ca:	2301      	movs	r3, #1
 80042cc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80042d0:	e006      	b.n	80042e0 <main+0x310>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 80042d2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d102      	bne.n	80042e0 <main+0x310>
		  btn1status = 0;
 80042da:	2300      	movs	r3, #0
 80042dc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 80042e0:	f004 f870 	bl	80083c4 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80042ee:	d205      	bcs.n	80042fc <main+0x32c>
 80042f0:	f004 f868 	bl	80083c4 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d906      	bls.n	800430a <main+0x33a>
		  lastTimeTick = HAL_GetTick();
 80042fc:	f004 f862 	bl	80083c4 <HAL_GetTick>
 8004300:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 8004302:	2300      	movs	r3, #0
 8004304:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 8004306:	f7fd fa33 	bl	8001770 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 800430a:	f004 f85b 	bl	80083c4 <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004318:	4293      	cmp	r3, r2
 800431a:	d805      	bhi.n	8004328 <main+0x358>
 800431c:	f004 f852 	bl	80083c4 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004324:	4293      	cmp	r3, r2
 8004326:	d9a2      	bls.n	800426e <main+0x29e>
		  display_setPage(0);
 8004328:	2000      	movs	r0, #0
 800432a:	f7fd ff19 	bl	8002160 <display_setPage>
  {
 800432e:	e79e      	b.n	800426e <main+0x29e>
		  break; // Do not continue with main loop.
 8004330:	bf00      	nop
 8004332:	2300      	movs	r3, #0

	  HAL_Delay(200);*/

  }
  /* USER CODE END 3 */
}
 8004334:	4618      	mov	r0, r3
 8004336:	3758      	adds	r7, #88	@ 0x58
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	2000119c 	.word	0x2000119c
 8004340:	0801abd0 	.word	0x0801abd0
 8004344:	48000400 	.word	0x48000400
 8004348:	0801abe0 	.word	0x0801abe0
 800434c:	0801ac00 	.word	0x0801ac00
 8004350:	0801ac18 	.word	0x0801ac18
 8004354:	0801ac34 	.word	0x0801ac34
 8004358:	0801ac6c 	.word	0x0801ac6c
 800435c:	0801ac74 	.word	0x0801ac74
 8004360:	0801ac7c 	.word	0x0801ac7c
 8004364:	0801ac84 	.word	0x0801ac84
 8004368:	08002b59 	.word	0x08002b59
 800436c:	0801ac8c 	.word	0x0801ac8c
 8004370:	0801ac94 	.word	0x0801ac94
 8004374:	0801ac9c 	.word	0x0801ac9c
 8004378:	0801aca4 	.word	0x0801aca4
 800437c:	08002c2d 	.word	0x08002c2d
 8004380:	08002f0d 	.word	0x08002f0d
 8004384:	04300002 	.word	0x04300002
 8004388:	08003495 	.word	0x08003495
 800438c:	08600004 	.word	0x08600004
 8004390:	2e300800 	.word	0x2e300800
 8004394:	3ac04000 	.word	0x3ac04000
 8004398:	080024d1 	.word	0x080024d1
 800439c:	08002511 	.word	0x08002511
 80043a0:	48000800 	.word	0x48000800
 80043a4:	0801ac54 	.word	0x0801ac54

080043a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b094      	sub	sp, #80	@ 0x50
 80043ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80043ae:	f107 0318 	add.w	r3, r7, #24
 80043b2:	2238      	movs	r2, #56	@ 0x38
 80043b4:	2100      	movs	r1, #0
 80043b6:	4618      	mov	r0, r3
 80043b8:	f014 fa31 	bl	801881e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80043bc:	1d3b      	adds	r3, r7, #4
 80043be:	2200      	movs	r2, #0
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	605a      	str	r2, [r3, #4]
 80043c4:	609a      	str	r2, [r3, #8]
 80043c6:	60da      	str	r2, [r3, #12]
 80043c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80043ca:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80043ce:	f009 f911 	bl	800d5f4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80043d2:	2302      	movs	r3, #2
 80043d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80043d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80043dc:	2340      	movs	r3, #64	@ 0x40
 80043de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043e0:	2302      	movs	r3, #2
 80043e2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80043e4:	2302      	movs	r3, #2
 80043e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80043e8:	2301      	movs	r3, #1
 80043ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80043ec:	230c      	movs	r3, #12
 80043ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80043f0:	2302      	movs	r3, #2
 80043f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80043f4:	2304      	movs	r3, #4
 80043f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80043f8:	2302      	movs	r3, #2
 80043fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80043fc:	f107 0318 	add.w	r3, r7, #24
 8004400:	4618      	mov	r0, r3
 8004402:	f009 f9ab 	bl	800d75c <HAL_RCC_OscConfig>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800440c:	f000 fa8c 	bl	8004928 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004410:	230f      	movs	r3, #15
 8004412:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004414:	2301      	movs	r3, #1
 8004416:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004418:	2300      	movs	r3, #0
 800441a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800441c:	2300      	movs	r3, #0
 800441e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004420:	2300      	movs	r3, #0
 8004422:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004424:	1d3b      	adds	r3, r7, #4
 8004426:	2100      	movs	r1, #0
 8004428:	4618      	mov	r0, r3
 800442a:	f009 fca9 	bl	800dd80 <HAL_RCC_ClockConfig>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d001      	beq.n	8004438 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004434:	f000 fa78 	bl	8004928 <Error_Handler>
  }
}
 8004438:	bf00      	nop
 800443a:	3750      	adds	r7, #80	@ 0x50
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b08c      	sub	sp, #48	@ 0x30
 8004444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004446:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800444a:	2200      	movs	r2, #0
 800444c:	601a      	str	r2, [r3, #0]
 800444e:	605a      	str	r2, [r3, #4]
 8004450:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004452:	1d3b      	adds	r3, r7, #4
 8004454:	2220      	movs	r2, #32
 8004456:	2100      	movs	r1, #0
 8004458:	4618      	mov	r0, r3
 800445a:	f014 f9e0 	bl	801881e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800445e:	4b32      	ldr	r3, [pc, #200]	@ (8004528 <MX_ADC1_Init+0xe8>)
 8004460:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004464:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004466:	4b30      	ldr	r3, [pc, #192]	@ (8004528 <MX_ADC1_Init+0xe8>)
 8004468:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800446c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800446e:	4b2e      	ldr	r3, [pc, #184]	@ (8004528 <MX_ADC1_Init+0xe8>)
 8004470:	2200      	movs	r2, #0
 8004472:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004474:	4b2c      	ldr	r3, [pc, #176]	@ (8004528 <MX_ADC1_Init+0xe8>)
 8004476:	2200      	movs	r2, #0
 8004478:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800447a:	4b2b      	ldr	r3, [pc, #172]	@ (8004528 <MX_ADC1_Init+0xe8>)
 800447c:	2200      	movs	r2, #0
 800447e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004480:	4b29      	ldr	r3, [pc, #164]	@ (8004528 <MX_ADC1_Init+0xe8>)
 8004482:	2200      	movs	r2, #0
 8004484:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004486:	4b28      	ldr	r3, [pc, #160]	@ (8004528 <MX_ADC1_Init+0xe8>)
 8004488:	2204      	movs	r2, #4
 800448a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800448c:	4b26      	ldr	r3, [pc, #152]	@ (8004528 <MX_ADC1_Init+0xe8>)
 800448e:	2200      	movs	r2, #0
 8004490:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004492:	4b25      	ldr	r3, [pc, #148]	@ (8004528 <MX_ADC1_Init+0xe8>)
 8004494:	2200      	movs	r2, #0
 8004496:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004498:	4b23      	ldr	r3, [pc, #140]	@ (8004528 <MX_ADC1_Init+0xe8>)
 800449a:	2201      	movs	r2, #1
 800449c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800449e:	4b22      	ldr	r3, [pc, #136]	@ (8004528 <MX_ADC1_Init+0xe8>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80044a6:	4b20      	ldr	r3, [pc, #128]	@ (8004528 <MX_ADC1_Init+0xe8>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80044ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004528 <MX_ADC1_Init+0xe8>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80044b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004528 <MX_ADC1_Init+0xe8>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80044ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004528 <MX_ADC1_Init+0xe8>)
 80044bc:	2200      	movs	r2, #0
 80044be:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80044c0:	4b19      	ldr	r3, [pc, #100]	@ (8004528 <MX_ADC1_Init+0xe8>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80044c8:	4817      	ldr	r0, [pc, #92]	@ (8004528 <MX_ADC1_Init+0xe8>)
 80044ca:	f004 fa23 	bl	8008914 <HAL_ADC_Init>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80044d4:	f000 fa28 	bl	8004928 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80044d8:	2300      	movs	r3, #0
 80044da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80044dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044e0:	4619      	mov	r1, r3
 80044e2:	4811      	ldr	r0, [pc, #68]	@ (8004528 <MX_ADC1_Init+0xe8>)
 80044e4:	f005 fb28 	bl	8009b38 <HAL_ADCEx_MultiModeConfigChannel>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80044ee:	f000 fa1b 	bl	8004928 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80044f2:	4b0e      	ldr	r3, [pc, #56]	@ (800452c <MX_ADC1_Init+0xec>)
 80044f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80044f6:	2306      	movs	r3, #6
 80044f8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80044fa:	2300      	movs	r3, #0
 80044fc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80044fe:	237f      	movs	r3, #127	@ 0x7f
 8004500:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004502:	2304      	movs	r3, #4
 8004504:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004506:	2300      	movs	r3, #0
 8004508:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800450a:	1d3b      	adds	r3, r7, #4
 800450c:	4619      	mov	r1, r3
 800450e:	4806      	ldr	r0, [pc, #24]	@ (8004528 <MX_ADC1_Init+0xe8>)
 8004510:	f004 fd5a 	bl	8008fc8 <HAL_ADC_ConfigChannel>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800451a:	f000 fa05 	bl	8004928 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800451e:	bf00      	nop
 8004520:	3730      	adds	r7, #48	@ 0x30
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	2000111c 	.word	0x2000111c
 800452c:	04300002 	.word	0x04300002

08004530 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b08c      	sub	sp, #48	@ 0x30
 8004534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8004536:	463b      	mov	r3, r7
 8004538:	2230      	movs	r2, #48	@ 0x30
 800453a:	2100      	movs	r1, #0
 800453c:	4618      	mov	r0, r3
 800453e:	f014 f96e 	bl	801881e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8004542:	4b1b      	ldr	r3, [pc, #108]	@ (80045b0 <MX_DAC1_Init+0x80>)
 8004544:	4a1b      	ldr	r2, [pc, #108]	@ (80045b4 <MX_DAC1_Init+0x84>)
 8004546:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004548:	4819      	ldr	r0, [pc, #100]	@ (80045b0 <MX_DAC1_Init+0x80>)
 800454a:	f005 fca8 	bl	8009e9e <HAL_DAC_Init>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004554:	f000 f9e8 	bl	8004928 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8004558:	2302      	movs	r3, #2
 800455a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800455c:	2300      	movs	r3, #0
 800455e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8004560:	2300      	movs	r3, #0
 8004562:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004564:	2300      	movs	r3, #0
 8004566:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004568:	2300      	movs	r3, #0
 800456a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800456c:	2300      	movs	r3, #0
 800456e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004570:	2300      	movs	r3, #0
 8004572:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8004574:	2301      	movs	r3, #1
 8004576:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004578:	2300      	movs	r3, #0
 800457a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800457c:	463b      	mov	r3, r7
 800457e:	2200      	movs	r2, #0
 8004580:	4619      	mov	r1, r3
 8004582:	480b      	ldr	r0, [pc, #44]	@ (80045b0 <MX_DAC1_Init+0x80>)
 8004584:	f005 fd48 	bl	800a018 <HAL_DAC_ConfigChannel>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800458e:	f000 f9cb 	bl	8004928 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004592:	463b      	mov	r3, r7
 8004594:	2210      	movs	r2, #16
 8004596:	4619      	mov	r1, r3
 8004598:	4805      	ldr	r0, [pc, #20]	@ (80045b0 <MX_DAC1_Init+0x80>)
 800459a:	f005 fd3d 	bl	800a018 <HAL_DAC_ConfigChannel>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80045a4:	f000 f9c0 	bl	8004928 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80045a8:	bf00      	nop
 80045aa:	3730      	adds	r7, #48	@ 0x30
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	20001188 	.word	0x20001188
 80045b4:	50000800 	.word	0x50000800

080045b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80045bc:	4b1b      	ldr	r3, [pc, #108]	@ (800462c <MX_I2C1_Init+0x74>)
 80045be:	4a1c      	ldr	r2, [pc, #112]	@ (8004630 <MX_I2C1_Init+0x78>)
 80045c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80045c2:	4b1a      	ldr	r3, [pc, #104]	@ (800462c <MX_I2C1_Init+0x74>)
 80045c4:	4a1b      	ldr	r2, [pc, #108]	@ (8004634 <MX_I2C1_Init+0x7c>)
 80045c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80045c8:	4b18      	ldr	r3, [pc, #96]	@ (800462c <MX_I2C1_Init+0x74>)
 80045ca:	2200      	movs	r2, #0
 80045cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045ce:	4b17      	ldr	r3, [pc, #92]	@ (800462c <MX_I2C1_Init+0x74>)
 80045d0:	2201      	movs	r2, #1
 80045d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80045d4:	4b15      	ldr	r3, [pc, #84]	@ (800462c <MX_I2C1_Init+0x74>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80045da:	4b14      	ldr	r3, [pc, #80]	@ (800462c <MX_I2C1_Init+0x74>)
 80045dc:	2200      	movs	r2, #0
 80045de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80045e0:	4b12      	ldr	r3, [pc, #72]	@ (800462c <MX_I2C1_Init+0x74>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80045e6:	4b11      	ldr	r3, [pc, #68]	@ (800462c <MX_I2C1_Init+0x74>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80045ec:	4b0f      	ldr	r3, [pc, #60]	@ (800462c <MX_I2C1_Init+0x74>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80045f2:	480e      	ldr	r0, [pc, #56]	@ (800462c <MX_I2C1_Init+0x74>)
 80045f4:	f006 fbae 	bl	800ad54 <HAL_I2C_Init>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80045fe:	f000 f993 	bl	8004928 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004602:	2100      	movs	r1, #0
 8004604:	4809      	ldr	r0, [pc, #36]	@ (800462c <MX_I2C1_Init+0x74>)
 8004606:	f007 fa5d 	bl	800bac4 <HAL_I2CEx_ConfigAnalogFilter>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004610:	f000 f98a 	bl	8004928 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004614:	2100      	movs	r1, #0
 8004616:	4805      	ldr	r0, [pc, #20]	@ (800462c <MX_I2C1_Init+0x74>)
 8004618:	f007 fa9f 	bl	800bb5a <HAL_I2CEx_ConfigDigitalFilter>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004622:	f000 f981 	bl	8004928 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004626:	bf00      	nop
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	2000119c 	.word	0x2000119c
 8004630:	40005400 	.word	0x40005400
 8004634:	00300617 	.word	0x00300617

08004638 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800463c:	4b1b      	ldr	r3, [pc, #108]	@ (80046ac <MX_SPI1_Init+0x74>)
 800463e:	4a1c      	ldr	r2, [pc, #112]	@ (80046b0 <MX_SPI1_Init+0x78>)
 8004640:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004642:	4b1a      	ldr	r3, [pc, #104]	@ (80046ac <MX_SPI1_Init+0x74>)
 8004644:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004648:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800464a:	4b18      	ldr	r3, [pc, #96]	@ (80046ac <MX_SPI1_Init+0x74>)
 800464c:	2200      	movs	r2, #0
 800464e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004650:	4b16      	ldr	r3, [pc, #88]	@ (80046ac <MX_SPI1_Init+0x74>)
 8004652:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004656:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004658:	4b14      	ldr	r3, [pc, #80]	@ (80046ac <MX_SPI1_Init+0x74>)
 800465a:	2200      	movs	r2, #0
 800465c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800465e:	4b13      	ldr	r3, [pc, #76]	@ (80046ac <MX_SPI1_Init+0x74>)
 8004660:	2200      	movs	r2, #0
 8004662:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004664:	4b11      	ldr	r3, [pc, #68]	@ (80046ac <MX_SPI1_Init+0x74>)
 8004666:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800466a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800466c:	4b0f      	ldr	r3, [pc, #60]	@ (80046ac <MX_SPI1_Init+0x74>)
 800466e:	2228      	movs	r2, #40	@ 0x28
 8004670:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004672:	4b0e      	ldr	r3, [pc, #56]	@ (80046ac <MX_SPI1_Init+0x74>)
 8004674:	2200      	movs	r2, #0
 8004676:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004678:	4b0c      	ldr	r3, [pc, #48]	@ (80046ac <MX_SPI1_Init+0x74>)
 800467a:	2200      	movs	r2, #0
 800467c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800467e:	4b0b      	ldr	r3, [pc, #44]	@ (80046ac <MX_SPI1_Init+0x74>)
 8004680:	2200      	movs	r2, #0
 8004682:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004684:	4b09      	ldr	r3, [pc, #36]	@ (80046ac <MX_SPI1_Init+0x74>)
 8004686:	2207      	movs	r2, #7
 8004688:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800468a:	4b08      	ldr	r3, [pc, #32]	@ (80046ac <MX_SPI1_Init+0x74>)
 800468c:	2200      	movs	r2, #0
 800468e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004690:	4b06      	ldr	r3, [pc, #24]	@ (80046ac <MX_SPI1_Init+0x74>)
 8004692:	2208      	movs	r2, #8
 8004694:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004696:	4805      	ldr	r0, [pc, #20]	@ (80046ac <MX_SPI1_Init+0x74>)
 8004698:	f009 ff7e 	bl	800e598 <HAL_SPI_Init>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80046a2:	f000 f941 	bl	8004928 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80046a6:	bf00      	nop
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	200011f0 	.word	0x200011f0
 80046b0:	40013000 	.word	0x40013000

080046b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80046b8:	4b23      	ldr	r3, [pc, #140]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046ba:	4a24      	ldr	r2, [pc, #144]	@ (800474c <MX_USART1_UART_Init+0x98>)
 80046bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80046be:	4b22      	ldr	r3, [pc, #136]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046c0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80046c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80046c6:	4b20      	ldr	r3, [pc, #128]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80046cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046d2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80046d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80046da:	4b1b      	ldr	r3, [pc, #108]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046dc:	220c      	movs	r2, #12
 80046de:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046e0:	4b19      	ldr	r3, [pc, #100]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80046e6:	4b18      	ldr	r3, [pc, #96]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80046ec:	4b16      	ldr	r3, [pc, #88]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80046f2:	4b15      	ldr	r3, [pc, #84]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80046f8:	4b13      	ldr	r3, [pc, #76]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80046fe:	4812      	ldr	r0, [pc, #72]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 8004700:	f00a fcee 	bl	800f0e0 <HAL_UART_Init>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800470a:	f000 f90d 	bl	8004928 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800470e:	2100      	movs	r1, #0
 8004710:	480d      	ldr	r0, [pc, #52]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 8004712:	f00c f8d6 	bl	80108c2 <HAL_UARTEx_SetTxFifoThreshold>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d001      	beq.n	8004720 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 800471c:	f000 f904 	bl	8004928 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004720:	2100      	movs	r1, #0
 8004722:	4809      	ldr	r0, [pc, #36]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 8004724:	f00c f90b 	bl	801093e <HAL_UARTEx_SetRxFifoThreshold>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800472e:	f000 f8fb 	bl	8004928 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004732:	4805      	ldr	r0, [pc, #20]	@ (8004748 <MX_USART1_UART_Init+0x94>)
 8004734:	f00c f88c 	bl	8010850 <HAL_UARTEx_DisableFifoMode>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800473e:	f000 f8f3 	bl	8004928 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004742:	bf00      	nop
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	20001254 	.word	0x20001254
 800474c:	40013800 	.word	0x40013800

08004750 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004756:	4b16      	ldr	r3, [pc, #88]	@ (80047b0 <MX_DMA_Init+0x60>)
 8004758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800475a:	4a15      	ldr	r2, [pc, #84]	@ (80047b0 <MX_DMA_Init+0x60>)
 800475c:	f043 0304 	orr.w	r3, r3, #4
 8004760:	6493      	str	r3, [r2, #72]	@ 0x48
 8004762:	4b13      	ldr	r3, [pc, #76]	@ (80047b0 <MX_DMA_Init+0x60>)
 8004764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004766:	f003 0304 	and.w	r3, r3, #4
 800476a:	607b      	str	r3, [r7, #4]
 800476c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800476e:	4b10      	ldr	r3, [pc, #64]	@ (80047b0 <MX_DMA_Init+0x60>)
 8004770:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004772:	4a0f      	ldr	r2, [pc, #60]	@ (80047b0 <MX_DMA_Init+0x60>)
 8004774:	f043 0301 	orr.w	r3, r3, #1
 8004778:	6493      	str	r3, [r2, #72]	@ 0x48
 800477a:	4b0d      	ldr	r3, [pc, #52]	@ (80047b0 <MX_DMA_Init+0x60>)
 800477c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	603b      	str	r3, [r7, #0]
 8004784:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004786:	2200      	movs	r2, #0
 8004788:	2100      	movs	r1, #0
 800478a:	200b      	movs	r0, #11
 800478c:	f005 fb53 	bl	8009e36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004790:	200b      	movs	r0, #11
 8004792:	f005 fb6a 	bl	8009e6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004796:	2200      	movs	r2, #0
 8004798:	2100      	movs	r1, #0
 800479a:	200c      	movs	r0, #12
 800479c:	f005 fb4b 	bl	8009e36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80047a0:	200c      	movs	r0, #12
 80047a2:	f005 fb62 	bl	8009e6a <HAL_NVIC_EnableIRQ>

}
 80047a6:	bf00      	nop
 80047a8:	3708      	adds	r7, #8
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	40021000 	.word	0x40021000

080047b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b088      	sub	sp, #32
 80047b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047ba:	f107 030c 	add.w	r3, r7, #12
 80047be:	2200      	movs	r2, #0
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	605a      	str	r2, [r3, #4]
 80047c4:	609a      	str	r2, [r3, #8]
 80047c6:	60da      	str	r2, [r3, #12]
 80047c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047ca:	4b54      	ldr	r3, [pc, #336]	@ (800491c <MX_GPIO_Init+0x168>)
 80047cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ce:	4a53      	ldr	r2, [pc, #332]	@ (800491c <MX_GPIO_Init+0x168>)
 80047d0:	f043 0304 	orr.w	r3, r3, #4
 80047d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047d6:	4b51      	ldr	r3, [pc, #324]	@ (800491c <MX_GPIO_Init+0x168>)
 80047d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047da:	f003 0304 	and.w	r3, r3, #4
 80047de:	60bb      	str	r3, [r7, #8]
 80047e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047e2:	4b4e      	ldr	r3, [pc, #312]	@ (800491c <MX_GPIO_Init+0x168>)
 80047e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047e6:	4a4d      	ldr	r2, [pc, #308]	@ (800491c <MX_GPIO_Init+0x168>)
 80047e8:	f043 0301 	orr.w	r3, r3, #1
 80047ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047ee:	4b4b      	ldr	r3, [pc, #300]	@ (800491c <MX_GPIO_Init+0x168>)
 80047f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	607b      	str	r3, [r7, #4]
 80047f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80047fa:	4b48      	ldr	r3, [pc, #288]	@ (800491c <MX_GPIO_Init+0x168>)
 80047fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047fe:	4a47      	ldr	r2, [pc, #284]	@ (800491c <MX_GPIO_Init+0x168>)
 8004800:	f043 0302 	orr.w	r3, r3, #2
 8004804:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004806:	4b45      	ldr	r3, [pc, #276]	@ (800491c <MX_GPIO_Init+0x168>)
 8004808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	603b      	str	r3, [r7, #0]
 8004810:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8004812:	2200      	movs	r2, #0
 8004814:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 8004818:	4841      	ldr	r0, [pc, #260]	@ (8004920 <MX_GPIO_Init+0x16c>)
 800481a:	f006 fa83 	bl	800ad24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 800481e:	2200      	movs	r2, #0
 8004820:	2107      	movs	r1, #7
 8004822:	4840      	ldr	r0, [pc, #256]	@ (8004924 <MX_GPIO_Init+0x170>)
 8004824:	f006 fa7e 	bl	800ad24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8004828:	2200      	movs	r2, #0
 800482a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800482e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004832:	f006 fa77 	bl	800ad24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8004836:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800483a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800483c:	2300      	movs	r3, #0
 800483e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004840:	2302      	movs	r3, #2
 8004842:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8004844:	f107 030c 	add.w	r3, r7, #12
 8004848:	4619      	mov	r1, r3
 800484a:	4835      	ldr	r0, [pc, #212]	@ (8004920 <MX_GPIO_Init+0x16c>)
 800484c:	f006 f8d0 	bl	800a9f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8004850:	230c      	movs	r3, #12
 8004852:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004854:	2300      	movs	r3, #0
 8004856:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004858:	2300      	movs	r3, #0
 800485a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800485c:	f107 030c 	add.w	r3, r7, #12
 8004860:	4619      	mov	r1, r3
 8004862:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004866:	f006 f8c3 	bl	800a9f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 800486a:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 800486e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004870:	2301      	movs	r3, #1
 8004872:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004874:	2300      	movs	r3, #0
 8004876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004878:	2300      	movs	r3, #0
 800487a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800487c:	f107 030c 	add.w	r3, r7, #12
 8004880:	4619      	mov	r1, r3
 8004882:	4827      	ldr	r0, [pc, #156]	@ (8004920 <MX_GPIO_Init+0x16c>)
 8004884:	f006 f8b4 	bl	800a9f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8004888:	2307      	movs	r3, #7
 800488a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800488c:	2301      	movs	r3, #1
 800488e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004890:	2300      	movs	r3, #0
 8004892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004894:	2300      	movs	r3, #0
 8004896:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004898:	f107 030c 	add.w	r3, r7, #12
 800489c:	4619      	mov	r1, r3
 800489e:	4821      	ldr	r0, [pc, #132]	@ (8004924 <MX_GPIO_Init+0x170>)
 80048a0:	f006 f8a6 	bl	800a9f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 80048a4:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80048a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048aa:	2300      	movs	r3, #0
 80048ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ae:	2300      	movs	r3, #0
 80048b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048b2:	f107 030c 	add.w	r3, r7, #12
 80048b6:	4619      	mov	r1, r3
 80048b8:	481a      	ldr	r0, [pc, #104]	@ (8004924 <MX_GPIO_Init+0x170>)
 80048ba:	f006 f899 	bl	800a9f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 80048be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80048c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048c4:	2301      	movs	r3, #1
 80048c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c8:	2300      	movs	r3, #0
 80048ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048cc:	2300      	movs	r3, #0
 80048ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 80048d0:	f107 030c 	add.w	r3, r7, #12
 80048d4:	4619      	mov	r1, r3
 80048d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80048da:	f006 f889 	bl	800a9f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 80048de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048e4:	2300      	movs	r3, #0
 80048e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048e8:	2301      	movs	r3, #1
 80048ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 80048ec:	f107 030c 	add.w	r3, r7, #12
 80048f0:	4619      	mov	r1, r3
 80048f2:	480b      	ldr	r0, [pc, #44]	@ (8004920 <MX_GPIO_Init+0x16c>)
 80048f4:	f006 f87c 	bl	800a9f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 80048f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80048fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048fe:	2300      	movs	r3, #0
 8004900:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004902:	2302      	movs	r3, #2
 8004904:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8004906:	f107 030c 	add.w	r3, r7, #12
 800490a:	4619      	mov	r1, r3
 800490c:	4805      	ldr	r0, [pc, #20]	@ (8004924 <MX_GPIO_Init+0x170>)
 800490e:	f006 f86f 	bl	800a9f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004912:	bf00      	nop
 8004914:	3720      	adds	r7, #32
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	40021000 	.word	0x40021000
 8004920:	48000800 	.word	0x48000800
 8004924:	48000400 	.word	0x48000400

08004928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800492c:	b672      	cpsid	i
}
 800492e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004930:	bf00      	nop
 8004932:	e7fd      	b.n	8004930 <Error_Handler+0x8>

08004934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800493a:	4b0f      	ldr	r3, [pc, #60]	@ (8004978 <HAL_MspInit+0x44>)
 800493c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800493e:	4a0e      	ldr	r2, [pc, #56]	@ (8004978 <HAL_MspInit+0x44>)
 8004940:	f043 0301 	orr.w	r3, r3, #1
 8004944:	6613      	str	r3, [r2, #96]	@ 0x60
 8004946:	4b0c      	ldr	r3, [pc, #48]	@ (8004978 <HAL_MspInit+0x44>)
 8004948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	607b      	str	r3, [r7, #4]
 8004950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004952:	4b09      	ldr	r3, [pc, #36]	@ (8004978 <HAL_MspInit+0x44>)
 8004954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004956:	4a08      	ldr	r2, [pc, #32]	@ (8004978 <HAL_MspInit+0x44>)
 8004958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800495c:	6593      	str	r3, [r2, #88]	@ 0x58
 800495e:	4b06      	ldr	r3, [pc, #24]	@ (8004978 <HAL_MspInit+0x44>)
 8004960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004966:	603b      	str	r3, [r7, #0]
 8004968:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800496a:	f008 fee7 	bl	800d73c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800496e:	bf00      	nop
 8004970:	3708      	adds	r7, #8
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	40021000 	.word	0x40021000

0800497c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b09c      	sub	sp, #112	@ 0x70
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004984:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004988:	2200      	movs	r2, #0
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	605a      	str	r2, [r3, #4]
 800498e:	609a      	str	r2, [r3, #8]
 8004990:	60da      	str	r2, [r3, #12]
 8004992:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004994:	f107 0318 	add.w	r3, r7, #24
 8004998:	2244      	movs	r2, #68	@ 0x44
 800499a:	2100      	movs	r1, #0
 800499c:	4618      	mov	r0, r3
 800499e:	f013 ff3e 	bl	801881e <memset>
  if(hadc->Instance==ADC1)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049aa:	d14d      	bne.n	8004a48 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80049ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049b0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80049b2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80049b6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049b8:	f107 0318 	add.w	r3, r7, #24
 80049bc:	4618      	mov	r0, r3
 80049be:	f009 fbfb 	bl	800e1b8 <HAL_RCCEx_PeriphCLKConfig>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d001      	beq.n	80049cc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80049c8:	f7ff ffae 	bl	8004928 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80049cc:	4b20      	ldr	r3, [pc, #128]	@ (8004a50 <HAL_ADC_MspInit+0xd4>)
 80049ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004a50 <HAL_ADC_MspInit+0xd4>)
 80049d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80049d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049d8:	4b1d      	ldr	r3, [pc, #116]	@ (8004a50 <HAL_ADC_MspInit+0xd4>)
 80049da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049e0:	617b      	str	r3, [r7, #20]
 80049e2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004a50 <HAL_ADC_MspInit+0xd4>)
 80049e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e8:	4a19      	ldr	r2, [pc, #100]	@ (8004a50 <HAL_ADC_MspInit+0xd4>)
 80049ea:	f043 0301 	orr.w	r3, r3, #1
 80049ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049f0:	4b17      	ldr	r3, [pc, #92]	@ (8004a50 <HAL_ADC_MspInit+0xd4>)
 80049f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f4:	f003 0301 	and.w	r3, r3, #1
 80049f8:	613b      	str	r3, [r7, #16]
 80049fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049fc:	4b14      	ldr	r3, [pc, #80]	@ (8004a50 <HAL_ADC_MspInit+0xd4>)
 80049fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a00:	4a13      	ldr	r2, [pc, #76]	@ (8004a50 <HAL_ADC_MspInit+0xd4>)
 8004a02:	f043 0302 	orr.w	r3, r3, #2
 8004a06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a08:	4b11      	ldr	r3, [pc, #68]	@ (8004a50 <HAL_ADC_MspInit+0xd4>)
 8004a0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a0c:	f003 0302 	and.w	r3, r3, #2
 8004a10:	60fb      	str	r3, [r7, #12]
 8004a12:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8004a14:	2303      	movs	r3, #3
 8004a16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a20:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004a24:	4619      	mov	r1, r3
 8004a26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a2a:	f005 ffe1 	bl	800a9f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8004a2e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004a32:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a34:	2303      	movs	r3, #3
 8004a36:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a3c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004a40:	4619      	mov	r1, r3
 8004a42:	4804      	ldr	r0, [pc, #16]	@ (8004a54 <HAL_ADC_MspInit+0xd8>)
 8004a44:	f005 ffd4 	bl	800a9f0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004a48:	bf00      	nop
 8004a4a:	3770      	adds	r7, #112	@ 0x70
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	40021000 	.word	0x40021000
 8004a54:	48000400 	.word	0x48000400

08004a58 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08a      	sub	sp, #40	@ 0x28
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a60:	f107 0314 	add.w	r3, r7, #20
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	609a      	str	r2, [r3, #8]
 8004a6c:	60da      	str	r2, [r3, #12]
 8004a6e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a15      	ldr	r2, [pc, #84]	@ (8004acc <HAL_DAC_MspInit+0x74>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d124      	bne.n	8004ac4 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004a7a:	4b15      	ldr	r3, [pc, #84]	@ (8004ad0 <HAL_DAC_MspInit+0x78>)
 8004a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a7e:	4a14      	ldr	r2, [pc, #80]	@ (8004ad0 <HAL_DAC_MspInit+0x78>)
 8004a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a86:	4b12      	ldr	r3, [pc, #72]	@ (8004ad0 <HAL_DAC_MspInit+0x78>)
 8004a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a8e:	613b      	str	r3, [r7, #16]
 8004a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a92:	4b0f      	ldr	r3, [pc, #60]	@ (8004ad0 <HAL_DAC_MspInit+0x78>)
 8004a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a96:	4a0e      	ldr	r2, [pc, #56]	@ (8004ad0 <HAL_DAC_MspInit+0x78>)
 8004a98:	f043 0301 	orr.w	r3, r3, #1
 8004a9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad0 <HAL_DAC_MspInit+0x78>)
 8004aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	60fb      	str	r3, [r7, #12]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8004aaa:	2330      	movs	r3, #48	@ 0x30
 8004aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ab6:	f107 0314 	add.w	r3, r7, #20
 8004aba:	4619      	mov	r1, r3
 8004abc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ac0:	f005 ff96 	bl	800a9f0 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8004ac4:	bf00      	nop
 8004ac6:	3728      	adds	r7, #40	@ 0x28
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	50000800 	.word	0x50000800
 8004ad0:	40021000 	.word	0x40021000

08004ad4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b09c      	sub	sp, #112	@ 0x70
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004adc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	605a      	str	r2, [r3, #4]
 8004ae6:	609a      	str	r2, [r3, #8]
 8004ae8:	60da      	str	r2, [r3, #12]
 8004aea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004aec:	f107 0318 	add.w	r3, r7, #24
 8004af0:	2244      	movs	r2, #68	@ 0x44
 8004af2:	2100      	movs	r1, #0
 8004af4:	4618      	mov	r0, r3
 8004af6:	f013 fe92 	bl	801881e <memset>
  if(hi2c->Instance==I2C1)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a2d      	ldr	r2, [pc, #180]	@ (8004bb4 <HAL_I2C_MspInit+0xe0>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d153      	bne.n	8004bac <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004b04:	2340      	movs	r3, #64	@ 0x40
 8004b06:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b0c:	f107 0318 	add.w	r3, r7, #24
 8004b10:	4618      	mov	r0, r3
 8004b12:	f009 fb51 	bl	800e1b8 <HAL_RCCEx_PeriphCLKConfig>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004b1c:	f7ff ff04 	bl	8004928 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b20:	4b25      	ldr	r3, [pc, #148]	@ (8004bb8 <HAL_I2C_MspInit+0xe4>)
 8004b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b24:	4a24      	ldr	r2, [pc, #144]	@ (8004bb8 <HAL_I2C_MspInit+0xe4>)
 8004b26:	f043 0301 	orr.w	r3, r3, #1
 8004b2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b2c:	4b22      	ldr	r3, [pc, #136]	@ (8004bb8 <HAL_I2C_MspInit+0xe4>)
 8004b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	617b      	str	r3, [r7, #20]
 8004b36:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b38:	4b1f      	ldr	r3, [pc, #124]	@ (8004bb8 <HAL_I2C_MspInit+0xe4>)
 8004b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8004bb8 <HAL_I2C_MspInit+0xe4>)
 8004b3e:	f043 0302 	orr.w	r3, r3, #2
 8004b42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b44:	4b1c      	ldr	r3, [pc, #112]	@ (8004bb8 <HAL_I2C_MspInit+0xe4>)
 8004b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	613b      	str	r3, [r7, #16]
 8004b4e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004b50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b54:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b56:	2312      	movs	r3, #18
 8004b58:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b62:	2304      	movs	r3, #4
 8004b64:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b66:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b70:	f005 ff3e 	bl	800a9f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004b74:	2380      	movs	r3, #128	@ 0x80
 8004b76:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b78:	2312      	movs	r3, #18
 8004b7a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b80:	2300      	movs	r3, #0
 8004b82:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b84:	2304      	movs	r3, #4
 8004b86:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b88:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	480b      	ldr	r0, [pc, #44]	@ (8004bbc <HAL_I2C_MspInit+0xe8>)
 8004b90:	f005 ff2e 	bl	800a9f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b94:	4b08      	ldr	r3, [pc, #32]	@ (8004bb8 <HAL_I2C_MspInit+0xe4>)
 8004b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b98:	4a07      	ldr	r2, [pc, #28]	@ (8004bb8 <HAL_I2C_MspInit+0xe4>)
 8004b9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ba0:	4b05      	ldr	r3, [pc, #20]	@ (8004bb8 <HAL_I2C_MspInit+0xe4>)
 8004ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ba8:	60fb      	str	r3, [r7, #12]
 8004baa:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004bac:	bf00      	nop
 8004bae:	3770      	adds	r7, #112	@ 0x70
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40005400 	.word	0x40005400
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	48000400 	.word	0x48000400

08004bc0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08a      	sub	sp, #40	@ 0x28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc8:	f107 0314 	add.w	r3, r7, #20
 8004bcc:	2200      	movs	r2, #0
 8004bce:	601a      	str	r2, [r3, #0]
 8004bd0:	605a      	str	r2, [r3, #4]
 8004bd2:	609a      	str	r2, [r3, #8]
 8004bd4:	60da      	str	r2, [r3, #12]
 8004bd6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a25      	ldr	r2, [pc, #148]	@ (8004c74 <HAL_SPI_MspInit+0xb4>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d144      	bne.n	8004c6c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004be2:	4b25      	ldr	r3, [pc, #148]	@ (8004c78 <HAL_SPI_MspInit+0xb8>)
 8004be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be6:	4a24      	ldr	r2, [pc, #144]	@ (8004c78 <HAL_SPI_MspInit+0xb8>)
 8004be8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004bec:	6613      	str	r3, [r2, #96]	@ 0x60
 8004bee:	4b22      	ldr	r3, [pc, #136]	@ (8004c78 <HAL_SPI_MspInit+0xb8>)
 8004bf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bf6:	613b      	str	r3, [r7, #16]
 8004bf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8004c78 <HAL_SPI_MspInit+0xb8>)
 8004bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bfe:	4a1e      	ldr	r2, [pc, #120]	@ (8004c78 <HAL_SPI_MspInit+0xb8>)
 8004c00:	f043 0301 	orr.w	r3, r3, #1
 8004c04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c06:	4b1c      	ldr	r3, [pc, #112]	@ (8004c78 <HAL_SPI_MspInit+0xb8>)
 8004c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c12:	4b19      	ldr	r3, [pc, #100]	@ (8004c78 <HAL_SPI_MspInit+0xb8>)
 8004c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c16:	4a18      	ldr	r2, [pc, #96]	@ (8004c78 <HAL_SPI_MspInit+0xb8>)
 8004c18:	f043 0302 	orr.w	r3, r3, #2
 8004c1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c1e:	4b16      	ldr	r3, [pc, #88]	@ (8004c78 <HAL_SPI_MspInit+0xb8>)
 8004c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	60bb      	str	r3, [r7, #8]
 8004c28:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004c2a:	23c0      	movs	r3, #192	@ 0xc0
 8004c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c2e:	2302      	movs	r3, #2
 8004c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c32:	2300      	movs	r3, #0
 8004c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c36:	2300      	movs	r3, #0
 8004c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004c3a:	2305      	movs	r3, #5
 8004c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c3e:	f107 0314 	add.w	r3, r7, #20
 8004c42:	4619      	mov	r1, r3
 8004c44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c48:	f005 fed2 	bl	800a9f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004c4c:	2308      	movs	r3, #8
 8004c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c50:	2302      	movs	r3, #2
 8004c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004c5c:	2305      	movs	r3, #5
 8004c5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c60:	f107 0314 	add.w	r3, r7, #20
 8004c64:	4619      	mov	r1, r3
 8004c66:	4805      	ldr	r0, [pc, #20]	@ (8004c7c <HAL_SPI_MspInit+0xbc>)
 8004c68:	f005 fec2 	bl	800a9f0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004c6c:	bf00      	nop
 8004c6e:	3728      	adds	r7, #40	@ 0x28
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}
 8004c74:	40013000 	.word	0x40013000
 8004c78:	40021000 	.word	0x40021000
 8004c7c:	48000400 	.word	0x48000400

08004c80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b09a      	sub	sp, #104	@ 0x68
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c88:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	605a      	str	r2, [r3, #4]
 8004c92:	609a      	str	r2, [r3, #8]
 8004c94:	60da      	str	r2, [r3, #12]
 8004c96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c98:	f107 0310 	add.w	r3, r7, #16
 8004c9c:	2244      	movs	r2, #68	@ 0x44
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f013 fdbc 	bl	801881e <memset>
  if(huart->Instance==USART1)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a4d      	ldr	r2, [pc, #308]	@ (8004de0 <HAL_UART_MspInit+0x160>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	f040 8093 	bne.w	8004dd8 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004cba:	f107 0310 	add.w	r3, r7, #16
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f009 fa7a 	bl	800e1b8 <HAL_RCCEx_PeriphCLKConfig>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d001      	beq.n	8004cce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004cca:	f7ff fe2d 	bl	8004928 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004cce:	4b45      	ldr	r3, [pc, #276]	@ (8004de4 <HAL_UART_MspInit+0x164>)
 8004cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd2:	4a44      	ldr	r2, [pc, #272]	@ (8004de4 <HAL_UART_MspInit+0x164>)
 8004cd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004cd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8004cda:	4b42      	ldr	r3, [pc, #264]	@ (8004de4 <HAL_UART_MspInit+0x164>)
 8004cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ce2:	60fb      	str	r3, [r7, #12]
 8004ce4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ce6:	4b3f      	ldr	r3, [pc, #252]	@ (8004de4 <HAL_UART_MspInit+0x164>)
 8004ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cea:	4a3e      	ldr	r2, [pc, #248]	@ (8004de4 <HAL_UART_MspInit+0x164>)
 8004cec:	f043 0301 	orr.w	r3, r3, #1
 8004cf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cf2:	4b3c      	ldr	r3, [pc, #240]	@ (8004de4 <HAL_UART_MspInit+0x164>)
 8004cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	60bb      	str	r3, [r7, #8]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8004cfe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004d02:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d04:	2302      	movs	r3, #2
 8004d06:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004d10:	2307      	movs	r3, #7
 8004d12:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004d18:	4619      	mov	r1, r3
 8004d1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d1e:	f005 fe67 	bl	800a9f0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8004d22:	4b31      	ldr	r3, [pc, #196]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d24:	4a31      	ldr	r2, [pc, #196]	@ (8004dec <HAL_UART_MspInit+0x16c>)
 8004d26:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004d28:	4b2f      	ldr	r3, [pc, #188]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d2a:	2218      	movs	r2, #24
 8004d2c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d2e:	4b2e      	ldr	r3, [pc, #184]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d30:	2200      	movs	r2, #0
 8004d32:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d34:	4b2c      	ldr	r3, [pc, #176]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d3a:	4b2b      	ldr	r3, [pc, #172]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d3c:	2280      	movs	r2, #128	@ 0x80
 8004d3e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d40:	4b29      	ldr	r3, [pc, #164]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d46:	4b28      	ldr	r3, [pc, #160]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004d4c:	4b26      	ldr	r3, [pc, #152]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d4e:	2200      	movs	r2, #0
 8004d50:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d52:	4b25      	ldr	r3, [pc, #148]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004d58:	4823      	ldr	r0, [pc, #140]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d5a:	f005 fb17 	bl	800a38c <HAL_DMA_Init>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8004d64:	f7ff fde0 	bl	8004928 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a1f      	ldr	r2, [pc, #124]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004d70:	4a1d      	ldr	r2, [pc, #116]	@ (8004de8 <HAL_UART_MspInit+0x168>)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004d76:	4b1e      	ldr	r3, [pc, #120]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004d78:	4a1e      	ldr	r2, [pc, #120]	@ (8004df4 <HAL_UART_MspInit+0x174>)
 8004d7a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004d7e:	2219      	movs	r2, #25
 8004d80:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d82:	4b1b      	ldr	r3, [pc, #108]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004d84:	2210      	movs	r2, #16
 8004d86:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d88:	4b19      	ldr	r3, [pc, #100]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d8e:	4b18      	ldr	r3, [pc, #96]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004d90:	2280      	movs	r2, #128	@ 0x80
 8004d92:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d94:	4b16      	ldr	r3, [pc, #88]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004d96:	2200      	movs	r2, #0
 8004d98:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d9a:	4b15      	ldr	r3, [pc, #84]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004da0:	4b13      	ldr	r3, [pc, #76]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004da6:	4b12      	ldr	r3, [pc, #72]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004dac:	4810      	ldr	r0, [pc, #64]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004dae:	f005 faed 	bl	800a38c <HAL_DMA_Init>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8004db8:	f7ff fdb6 	bl	8004928 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a0c      	ldr	r2, [pc, #48]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004dc0:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004dc2:	4a0b      	ldr	r2, [pc, #44]	@ (8004df0 <HAL_UART_MspInit+0x170>)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004dc8:	2200      	movs	r2, #0
 8004dca:	2100      	movs	r1, #0
 8004dcc:	2025      	movs	r0, #37	@ 0x25
 8004dce:	f005 f832 	bl	8009e36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004dd2:	2025      	movs	r0, #37	@ 0x25
 8004dd4:	f005 f849 	bl	8009e6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004dd8:	bf00      	nop
 8004dda:	3768      	adds	r7, #104	@ 0x68
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	40013800 	.word	0x40013800
 8004de4:	40021000 	.word	0x40021000
 8004de8:	200012e8 	.word	0x200012e8
 8004dec:	40020008 	.word	0x40020008
 8004df0:	20001348 	.word	0x20001348
 8004df4:	4002001c 	.word	0x4002001c

08004df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004dfc:	bf00      	nop
 8004dfe:	e7fd      	b.n	8004dfc <NMI_Handler+0x4>

08004e00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e00:	b480      	push	{r7}
 8004e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e04:	bf00      	nop
 8004e06:	e7fd      	b.n	8004e04 <HardFault_Handler+0x4>

08004e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e0c:	bf00      	nop
 8004e0e:	e7fd      	b.n	8004e0c <MemManage_Handler+0x4>

08004e10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e14:	bf00      	nop
 8004e16:	e7fd      	b.n	8004e14 <BusFault_Handler+0x4>

08004e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e1c:	bf00      	nop
 8004e1e:	e7fd      	b.n	8004e1c <UsageFault_Handler+0x4>

08004e20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e20:	b480      	push	{r7}
 8004e22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e24:	bf00      	nop
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e32:	bf00      	nop
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e40:	bf00      	nop
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e4e:	f003 faa7 	bl	80083a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e52:	bf00      	nop
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004e5c:	4802      	ldr	r0, [pc, #8]	@ (8004e68 <DMA1_Channel1_IRQHandler+0x10>)
 8004e5e:	f005 fc78 	bl	800a752 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004e62:	bf00      	nop
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	200012e8 	.word	0x200012e8

08004e6c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004e70:	4802      	ldr	r0, [pc, #8]	@ (8004e7c <DMA1_Channel2_IRQHandler+0x10>)
 8004e72:	f005 fc6e 	bl	800a752 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004e76:	bf00      	nop
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	20001348 	.word	0x20001348

08004e80 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004e84:	4802      	ldr	r0, [pc, #8]	@ (8004e90 <USB_LP_IRQHandler+0x10>)
 8004e86:	f006 ffa4 	bl	800bdd2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004e8a:	bf00      	nop
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	20003898 	.word	0x20003898

08004e94 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004e98:	480c      	ldr	r0, [pc, #48]	@ (8004ecc <USART1_IRQHandler+0x38>)
 8004e9a:	f00a f9f1 	bl	800f280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8004e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004ecc <USART1_IRQHandler+0x38>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69db      	ldr	r3, [r3, #28]
 8004ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ea8:	2b40      	cmp	r3, #64	@ 0x40
 8004eaa:	d10d      	bne.n	8004ec8 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8004eac:	4b07      	ldr	r3, [pc, #28]	@ (8004ecc <USART1_IRQHandler+0x38>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2240      	movs	r2, #64	@ 0x40
 8004eb2:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004eb4:	4b05      	ldr	r3, [pc, #20]	@ (8004ecc <USART1_IRQHandler+0x38>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	4b04      	ldr	r3, [pc, #16]	@ (8004ecc <USART1_IRQHandler+0x38>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ec2:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8004ec4:	f002 fa2c 	bl	8007320 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8004ec8:	bf00      	nop
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	20001254 	.word	0x20001254

08004ed0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0
  return 1;
 8004ed4:	2301      	movs	r3, #1
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <_kill>:

int _kill(int pid, int sig)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004eea:	f013 fceb 	bl	80188c4 <__errno>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2216      	movs	r2, #22
 8004ef2:	601a      	str	r2, [r3, #0]
  return -1;
 8004ef4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3708      	adds	r7, #8
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <_exit>:

void _exit (int status)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f08:	f04f 31ff 	mov.w	r1, #4294967295
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f7ff ffe7 	bl	8004ee0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f12:	bf00      	nop
 8004f14:	e7fd      	b.n	8004f12 <_exit+0x12>

08004f16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b086      	sub	sp, #24
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	60b9      	str	r1, [r7, #8]
 8004f20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f22:	2300      	movs	r3, #0
 8004f24:	617b      	str	r3, [r7, #20]
 8004f26:	e00a      	b.n	8004f3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f28:	f3af 8000 	nop.w
 8004f2c:	4601      	mov	r1, r0
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	1c5a      	adds	r2, r3, #1
 8004f32:	60ba      	str	r2, [r7, #8]
 8004f34:	b2ca      	uxtb	r2, r1
 8004f36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	617b      	str	r3, [r7, #20]
 8004f3e:	697a      	ldr	r2, [r7, #20]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	dbf0      	blt.n	8004f28 <_read+0x12>
  }

  return len;
 8004f46:	687b      	ldr	r3, [r7, #4]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3718      	adds	r7, #24
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	617b      	str	r3, [r7, #20]
 8004f60:	e009      	b.n	8004f76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	60ba      	str	r2, [r7, #8]
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	3301      	adds	r3, #1
 8004f74:	617b      	str	r3, [r7, #20]
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	dbf1      	blt.n	8004f62 <_write+0x12>
  }
  return len;
 8004f7e:	687b      	ldr	r3, [r7, #4]
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3718      	adds	r7, #24
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}

08004f88 <_close>:

int _close(int file)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fb0:	605a      	str	r2, [r3, #4]
  return 0;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <_isatty>:

int _isatty(int file)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004fc8:	2301      	movs	r3, #1
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	370c      	adds	r7, #12
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr

08004fd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b085      	sub	sp, #20
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	60f8      	str	r0, [r7, #12]
 8004fde:	60b9      	str	r1, [r7, #8]
 8004fe0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3714      	adds	r7, #20
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ff8:	4a14      	ldr	r2, [pc, #80]	@ (800504c <_sbrk+0x5c>)
 8004ffa:	4b15      	ldr	r3, [pc, #84]	@ (8005050 <_sbrk+0x60>)
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005004:	4b13      	ldr	r3, [pc, #76]	@ (8005054 <_sbrk+0x64>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d102      	bne.n	8005012 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800500c:	4b11      	ldr	r3, [pc, #68]	@ (8005054 <_sbrk+0x64>)
 800500e:	4a12      	ldr	r2, [pc, #72]	@ (8005058 <_sbrk+0x68>)
 8005010:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005012:	4b10      	ldr	r3, [pc, #64]	@ (8005054 <_sbrk+0x64>)
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4413      	add	r3, r2
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	429a      	cmp	r2, r3
 800501e:	d207      	bcs.n	8005030 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005020:	f013 fc50 	bl	80188c4 <__errno>
 8005024:	4603      	mov	r3, r0
 8005026:	220c      	movs	r2, #12
 8005028:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800502a:	f04f 33ff 	mov.w	r3, #4294967295
 800502e:	e009      	b.n	8005044 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005030:	4b08      	ldr	r3, [pc, #32]	@ (8005054 <_sbrk+0x64>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005036:	4b07      	ldr	r3, [pc, #28]	@ (8005054 <_sbrk+0x64>)
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4413      	add	r3, r2
 800503e:	4a05      	ldr	r2, [pc, #20]	@ (8005054 <_sbrk+0x64>)
 8005040:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005042:	68fb      	ldr	r3, [r7, #12]
}
 8005044:	4618      	mov	r0, r3
 8005046:	3718      	adds	r7, #24
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	20008000 	.word	0x20008000
 8005050:	00000400 	.word	0x00000400
 8005054:	200013a8 	.word	0x200013a8
 8005058:	20003ee0 	.word	0x20003ee0

0800505c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005060:	4b06      	ldr	r3, [pc, #24]	@ (800507c <SystemInit+0x20>)
 8005062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005066:	4a05      	ldr	r2, [pc, #20]	@ (800507c <SystemInit+0x20>)
 8005068:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800506c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005070:	bf00      	nop
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	e000ed00 	.word	0xe000ed00

08005080 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f7fb f919 	bl	80002c0 <strlen>
 800508e:	4603      	mov	r3, r0
 8005090:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8005092:	89fb      	ldrh	r3, [r7, #14]
 8005094:	4619      	mov	r1, r3
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f012 f9a8 	bl	80173ec <CDC_Transmit_FS>
}
 800509c:	bf00      	nop
 800509e:	3710      	adds	r7, #16
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b0a2      	sub	sp, #136	@ 0x88
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 80050ac:	f107 0008 	add.w	r0, r7, #8
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a06      	ldr	r2, [pc, #24]	@ (80050cc <usb_serial_println+0x28>)
 80050b4:	2180      	movs	r1, #128	@ 0x80
 80050b6:	f013 fafd 	bl	80186b4 <sniprintf>
	usb_serial_print(buffer);
 80050ba:	f107 0308 	add.w	r3, r7, #8
 80050be:	4618      	mov	r0, r3
 80050c0:	f7ff ffde 	bl	8005080 <usb_serial_print>
}
 80050c4:	bf00      	nop
 80050c6:	3788      	adds	r7, #136	@ 0x88
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	0801acac 	.word	0x0801acac

080050d0 <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	4603      	mov	r3, r0
 80050d8:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80050da:	79fb      	ldrb	r3, [r7, #7]
 80050dc:	2b03      	cmp	r3, #3
 80050de:	d813      	bhi.n	8005108 <get_function_code+0x38>
 80050e0:	a201      	add	r2, pc, #4	@ (adr r2, 80050e8 <get_function_code+0x18>)
 80050e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050e6:	bf00      	nop
 80050e8:	080050f9 	.word	0x080050f9
 80050ec:	080050fd 	.word	0x080050fd
 80050f0:	08005101 	.word	0x08005101
 80050f4:	08005105 	.word	0x08005105
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e006      	b.n	800510a <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 80050fc:	2302      	movs	r3, #2
 80050fe:	e004      	b.n	800510a <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 8005100:	2303      	movs	r3, #3
 8005102:	e002      	b.n	800510a <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 8005104:	2304      	movs	r3, #4
 8005106:	e000      	b.n	800510a <get_function_code+0x3a>
		default: return 0x00;
 8005108:	2300      	movs	r3, #0
	}
}
 800510a:	4618      	mov	r0, r3
 800510c:	370c      	adds	r7, #12
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop

08005118 <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	460b      	mov	r3, r1
 8005122:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8005124:	4b36      	ldr	r3, [pc, #216]	@ (8005200 <modbus_master_handle_frame+0xe8>)
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	f083 0301 	eor.w	r3, r3, #1
 800512c:	b2db      	uxtb	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d15a      	bne.n	80051e8 <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 8005132:	887b      	ldrh	r3, [r7, #2]
 8005134:	2b04      	cmp	r3, #4
 8005136:	d959      	bls.n	80051ec <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	785b      	ldrb	r3, [r3, #1]
 8005142:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8005144:	4b2e      	ldr	r3, [pc, #184]	@ (8005200 <modbus_master_handle_frame+0xe8>)
 8005146:	785b      	ldrb	r3, [r3, #1]
 8005148:	7bfa      	ldrb	r2, [r7, #15]
 800514a:	429a      	cmp	r2, r3
 800514c:	d150      	bne.n	80051f0 <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 800514e:	887b      	ldrh	r3, [r7, #2]
 8005150:	3b01      	subs	r3, #1
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	4413      	add	r3, r2
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	b21b      	sxth	r3, r3
 800515a:	021b      	lsls	r3, r3, #8
 800515c:	b21a      	sxth	r2, r3
 800515e:	887b      	ldrh	r3, [r7, #2]
 8005160:	3b02      	subs	r3, #2
 8005162:	6879      	ldr	r1, [r7, #4]
 8005164:	440b      	add	r3, r1
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	b21b      	sxth	r3, r3
 800516a:	4313      	orrs	r3, r2
 800516c:	b21b      	sxth	r3, r3
 800516e:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8005170:	887b      	ldrh	r3, [r7, #2]
 8005172:	3b02      	subs	r3, #2
 8005174:	b29b      	uxth	r3, r3
 8005176:	4619      	mov	r1, r3
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 fe93 	bl	8005ea4 <modbus_crc16>
 800517e:	4603      	mov	r3, r0
 8005180:	461a      	mov	r2, r3
 8005182:	89bb      	ldrh	r3, [r7, #12]
 8005184:	4293      	cmp	r3, r2
 8005186:	d135      	bne.n	80051f4 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8005188:	4b1d      	ldr	r3, [pc, #116]	@ (8005200 <modbus_master_handle_frame+0xe8>)
 800518a:	789b      	ldrb	r3, [r3, #2]
 800518c:	4618      	mov	r0, r3
 800518e:	f7ff ff9f 	bl	80050d0 <get_function_code>
 8005192:	4603      	mov	r3, r0
 8005194:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8005196:	7bba      	ldrb	r2, [r7, #14]
 8005198:	7afb      	ldrb	r3, [r7, #11]
 800519a:	429a      	cmp	r2, r3
 800519c:	d12c      	bne.n	80051f8 <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 800519e:	4b18      	ldr	r3, [pc, #96]	@ (8005200 <modbus_master_handle_frame+0xe8>)
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d103      	bne.n	80051ae <modbus_master_handle_frame+0x96>
		current_request.active = false;
 80051a6:	4b16      	ldr	r3, [pc, #88]	@ (8005200 <modbus_master_handle_frame+0xe8>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	701a      	strb	r2, [r3, #0]
		return;
 80051ac:	e025      	b.n	80051fa <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 80051ae:	887b      	ldrh	r3, [r7, #2]
 80051b0:	2b04      	cmp	r3, #4
 80051b2:	d915      	bls.n	80051e0 <modbus_master_handle_frame+0xc8>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	3302      	adds	r3, #2
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d910      	bls.n	80051e0 <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	3303      	adds	r3, #3
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	b21b      	sxth	r3, r3
 80051c6:	021b      	lsls	r3, r3, #8
 80051c8:	b21a      	sxth	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	3304      	adds	r3, #4
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	b21b      	sxth	r3, r3
 80051d2:	4313      	orrs	r3, r2
 80051d4:	b21b      	sxth	r3, r3
 80051d6:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 80051d8:	4b09      	ldr	r3, [pc, #36]	@ (8005200 <modbus_master_handle_frame+0xe8>)
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	893a      	ldrh	r2, [r7, #8]
 80051de:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 80051e0:	4b07      	ldr	r3, [pc, #28]	@ (8005200 <modbus_master_handle_frame+0xe8>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	701a      	strb	r2, [r3, #0]
 80051e6:	e008      	b.n	80051fa <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 80051e8:	bf00      	nop
 80051ea:	e006      	b.n	80051fa <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 80051ec:	bf00      	nop
 80051ee:	e004      	b.n	80051fa <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 80051f0:	bf00      	nop
 80051f2:	e002      	b.n	80051fa <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 80051f4:	bf00      	nop
 80051f6:	e000      	b.n	80051fa <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 80051f8:	bf00      	nop
}
 80051fa:	3710      	adds	r7, #16
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	200013ac 	.word	0x200013ac

08005204 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b086      	sub	sp, #24
 8005208:	af00      	add	r7, sp, #0
 800520a:	603b      	str	r3, [r7, #0]
 800520c:	4603      	mov	r3, r0
 800520e:	71fb      	strb	r3, [r7, #7]
 8005210:	460b      	mov	r3, r1
 8005212:	71bb      	strb	r3, [r7, #6]
 8005214:	4613      	mov	r3, r2
 8005216:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 8005218:	4b1d      	ldr	r3, [pc, #116]	@ (8005290 <modbus_master_request_read+0x8c>)
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <modbus_master_request_read+0x20>
 8005220:	2300      	movs	r3, #0
 8005222:	e030      	b.n	8005286 <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8005224:	79bb      	ldrb	r3, [r7, #6]
 8005226:	4618      	mov	r0, r3
 8005228:	f7ff ff52 	bl	80050d0 <get_function_code>
 800522c:	4603      	mov	r3, r0
 800522e:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 8005230:	79fb      	ldrb	r3, [r7, #7]
 8005232:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8005234:	7dfb      	ldrb	r3, [r7, #23]
 8005236:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 8005238:	88bb      	ldrh	r3, [r7, #4]
 800523a:	0a1b      	lsrs	r3, r3, #8
 800523c:	b29b      	uxth	r3, r3
 800523e:	b2db      	uxtb	r3, r3
 8005240:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 8005242:	88bb      	ldrh	r3, [r7, #4]
 8005244:	b2db      	uxtb	r3, r3
 8005246:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8005248:	2300      	movs	r3, #0
 800524a:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 800524c:	2301      	movs	r3, #1
 800524e:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8005250:	f107 030c 	add.w	r3, r7, #12
 8005254:	2108      	movs	r1, #8
 8005256:	4618      	mov	r0, r3
 8005258:	f000 fe62 	bl	8005f20 <modbus_send_response>

	current_request.active = true;
 800525c:	4b0c      	ldr	r3, [pc, #48]	@ (8005290 <modbus_master_request_read+0x8c>)
 800525e:	2201      	movs	r2, #1
 8005260:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 8005262:	4a0b      	ldr	r2, [pc, #44]	@ (8005290 <modbus_master_request_read+0x8c>)
 8005264:	79fb      	ldrb	r3, [r7, #7]
 8005266:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8005268:	4a09      	ldr	r2, [pc, #36]	@ (8005290 <modbus_master_request_read+0x8c>)
 800526a:	79bb      	ldrb	r3, [r7, #6]
 800526c:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 800526e:	4a08      	ldr	r2, [pc, #32]	@ (8005290 <modbus_master_request_read+0x8c>)
 8005270:	88bb      	ldrh	r3, [r7, #4]
 8005272:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8005274:	4a06      	ldr	r2, [pc, #24]	@ (8005290 <modbus_master_request_read+0x8c>)
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 800527a:	f000 fea7 	bl	8005fcc <get_ms>
 800527e:	4603      	mov	r3, r0
 8005280:	4a03      	ldr	r2, [pc, #12]	@ (8005290 <modbus_master_request_read+0x8c>)
 8005282:	6093      	str	r3, [r2, #8]

	return true;
 8005284:	2301      	movs	r3, #1
}
 8005286:	4618      	mov	r0, r3
 8005288:	3718      	adds	r7, #24
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	200013ac 	.word	0x200013ac

08005294 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 800529a:	f000 fe97 	bl	8005fcc <get_ms>
 800529e:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 80052a0:	4b08      	ldr	r3, [pc, #32]	@ (80052c4 <modbus_master_poll_timeout+0x30>)
 80052a2:	781b      	ldrb	r3, [r3, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d008      	beq.n	80052ba <modbus_master_poll_timeout+0x26>
 80052a8:	4b06      	ldr	r3, [pc, #24]	@ (80052c4 <modbus_master_poll_timeout+0x30>)
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2bc8      	cmp	r3, #200	@ 0xc8
 80052b2:	d902      	bls.n	80052ba <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 80052b4:	4b03      	ldr	r3, [pc, #12]	@ (80052c4 <modbus_master_poll_timeout+0x30>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	701a      	strb	r2, [r3, #0]
	}
}
 80052ba:	bf00      	nop
 80052bc:	3708      	adds	r7, #8
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	200013ac 	.word	0x200013ac

080052c8 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
	return current_request.active;
 80052cc:	4b03      	ldr	r3, [pc, #12]	@ (80052dc <modbus_master_is_busy+0x14>)
 80052ce:	781b      	ldrb	r3, [r3, #0]
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	200013ac 	.word	0x200013ac

080052e0 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	4603      	mov	r3, r0
 80052e8:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80052ea:	4a04      	ldr	r2, [pc, #16]	@ (80052fc <modbus_Setup+0x1c>)
 80052ec:	79fb      	ldrb	r3, [r7, #7]
 80052ee:	7013      	strb	r3, [r2, #0]
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr
 80052fc:	200013bc 	.word	0x200013bc

08005300 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 8005300:	b580      	push	{r7, lr}
 8005302:	b0e0      	sub	sp, #384	@ 0x180
 8005304:	af00      	add	r7, sp, #0
 8005306:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800530a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800530e:	6018      	str	r0, [r3, #0]
 8005310:	460a      	mov	r2, r1
 8005312:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005316:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800531a:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 800531c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005320:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	2b05      	cmp	r3, #5
 8005328:	f240 85a5 	bls.w	8005e76 <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 800532c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005330:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	781b      	ldrb	r3, [r3, #0]
 8005338:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 800533c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005340:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	785b      	ldrb	r3, [r3, #1]
 8005348:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 800534c:	4bcb      	ldr	r3, [pc, #812]	@ (800567c <modbus_slave_handle_frame+0x37c>)
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8005354:	429a      	cmp	r2, r3
 8005356:	f040 8590 	bne.w	8005e7a <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 800535a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800535e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005362:	881b      	ldrh	r3, [r3, #0]
 8005364:	3b01      	subs	r3, #1
 8005366:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800536a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800536e:	6812      	ldr	r2, [r2, #0]
 8005370:	4413      	add	r3, r2
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	b21b      	sxth	r3, r3
 8005376:	021b      	lsls	r3, r3, #8
 8005378:	b21a      	sxth	r2, r3
 800537a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800537e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005382:	881b      	ldrh	r3, [r3, #0]
 8005384:	3b02      	subs	r3, #2
 8005386:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800538a:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 800538e:	6809      	ldr	r1, [r1, #0]
 8005390:	440b      	add	r3, r1
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	b21b      	sxth	r3, r3
 8005396:	4313      	orrs	r3, r2
 8005398:	b21b      	sxth	r3, r3
 800539a:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 800539e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053a2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80053a6:	881b      	ldrh	r3, [r3, #0]
 80053a8:	3b02      	subs	r3, #2
 80053aa:	b29a      	uxth	r2, r3
 80053ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80053b4:	4611      	mov	r1, r2
 80053b6:	6818      	ldr	r0, [r3, #0]
 80053b8:	f000 fd74 	bl	8005ea4 <modbus_crc16>
 80053bc:	4603      	mov	r3, r0
 80053be:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80053c2:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80053c6:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80053ca:	429a      	cmp	r2, r3
 80053cc:	f040 8557 	bne.w	8005e7e <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80053d0:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80053d4:	3b01      	subs	r3, #1
 80053d6:	2b0f      	cmp	r3, #15
 80053d8:	f200 853f 	bhi.w	8005e5a <modbus_slave_handle_frame+0xb5a>
 80053dc:	a201      	add	r2, pc, #4	@ (adr r2, 80053e4 <modbus_slave_handle_frame+0xe4>)
 80053de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e2:	bf00      	nop
 80053e4:	08005425 	.word	0x08005425
 80053e8:	080055cd 	.word	0x080055cd
 80053ec:	08005781 	.word	0x08005781
 80053f0:	080058eb 	.word	0x080058eb
 80053f4:	08005a61 	.word	0x08005a61
 80053f8:	08005b0d 	.word	0x08005b0d
 80053fc:	08005e5b 	.word	0x08005e5b
 8005400:	08005e5b 	.word	0x08005e5b
 8005404:	08005e5b 	.word	0x08005e5b
 8005408:	08005e5b 	.word	0x08005e5b
 800540c:	08005e5b 	.word	0x08005e5b
 8005410:	08005e5b 	.word	0x08005e5b
 8005414:	08005e5b 	.word	0x08005e5b
 8005418:	08005e5b 	.word	0x08005e5b
 800541c:	08005ba5 	.word	0x08005ba5
 8005420:	08005d19 	.word	0x08005d19
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005424:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005428:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3302      	adds	r3, #2
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	b21b      	sxth	r3, r3
 8005434:	021b      	lsls	r3, r3, #8
 8005436:	b21a      	sxth	r2, r3
 8005438:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800543c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	3303      	adds	r3, #3
 8005444:	781b      	ldrb	r3, [r3, #0]
 8005446:	b21b      	sxth	r3, r3
 8005448:	4313      	orrs	r3, r2
 800544a:	b21b      	sxth	r3, r3
 800544c:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005450:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005454:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	3304      	adds	r3, #4
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	b21b      	sxth	r3, r3
 8005460:	021b      	lsls	r3, r3, #8
 8005462:	b21a      	sxth	r2, r3
 8005464:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005468:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	3305      	adds	r3, #5
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	b21b      	sxth	r3, r3
 8005474:	4313      	orrs	r3, r2
 8005476:	b21b      	sxth	r3, r3
 8005478:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 800547c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005480:	2b00      	cmp	r3, #0
 8005482:	d003      	beq.n	800548c <modbus_slave_handle_frame+0x18c>
 8005484:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005488:	2b20      	cmp	r3, #32
 800548a:	d909      	bls.n	80054a0 <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800548c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005490:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005494:	2203      	movs	r2, #3
 8005496:	4618      	mov	r0, r3
 8005498:	f000 fd6c 	bl	8005f74 <modbus_send_exception>
				return;
 800549c:	f000 bcf0 	b.w	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80054a0:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80054a4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80054a8:	4413      	add	r3, r2
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	3b01      	subs	r3, #1
 80054ae:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80054b2:	4b73      	ldr	r3, [pc, #460]	@ (8005680 <modbus_slave_handle_frame+0x380>)
 80054b4:	881b      	ldrh	r3, [r3, #0]
 80054b6:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d309      	bcc.n	80054d2 <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80054be:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80054c2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80054c6:	2202      	movs	r2, #2
 80054c8:	4618      	mov	r0, r3
 80054ca:	f000 fd53 	bl	8005f74 <modbus_send_exception>
				return;
 80054ce:	f000 bcd7 	b.w	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80054d2:	4b6a      	ldr	r3, [pc, #424]	@ (800567c <modbus_slave_handle_frame+0x37c>)
 80054d4:	781a      	ldrb	r2, [r3, #0]
 80054d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054da:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80054de:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80054e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054e4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80054e8:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80054ec:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 80054ee:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80054f2:	3307      	adds	r3, #7
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	da00      	bge.n	80054fa <modbus_slave_handle_frame+0x1fa>
 80054f8:	3307      	adds	r3, #7
 80054fa:	10db      	asrs	r3, r3, #3
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005502:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005506:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005508:	2303      	movs	r3, #3
 800550a:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800550e:	2300      	movs	r3, #0
 8005510:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8005514:	2300      	movs	r3, #0
 8005516:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 800551a:	2300      	movs	r3, #0
 800551c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005520:	e044      	b.n	80055ac <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8005522:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005526:	4618      	mov	r0, r3
 8005528:	f7fd faa0 	bl	8002a6c <io_coil_read>
 800552c:	4603      	mov	r3, r0
 800552e:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8005532:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8005536:	2b01      	cmp	r3, #1
 8005538:	d10b      	bne.n	8005552 <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800553a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800553e:	2201      	movs	r2, #1
 8005540:	fa02 f303 	lsl.w	r3, r2, r3
 8005544:	b25a      	sxtb	r2, r3
 8005546:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 800554a:	4313      	orrs	r3, r2
 800554c:	b25b      	sxtb	r3, r3
 800554e:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8005552:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005556:	3301      	adds	r3, #1
 8005558:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 800555c:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005560:	2b08      	cmp	r3, #8
 8005562:	d006      	beq.n	8005572 <modbus_slave_handle_frame+0x272>
 8005564:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005568:	3b01      	subs	r3, #1
 800556a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800556e:	429a      	cmp	r2, r3
 8005570:	d112      	bne.n	8005598 <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005572:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005576:	1c5a      	adds	r2, r3, #1
 8005578:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 800557c:	4619      	mov	r1, r3
 800557e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005582:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005586:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800558a:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800558c:	2300      	movs	r3, #0
 800558e:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8005592:	2300      	movs	r3, #0
 8005594:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8005598:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800559c:	3301      	adds	r3, #1
 800559e:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80055a2:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80055a6:	3301      	adds	r3, #1
 80055a8:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80055ac:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80055b0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80055b4:	429a      	cmp	r2, r3
 80055b6:	dbb4      	blt.n	8005522 <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 80055b8:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80055bc:	f107 030c 	add.w	r3, r7, #12
 80055c0:	4611      	mov	r1, r2
 80055c2:	4618      	mov	r0, r3
 80055c4:	f000 fcac 	bl	8005f20 <modbus_send_response>
 80055c8:	f000 bc5a 	b.w	8005e80 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80055cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	3302      	adds	r3, #2
 80055d8:	781b      	ldrb	r3, [r3, #0]
 80055da:	b21b      	sxth	r3, r3
 80055dc:	021b      	lsls	r3, r3, #8
 80055de:	b21a      	sxth	r2, r3
 80055e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055e4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	3303      	adds	r3, #3
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	b21b      	sxth	r3, r3
 80055f0:	4313      	orrs	r3, r2
 80055f2:	b21b      	sxth	r3, r3
 80055f4:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 80055f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3304      	adds	r3, #4
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	b21b      	sxth	r3, r3
 8005608:	021b      	lsls	r3, r3, #8
 800560a:	b21a      	sxth	r2, r3
 800560c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005610:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3305      	adds	r3, #5
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	b21b      	sxth	r3, r3
 800561c:	4313      	orrs	r3, r2
 800561e:	b21b      	sxth	r3, r3
 8005620:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8005624:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <modbus_slave_handle_frame+0x334>
 800562c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005630:	2b04      	cmp	r3, #4
 8005632:	d909      	bls.n	8005648 <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005634:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005638:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800563c:	2203      	movs	r2, #3
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fc98 	bl	8005f74 <modbus_send_exception>
				return;
 8005644:	f000 bc1c 	b.w	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8005648:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 800564c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005650:	4413      	add	r3, r2
 8005652:	b29b      	uxth	r3, r3
 8005654:	3b01      	subs	r3, #1
 8005656:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 800565a:	4b0a      	ldr	r3, [pc, #40]	@ (8005684 <modbus_slave_handle_frame+0x384>)
 800565c:	881b      	ldrh	r3, [r3, #0]
 800565e:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8005662:	429a      	cmp	r2, r3
 8005664:	d310      	bcc.n	8005688 <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005666:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800566a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800566e:	2202      	movs	r2, #2
 8005670:	4618      	mov	r0, r3
 8005672:	f000 fc7f 	bl	8005f74 <modbus_send_exception>
				return;
 8005676:	f000 bc03 	b.w	8005e80 <modbus_slave_handle_frame+0xb80>
 800567a:	bf00      	nop
 800567c:	200013bc 	.word	0x200013bc
 8005680:	20000c28 	.word	0x20000c28
 8005684:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005688:	4bc3      	ldr	r3, [pc, #780]	@ (8005998 <modbus_slave_handle_frame+0x698>)
 800568a:	781a      	ldrb	r2, [r3, #0]
 800568c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005690:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005694:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005696:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800569a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800569e:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80056a2:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80056a4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80056a8:	3307      	adds	r3, #7
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	da00      	bge.n	80056b0 <modbus_slave_handle_frame+0x3b0>
 80056ae:	3307      	adds	r3, #7
 80056b0:	10db      	asrs	r3, r3, #3
 80056b2:	b2da      	uxtb	r2, r3
 80056b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056b8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80056bc:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80056be:	2303      	movs	r3, #3
 80056c0:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80056c4:	2300      	movs	r3, #0
 80056c6:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80056ca:	2300      	movs	r3, #0
 80056cc:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80056d0:	2300      	movs	r3, #0
 80056d2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80056d6:	e044      	b.n	8005762 <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 80056d8:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80056dc:	4618      	mov	r0, r3
 80056de:	f7fd fa85 	bl	8002bec <io_discrete_in_read>
 80056e2:	4603      	mov	r3, r0
 80056e4:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 80056e8:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d10b      	bne.n	8005708 <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80056f0:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80056f4:	2201      	movs	r2, #1
 80056f6:	fa02 f303 	lsl.w	r3, r2, r3
 80056fa:	b25a      	sxtb	r2, r3
 80056fc:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8005700:	4313      	orrs	r3, r2
 8005702:	b25b      	sxtb	r3, r3
 8005704:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8005708:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800570c:	3301      	adds	r3, #1
 800570e:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8005712:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005716:	2b08      	cmp	r3, #8
 8005718:	d006      	beq.n	8005728 <modbus_slave_handle_frame+0x428>
 800571a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800571e:	3b01      	subs	r3, #1
 8005720:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005724:	429a      	cmp	r2, r3
 8005726:	d112      	bne.n	800574e <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005728:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 800572c:	1c5a      	adds	r2, r3, #1
 800572e:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8005732:	4619      	mov	r1, r3
 8005734:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005738:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800573c:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8005740:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005742:	2300      	movs	r3, #0
 8005744:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8005748:	2300      	movs	r3, #0
 800574a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 800574e:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005752:	3301      	adds	r3, #1
 8005754:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8005758:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800575c:	3301      	adds	r3, #1
 800575e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005762:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005766:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800576a:	429a      	cmp	r2, r3
 800576c:	dbb4      	blt.n	80056d8 <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 800576e:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005772:	f107 030c 	add.w	r3, r7, #12
 8005776:	4611      	mov	r1, r2
 8005778:	4618      	mov	r0, r3
 800577a:	f000 fbd1 	bl	8005f20 <modbus_send_response>
 800577e:	e37f      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8005780:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005784:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3302      	adds	r3, #2
 800578c:	781b      	ldrb	r3, [r3, #0]
 800578e:	b21b      	sxth	r3, r3
 8005790:	021b      	lsls	r3, r3, #8
 8005792:	b21a      	sxth	r2, r3
 8005794:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005798:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	3303      	adds	r3, #3
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	b21b      	sxth	r3, r3
 80057a4:	4313      	orrs	r3, r2
 80057a6:	b21b      	sxth	r3, r3
 80057a8:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80057ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	3304      	adds	r3, #4
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	021b      	lsls	r3, r3, #8
 80057be:	b21a      	sxth	r2, r3
 80057c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	3305      	adds	r3, #5
 80057cc:	781b      	ldrb	r3, [r3, #0]
 80057ce:	b21b      	sxth	r3, r3
 80057d0:	4313      	orrs	r3, r2
 80057d2:	b21b      	sxth	r3, r3
 80057d4:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 80057d8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d005      	beq.n	80057ec <modbus_slave_handle_frame+0x4ec>
 80057e0:	4b6e      	ldr	r3, [pc, #440]	@ (800599c <modbus_slave_handle_frame+0x69c>)
 80057e2:	881b      	ldrh	r3, [r3, #0]
 80057e4:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d908      	bls.n	80057fe <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80057ec:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80057f0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80057f4:	2203      	movs	r2, #3
 80057f6:	4618      	mov	r0, r3
 80057f8:	f000 fbbc 	bl	8005f74 <modbus_send_exception>
				return;
 80057fc:	e340      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80057fe:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8005802:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005806:	4413      	add	r3, r2
 8005808:	b29b      	uxth	r3, r3
 800580a:	3b01      	subs	r3, #1
 800580c:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8005810:	4b62      	ldr	r3, [pc, #392]	@ (800599c <modbus_slave_handle_frame+0x69c>)
 8005812:	881b      	ldrh	r3, [r3, #0]
 8005814:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8005818:	429a      	cmp	r2, r3
 800581a:	d308      	bcc.n	800582e <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800581c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005820:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005824:	2202      	movs	r2, #2
 8005826:	4618      	mov	r0, r3
 8005828:	f000 fba4 	bl	8005f74 <modbus_send_exception>
				return;
 800582c:	e328      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800582e:	4b5a      	ldr	r3, [pc, #360]	@ (8005998 <modbus_slave_handle_frame+0x698>)
 8005830:	781a      	ldrb	r2, [r3, #0]
 8005832:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005836:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800583a:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800583c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005840:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005844:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005848:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 800584a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800584e:	b2db      	uxtb	r3, r3
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	b2da      	uxtb	r2, r3
 8005854:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005858:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800585c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800585e:	2303      	movs	r3, #3
 8005860:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005864:	2300      	movs	r3, #0
 8005866:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800586a:	e02f      	b.n	80058cc <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 800586c:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005870:	4618      	mov	r0, r3
 8005872:	f7fd facf 	bl	8002e14 <io_holding_reg_read>
 8005876:	4603      	mov	r3, r0
 8005878:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800587c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005880:	0a1b      	lsrs	r3, r3, #8
 8005882:	b299      	uxth	r1, r3
 8005884:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005888:	1c5a      	adds	r2, r3, #1
 800588a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800588e:	461a      	mov	r2, r3
 8005890:	b2c9      	uxtb	r1, r1
 8005892:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005896:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800589a:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800589c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80058a0:	1c5a      	adds	r2, r3, #1
 80058a2:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80058a6:	461a      	mov	r2, r3
 80058a8:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80058ac:	b2d9      	uxtb	r1, r3
 80058ae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058b2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80058b6:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80058b8:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80058bc:	3301      	adds	r3, #1
 80058be:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80058c2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80058c6:	3301      	adds	r3, #1
 80058c8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80058cc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80058d0:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80058d4:	429a      	cmp	r2, r3
 80058d6:	dbc9      	blt.n	800586c <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 80058d8:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 80058dc:	f107 030c 	add.w	r3, r7, #12
 80058e0:	4611      	mov	r1, r2
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fb1c 	bl	8005f20 <modbus_send_response>
 80058e8:	e2ca      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80058ea:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058ee:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	3302      	adds	r3, #2
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	b21b      	sxth	r3, r3
 80058fa:	021b      	lsls	r3, r3, #8
 80058fc:	b21a      	sxth	r2, r3
 80058fe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005902:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	3303      	adds	r3, #3
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	b21b      	sxth	r3, r3
 800590e:	4313      	orrs	r3, r2
 8005910:	b21b      	sxth	r3, r3
 8005912:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005916:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800591a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3304      	adds	r3, #4
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	b21b      	sxth	r3, r3
 8005926:	021b      	lsls	r3, r3, #8
 8005928:	b21a      	sxth	r2, r3
 800592a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800592e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	3305      	adds	r3, #5
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	b21b      	sxth	r3, r3
 800593a:	4313      	orrs	r3, r2
 800593c:	b21b      	sxth	r3, r3
 800593e:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8005942:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005946:	2b00      	cmp	r3, #0
 8005948:	d005      	beq.n	8005956 <modbus_slave_handle_frame+0x656>
 800594a:	4b15      	ldr	r3, [pc, #84]	@ (80059a0 <modbus_slave_handle_frame+0x6a0>)
 800594c:	881b      	ldrh	r3, [r3, #0]
 800594e:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8005952:	429a      	cmp	r2, r3
 8005954:	d908      	bls.n	8005968 <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005956:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800595a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800595e:	2203      	movs	r2, #3
 8005960:	4618      	mov	r0, r3
 8005962:	f000 fb07 	bl	8005f74 <modbus_send_exception>
				return;
 8005966:	e28b      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005968:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 800596c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005970:	4413      	add	r3, r2
 8005972:	b29b      	uxth	r3, r3
 8005974:	3b01      	subs	r3, #1
 8005976:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 800597a:	4b09      	ldr	r3, [pc, #36]	@ (80059a0 <modbus_slave_handle_frame+0x6a0>)
 800597c:	881b      	ldrh	r3, [r3, #0]
 800597e:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8005982:	429a      	cmp	r2, r3
 8005984:	d30e      	bcc.n	80059a4 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005986:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800598a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800598e:	2202      	movs	r2, #2
 8005990:	4618      	mov	r0, r3
 8005992:	f000 faef 	bl	8005f74 <modbus_send_exception>
				return;
 8005996:	e273      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
 8005998:	200013bc 	.word	0x200013bc
 800599c:	20000dd8 	.word	0x20000dd8
 80059a0:	20000f5c 	.word	0x20000f5c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80059a4:	4bb2      	ldr	r3, [pc, #712]	@ (8005c70 <modbus_slave_handle_frame+0x970>)
 80059a6:	781a      	ldrb	r2, [r3, #0]
 80059a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059ac:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80059b0:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80059b2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059b6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80059ba:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80059be:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80059c0:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	005b      	lsls	r3, r3, #1
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059ce:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80059d2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80059d4:	2303      	movs	r3, #3
 80059d6:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80059da:	2300      	movs	r3, #0
 80059dc:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80059e0:	e02f      	b.n	8005a42 <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 80059e2:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80059e6:	4618      	mov	r0, r3
 80059e8:	f7fd fd22 	bl	8003430 <io_input_reg_read>
 80059ec:	4603      	mov	r3, r0
 80059ee:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80059f2:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80059f6:	0a1b      	lsrs	r3, r3, #8
 80059f8:	b299      	uxth	r1, r3
 80059fa:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80059fe:	1c5a      	adds	r2, r3, #1
 8005a00:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005a04:	461a      	mov	r2, r3
 8005a06:	b2c9      	uxtb	r1, r1
 8005a08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a0c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005a10:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005a12:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8005a16:	1c5a      	adds	r2, r3, #1
 8005a18:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005a22:	b2d9      	uxtb	r1, r3
 8005a24:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a28:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005a2c:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005a2e:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005a32:	3301      	adds	r3, #1
 8005a34:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8005a38:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005a42:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005a46:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	dbc9      	blt.n	80059e2 <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8005a4e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8005a52:	f107 030c 	add.w	r3, r7, #12
 8005a56:	4611      	mov	r1, r2
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f000 fa61 	bl	8005f20 <modbus_send_response>
 8005a5e:	e20f      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8005a60:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a64:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3302      	adds	r3, #2
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	b21b      	sxth	r3, r3
 8005a70:	021b      	lsls	r3, r3, #8
 8005a72:	b21a      	sxth	r2, r3
 8005a74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	3303      	adds	r3, #3
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	b21b      	sxth	r3, r3
 8005a84:	4313      	orrs	r3, r2
 8005a86:	b21b      	sxth	r3, r3
 8005a88:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005a8c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a90:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	3304      	adds	r3, #4
 8005a98:	781b      	ldrb	r3, [r3, #0]
 8005a9a:	b21b      	sxth	r3, r3
 8005a9c:	021b      	lsls	r3, r3, #8
 8005a9e:	b21a      	sxth	r2, r3
 8005aa0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005aa4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3305      	adds	r3, #5
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	b21b      	sxth	r3, r3
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	b21b      	sxth	r3, r3
 8005ab4:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005ab8:	4b6e      	ldr	r3, [pc, #440]	@ (8005c74 <modbus_slave_handle_frame+0x974>)
 8005aba:	881b      	ldrh	r3, [r3, #0]
 8005abc:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d308      	bcc.n	8005ad6 <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005ac4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005ac8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005acc:	2202      	movs	r2, #2
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 fa50 	bl	8005f74 <modbus_send_exception>
				return;
 8005ad4:	e1d4      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8005ad6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005ada:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8005ade:	bf0c      	ite	eq
 8005ae0:	2301      	moveq	r3, #1
 8005ae2:	2300      	movne	r3, #0
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8005aea:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8005aee:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8005af2:	4611      	mov	r1, r2
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7fc ffd9 	bl	8002aac <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8005afa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005afe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b02:	2106      	movs	r1, #6
 8005b04:	6818      	ldr	r0, [r3, #0]
 8005b06:	f000 fa0b 	bl	8005f20 <modbus_send_response>
			break;
 8005b0a:	e1b9      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8005b0c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b10:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	3302      	adds	r3, #2
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	b21b      	sxth	r3, r3
 8005b1c:	021b      	lsls	r3, r3, #8
 8005b1e:	b21a      	sxth	r2, r3
 8005b20:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b24:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	3303      	adds	r3, #3
 8005b2c:	781b      	ldrb	r3, [r3, #0]
 8005b2e:	b21b      	sxth	r3, r3
 8005b30:	4313      	orrs	r3, r2
 8005b32:	b21b      	sxth	r3, r3
 8005b34:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005b38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b3c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	3304      	adds	r3, #4
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	b21b      	sxth	r3, r3
 8005b48:	021b      	lsls	r3, r3, #8
 8005b4a:	b21a      	sxth	r2, r3
 8005b4c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b50:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	3305      	adds	r3, #5
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	b21b      	sxth	r3, r3
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	b21b      	sxth	r3, r3
 8005b60:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8005b64:	4b44      	ldr	r3, [pc, #272]	@ (8005c78 <modbus_slave_handle_frame+0x978>)
 8005b66:	881b      	ldrh	r3, [r3, #0]
 8005b68:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d308      	bcc.n	8005b82 <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005b70:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005b74:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005b78:	2202      	movs	r2, #2
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f000 f9fa 	bl	8005f74 <modbus_send_exception>
				return;
 8005b80:	e17e      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005b82:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8005b86:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8005b8a:	4611      	mov	r1, r2
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7fd f961 	bl	8002e54 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005b92:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b96:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b9a:	2106      	movs	r1, #6
 8005b9c:	6818      	ldr	r0, [r3, #0]
 8005b9e:	f000 f9bf 	bl	8005f20 <modbus_send_response>
			break;
 8005ba2:	e16d      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005ba4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ba8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	3302      	adds	r3, #2
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	b21b      	sxth	r3, r3
 8005bb4:	021b      	lsls	r3, r3, #8
 8005bb6:	b21a      	sxth	r2, r3
 8005bb8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bbc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	3303      	adds	r3, #3
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	b21b      	sxth	r3, r3
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	b21b      	sxth	r3, r3
 8005bcc:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005bd0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bd4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3304      	adds	r3, #4
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	b21b      	sxth	r3, r3
 8005be0:	021b      	lsls	r3, r3, #8
 8005be2:	b21a      	sxth	r2, r3
 8005be4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005be8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	3305      	adds	r3, #5
 8005bf0:	781b      	ldrb	r3, [r3, #0]
 8005bf2:	b21b      	sxth	r3, r3
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	b21b      	sxth	r3, r3
 8005bf8:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8005bfc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c00:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	799b      	ldrb	r3, [r3, #6]
 8005c08:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8005c0c:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005c10:	3307      	adds	r3, #7
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	da00      	bge.n	8005c18 <modbus_slave_handle_frame+0x918>
 8005c16:	3307      	adds	r3, #7
 8005c18:	10db      	asrs	r3, r3, #3
 8005c1a:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005c1e:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005c22:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005c26:	4413      	add	r3, r2
 8005c28:	4a12      	ldr	r2, [pc, #72]	@ (8005c74 <modbus_slave_handle_frame+0x974>)
 8005c2a:	8812      	ldrh	r2, [r2, #0]
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	dd08      	ble.n	8005c42 <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005c30:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005c34:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c38:	2202      	movs	r2, #2
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f000 f99a 	bl	8005f74 <modbus_send_exception>
				return;
 8005c40:	e11e      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8005c42:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d008      	beq.n	8005c62 <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005c50:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005c54:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c58:	2203      	movs	r2, #3
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 f98a 	bl	8005f74 <modbus_send_exception>
				return;
 8005c60:	e10e      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8005c62:	2307      	movs	r3, #7
 8005c64:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8005c68:	2300      	movs	r3, #0
 8005c6a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005c6e:	e044      	b.n	8005cfa <modbus_slave_handle_frame+0x9fa>
 8005c70:	200013bc 	.word	0x200013bc
 8005c74:	20000c28 	.word	0x20000c28
 8005c78:	20000dd8 	.word	0x20000dd8
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8005c7c:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005c80:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005c84:	4413      	add	r3, r2
 8005c86:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8005c8a:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005c8e:	08db      	lsrs	r3, r3, #3
 8005c90:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8005c94:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005c98:	f003 0307 	and.w	r3, r3, #7
 8005c9c:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8005ca0:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8005ca4:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8005ca8:	4413      	add	r3, r2
 8005caa:	461a      	mov	r2, r3
 8005cac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005cb0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4413      	add	r3, r2
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	461a      	mov	r2, r3
 8005cbc:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8005cc0:	fa42 f303 	asr.w	r3, r2, r3
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	f003 0301 	and.w	r3, r3, #1
 8005cca:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8005cce:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	bf14      	ite	ne
 8005cd6:	2301      	movne	r3, #1
 8005cd8:	2300      	moveq	r3, #0
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8005ce0:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8005ce4:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8005ce8:	4611      	mov	r1, r2
 8005cea:	4618      	mov	r0, r3
 8005cec:	f7fc fede 	bl	8002aac <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8005cf0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005cf4:	3301      	adds	r3, #1
 8005cf6:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005cfa:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8005cfe:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d3ba      	bcc.n	8005c7c <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005d06:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d0a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d0e:	2106      	movs	r1, #6
 8005d10:	6818      	ldr	r0, [r3, #0]
 8005d12:	f000 f905 	bl	8005f20 <modbus_send_response>
			break;
 8005d16:	e0b3      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005d18:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d1c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	3302      	adds	r3, #2
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	b21b      	sxth	r3, r3
 8005d28:	021b      	lsls	r3, r3, #8
 8005d2a:	b21a      	sxth	r2, r3
 8005d2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	3303      	adds	r3, #3
 8005d38:	781b      	ldrb	r3, [r3, #0]
 8005d3a:	b21b      	sxth	r3, r3
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	b21b      	sxth	r3, r3
 8005d40:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005d44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d48:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	3304      	adds	r3, #4
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	b21b      	sxth	r3, r3
 8005d54:	021b      	lsls	r3, r3, #8
 8005d56:	b21a      	sxth	r2, r3
 8005d58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	3305      	adds	r3, #5
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	b21b      	sxth	r3, r3
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	b21b      	sxth	r3, r3
 8005d6c:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8005d70:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d74:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	799b      	ldrb	r3, [r3, #6]
 8005d7c:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8005d80:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8005d84:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005d88:	4413      	add	r3, r2
 8005d8a:	4a3f      	ldr	r2, [pc, #252]	@ (8005e88 <modbus_slave_handle_frame+0xb88>)
 8005d8c:	8812      	ldrh	r2, [r2, #0]
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	dd08      	ble.n	8005da4 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005d92:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005d96:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f000 f8e9 	bl	8005f74 <modbus_send_exception>
				return;
 8005da2:	e06d      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8005da4:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8005da8:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005dac:	005b      	lsls	r3, r3, #1
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d008      	beq.n	8005dc4 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005db2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005db6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005dba:	2203      	movs	r2, #3
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f000 f8d9 	bl	8005f74 <modbus_send_exception>
				return;
 8005dc2:	e05d      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8005dc4:	2307      	movs	r3, #7
 8005dc6:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005dca:	2300      	movs	r3, #0
 8005dcc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005dd0:	e034      	b.n	8005e3c <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8005dd2:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005dd6:	b29a      	uxth	r2, r3
 8005dd8:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8005ddc:	4413      	add	r3, r2
 8005dde:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8005de2:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005de6:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005dea:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005dee:	6812      	ldr	r2, [r2, #0]
 8005df0:	4413      	add	r3, r2
 8005df2:	781b      	ldrb	r3, [r3, #0]
 8005df4:	b21b      	sxth	r3, r3
 8005df6:	021b      	lsls	r3, r3, #8
 8005df8:	b21a      	sxth	r2, r3
 8005dfa:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005dfe:	3301      	adds	r3, #1
 8005e00:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005e04:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8005e08:	6809      	ldr	r1, [r1, #0]
 8005e0a:	440b      	add	r3, r1
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	b21b      	sxth	r3, r3
 8005e10:	4313      	orrs	r3, r2
 8005e12:	b21b      	sxth	r3, r3
 8005e14:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005e18:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8005e1c:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8005e20:	4611      	mov	r1, r2
 8005e22:	4618      	mov	r0, r3
 8005e24:	f7fd f816 	bl	8002e54 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8005e28:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005e2c:	3302      	adds	r3, #2
 8005e2e:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8005e32:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005e36:	3301      	adds	r3, #1
 8005e38:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005e3c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005e40:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8005e44:	429a      	cmp	r2, r3
 8005e46:	dbc4      	blt.n	8005dd2 <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005e48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e4c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e50:	2106      	movs	r1, #6
 8005e52:	6818      	ldr	r0, [r3, #0]
 8005e54:	f000 f864 	bl	8005f20 <modbus_send_response>
			break;
 8005e58:	e012      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8005e5a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e5e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005e62:	881a      	ldrh	r2, [r3, #0]
 8005e64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e68:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e6c:	4611      	mov	r1, r2
 8005e6e:	6818      	ldr	r0, [r3, #0]
 8005e70:	f000 f8b4 	bl	8005fdc <modbus_vendor_handle_frame>
			break;
 8005e74:	e004      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 8005e76:	bf00      	nop
 8005e78:	e002      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8005e7a:	bf00      	nop
 8005e7c:	e000      	b.n	8005e80 <modbus_slave_handle_frame+0xb80>
		return;
 8005e7e:	bf00      	nop
		}
	}
}
 8005e80:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	20000dd8 	.word	0x20000dd8

08005e8c <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8005e8c:	b480      	push	{r7}
 8005e8e:	af00      	add	r7, sp, #0
	return slave_address;
 8005e90:	4b03      	ldr	r3, [pc, #12]	@ (8005ea0 <modbusGetSlaveAddress+0x14>)
 8005e92:	781b      	ldrb	r3, [r3, #0]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	200013bc 	.word	0x200013bc

08005ea4 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8005ea4:	b480      	push	{r7}
 8005ea6:	b085      	sub	sp, #20
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	460b      	mov	r3, r1
 8005eae:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8005eb0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005eb4:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	81bb      	strh	r3, [r7, #12]
 8005eba:	e026      	b.n	8005f0a <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8005ebc:	89bb      	ldrh	r3, [r7, #12]
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	781b      	ldrb	r3, [r3, #0]
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	89fb      	ldrh	r3, [r7, #14]
 8005ec8:	4053      	eors	r3, r2
 8005eca:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8005ecc:	2300      	movs	r3, #0
 8005ece:	72fb      	strb	r3, [r7, #11]
 8005ed0:	e015      	b.n	8005efe <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8005ed2:	89fb      	ldrh	r3, [r7, #14]
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00a      	beq.n	8005ef2 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8005edc:	89fb      	ldrh	r3, [r7, #14]
 8005ede:	085b      	lsrs	r3, r3, #1
 8005ee0:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8005ee2:	89fb      	ldrh	r3, [r7, #14]
 8005ee4:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8005ee8:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8005eec:	43db      	mvns	r3, r3
 8005eee:	81fb      	strh	r3, [r7, #14]
 8005ef0:	e002      	b.n	8005ef8 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8005ef2:	89fb      	ldrh	r3, [r7, #14]
 8005ef4:	085b      	lsrs	r3, r3, #1
 8005ef6:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8005ef8:	7afb      	ldrb	r3, [r7, #11]
 8005efa:	3301      	adds	r3, #1
 8005efc:	72fb      	strb	r3, [r7, #11]
 8005efe:	7afb      	ldrb	r3, [r7, #11]
 8005f00:	2b07      	cmp	r3, #7
 8005f02:	d9e6      	bls.n	8005ed2 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8005f04:	89bb      	ldrh	r3, [r7, #12]
 8005f06:	3301      	adds	r3, #1
 8005f08:	81bb      	strh	r3, [r7, #12]
 8005f0a:	89ba      	ldrh	r2, [r7, #12]
 8005f0c:	887b      	ldrh	r3, [r7, #2]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d3d4      	bcc.n	8005ebc <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8005f12:	89fb      	ldrh	r3, [r7, #14]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	460b      	mov	r3, r1
 8005f2a:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8005f2c:	887b      	ldrh	r3, [r7, #2]
 8005f2e:	4619      	mov	r1, r3
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f7ff ffb7 	bl	8005ea4 <modbus_crc16>
 8005f36:	4603      	mov	r3, r0
 8005f38:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8005f3a:	887b      	ldrh	r3, [r7, #2]
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	807a      	strh	r2, [r7, #2]
 8005f40:	461a      	mov	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4413      	add	r3, r2
 8005f46:	89fa      	ldrh	r2, [r7, #14]
 8005f48:	b2d2      	uxtb	r2, r2
 8005f4a:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8005f4c:	89fb      	ldrh	r3, [r7, #14]
 8005f4e:	0a1b      	lsrs	r3, r3, #8
 8005f50:	b29a      	uxth	r2, r3
 8005f52:	887b      	ldrh	r3, [r7, #2]
 8005f54:	1c59      	adds	r1, r3, #1
 8005f56:	8079      	strh	r1, [r7, #2]
 8005f58:	4619      	mov	r1, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	440b      	add	r3, r1
 8005f5e:	b2d2      	uxtb	r2, r2
 8005f60:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8005f62:	887b      	ldrh	r3, [r7, #2]
 8005f64:	4619      	mov	r1, r3
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f001 f924 	bl	80071b4 <RS485_Transmit>
}
 8005f6c:	bf00      	nop
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	71fb      	strb	r3, [r7, #7]
 8005f7e:	460b      	mov	r3, r1
 8005f80:	71bb      	strb	r3, [r7, #6]
 8005f82:	4613      	mov	r3, r2
 8005f84:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8005f86:	79fb      	ldrb	r3, [r7, #7]
 8005f88:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8005f8a:	79bb      	ldrb	r3, [r7, #6]
 8005f8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8005f94:	797b      	ldrb	r3, [r7, #5]
 8005f96:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8005f98:	f107 0308 	add.w	r3, r7, #8
 8005f9c:	2103      	movs	r1, #3
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7ff ff80 	bl	8005ea4 <modbus_crc16>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8005fa8:	89fb      	ldrh	r3, [r7, #14]
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8005fae:	89fb      	ldrh	r3, [r7, #14]
 8005fb0:	0a1b      	lsrs	r3, r3, #8
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8005fb8:	f107 0308 	add.w	r3, r7, #8
 8005fbc:	2105      	movs	r1, #5
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f001 f8f8 	bl	80071b4 <RS485_Transmit>
}
 8005fc4:	bf00      	nop
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <get_ms>:



uint32_t get_ms(void) {
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8005fd0:	f002 f9f8 	bl	80083c4 <HAL_GetTick>
 8005fd4:	4603      	mov	r3, r0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	bd80      	pop	{r7, pc}
	...

08005fdc <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b0f6      	sub	sp, #472	@ 0x1d8
 8005fe0:	af02      	add	r7, sp, #8
 8005fe2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005fe6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005fea:	6018      	str	r0, [r3, #0]
 8005fec:	460a      	mov	r2, r1
 8005fee:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ff2:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8005ff6:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8005ff8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ffc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	785b      	ldrb	r3, [r3, #1]
 8006004:	f887 31ca 	strb.w	r3, [r7, #458]	@ 0x1ca
	uint8_t slave_address = modbusGetSlaveAddress();
 8006008:	f7ff ff40 	bl	8005e8c <modbusGetSlaveAddress>
 800600c:	4603      	mov	r3, r0
 800600e:	f887 31c9 	strb.w	r3, [r7, #457]	@ 0x1c9

	switch (function) {
 8006012:	f897 31ca 	ldrb.w	r3, [r7, #458]	@ 0x1ca
 8006016:	3b65      	subs	r3, #101	@ 0x65
 8006018:	2b0c      	cmp	r3, #12
 800601a:	f201 804c 	bhi.w	80070b6 <modbus_vendor_handle_frame+0x10da>
 800601e:	a201      	add	r2, pc, #4	@ (adr r2, 8006024 <modbus_vendor_handle_frame+0x48>)
 8006020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006024:	08006059 	.word	0x08006059
 8006028:	080063e3 	.word	0x080063e3
 800602c:	08006451 	.word	0x08006451
 8006030:	080066a3 	.word	0x080066a3
 8006034:	08006763 	.word	0x08006763
 8006038:	08006831 	.word	0x08006831
 800603c:	080069b7 	.word	0x080069b7
 8006040:	08006aef 	.word	0x08006aef
 8006044:	08006bf1 	.word	0x08006bf1
 8006048:	08006c9d 	.word	0x08006c9d
 800604c:	08006d95 	.word	0x08006d95
 8006050:	08006e97 	.word	0x08006e97
 8006054:	08006f99 	.word	0x08006f99
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8006058:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800605c:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006060:	881b      	ldrh	r3, [r3, #0]
 8006062:	2b16      	cmp	r3, #22
 8006064:	d009      	beq.n	800607a <modbus_vendor_handle_frame+0x9e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006066:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800606a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800606e:	2203      	movs	r2, #3
 8006070:	4618      	mov	r0, r3
 8006072:	f7ff ff7f 	bl	8005f74 <modbus_send_exception>
				return;
 8006076:	f001 b827 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 800607a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800607e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	789b      	ldrb	r3, [r3, #2]
 8006086:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 800608a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800608e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	3303      	adds	r3, #3
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	b21b      	sxth	r3, r3
 800609a:	021b      	lsls	r3, r3, #8
 800609c:	b21a      	sxth	r2, r3
 800609e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80060a2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	3304      	adds	r3, #4
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	b21b      	sxth	r3, r3
 80060ae:	4313      	orrs	r3, r2
 80060b0:	b21b      	sxth	r3, r3
 80060b2:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 80060b6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80060ba:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	795b      	ldrb	r3, [r3, #5]
 80060c2:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 80060c6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80060ca:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	3306      	adds	r3, #6
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	b21b      	sxth	r3, r3
 80060d6:	021b      	lsls	r3, r3, #8
 80060d8:	b21a      	sxth	r2, r3
 80060da:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80060de:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	3307      	adds	r3, #7
 80060e6:	781b      	ldrb	r3, [r3, #0]
 80060e8:	b21b      	sxth	r3, r3
 80060ea:	4313      	orrs	r3, r2
 80060ec:	b21b      	sxth	r3, r3
 80060ee:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 80060f2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80060f6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	7a1b      	ldrb	r3, [r3, #8]
 80060fe:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8006102:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006106:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	3309      	adds	r3, #9
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	b21b      	sxth	r3, r3
 8006112:	021b      	lsls	r3, r3, #8
 8006114:	b21a      	sxth	r2, r3
 8006116:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800611a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	330a      	adds	r3, #10
 8006122:	781b      	ldrb	r3, [r3, #0]
 8006124:	b21b      	sxth	r3, r3
 8006126:	4313      	orrs	r3, r2
 8006128:	b21b      	sxth	r3, r3
 800612a:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 800612e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006132:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	7adb      	ldrb	r3, [r3, #11]
 800613a:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 800613e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006142:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	330c      	adds	r3, #12
 800614a:	781b      	ldrb	r3, [r3, #0]
 800614c:	b21b      	sxth	r3, r3
 800614e:	021b      	lsls	r3, r3, #8
 8006150:	b21a      	sxth	r2, r3
 8006152:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006156:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	330d      	adds	r3, #13
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	b21b      	sxth	r3, r3
 8006162:	4313      	orrs	r3, r2
 8006164:	b21b      	sxth	r3, r3
 8006166:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 800616a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800616e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	7b9b      	ldrb	r3, [r3, #14]
 8006176:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 800617a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800617e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	7bdb      	ldrb	r3, [r3, #15]
 8006186:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 800618a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800618e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	3310      	adds	r3, #16
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	b21b      	sxth	r3, r3
 800619a:	021b      	lsls	r3, r3, #8
 800619c:	b21a      	sxth	r2, r3
 800619e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061a2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	3311      	adds	r3, #17
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	b21b      	sxth	r3, r3
 80061ae:	4313      	orrs	r3, r2
 80061b0:	b21b      	sxth	r3, r3
 80061b2:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 80061b6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061ba:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	3312      	adds	r3, #18
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	b21b      	sxth	r3, r3
 80061c6:	021b      	lsls	r3, r3, #8
 80061c8:	b21a      	sxth	r2, r3
 80061ca:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061ce:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	3313      	adds	r3, #19
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	b21b      	sxth	r3, r3
 80061da:	4313      	orrs	r3, r2
 80061dc:	b21b      	sxth	r3, r3
 80061de:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80061e2:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00b      	beq.n	8006202 <modbus_vendor_handle_frame+0x226>
 80061ea:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80061ee:	2b06      	cmp	r3, #6
 80061f0:	d807      	bhi.n	8006202 <modbus_vendor_handle_frame+0x226>
 80061f2:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <modbus_vendor_handle_frame+0x226>
 80061fa:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80061fe:	2b06      	cmp	r3, #6
 8006200:	d909      	bls.n	8006216 <modbus_vendor_handle_frame+0x23a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006202:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006206:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800620a:	2203      	movs	r2, #3
 800620c:	4618      	mov	r0, r3
 800620e:	f7ff feb1 	bl	8005f74 <modbus_send_exception>
				return;
 8006212:	f000 bf59 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8006216:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800621a:	2b01      	cmp	r3, #1
 800621c:	d011      	beq.n	8006242 <modbus_vendor_handle_frame+0x266>
 800621e:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8006222:	2b00      	cmp	r3, #0
 8006224:	d003      	beq.n	800622e <modbus_vendor_handle_frame+0x252>
 8006226:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800622a:	2b06      	cmp	r3, #6
 800622c:	d909      	bls.n	8006242 <modbus_vendor_handle_frame+0x266>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800622e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006232:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006236:	2203      	movs	r2, #3
 8006238:	4618      	mov	r0, r3
 800623a:	f7ff fe9b 	bl	8005f74 <modbus_send_exception>
				return;
 800623e:	f000 bf43 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8006242:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <modbus_vendor_handle_frame+0x276>
 800624a:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 800624e:	2b06      	cmp	r3, #6
 8006250:	d909      	bls.n	8006266 <modbus_vendor_handle_frame+0x28a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006252:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006256:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800625a:	2203      	movs	r2, #3
 800625c:	4618      	mov	r0, r3
 800625e:	f7ff fe89 	bl	8005f74 <modbus_send_exception>
				return;
 8006262:	f000 bf31 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8006266:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800626a:	2b01      	cmp	r3, #1
 800626c:	d011      	beq.n	8006292 <modbus_vendor_handle_frame+0x2b6>
 800626e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006272:	2b00      	cmp	r3, #0
 8006274:	d003      	beq.n	800627e <modbus_vendor_handle_frame+0x2a2>
 8006276:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800627a:	2b06      	cmp	r3, #6
 800627c:	d909      	bls.n	8006292 <modbus_vendor_handle_frame+0x2b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800627e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006282:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006286:	2203      	movs	r2, #3
 8006288:	4618      	mov	r0, r3
 800628a:	f7ff fe73 	bl	8005f74 <modbus_send_exception>
				return;
 800628e:	f000 bf1b 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8006292:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006296:	2b00      	cmp	r3, #0
 8006298:	d003      	beq.n	80062a2 <modbus_vendor_handle_frame+0x2c6>
 800629a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800629e:	2b03      	cmp	r3, #3
 80062a0:	d909      	bls.n	80062b6 <modbus_vendor_handle_frame+0x2da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80062a2:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80062a6:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80062aa:	2203      	movs	r2, #3
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7ff fe61 	bl	8005f74 <modbus_send_exception>
				return;
 80062b2:	f000 bf09 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 80062b6:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80062ba:	3b01      	subs	r3, #1
 80062bc:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 80062c0:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80062c4:	3b01      	subs	r3, #1
 80062c6:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 80062ca:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 80062ce:	3b01      	subs	r3, #1
 80062d0:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 80062d4:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80062d8:	3b01      	subs	r3, #1
 80062da:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 80062de:	2300      	movs	r3, #0
 80062e0:	f887 31cf 	strb.w	r3, [r7, #463]	@ 0x1cf
			ComparisonOp op2 = 0;
 80062e4:	2300      	movs	r3, #0
 80062e6:	f887 31ce 	strb.w	r3, [r7, #462]	@ 0x1ce
			if (joinRaw != 1) {
 80062ea:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d009      	beq.n	8006306 <modbus_vendor_handle_frame+0x32a>
				input_type2 = input_type2Raw - 1;
 80062f2:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80062f6:	3b01      	subs	r3, #1
 80062f8:	f887 31cf 	strb.w	r3, [r7, #463]	@ 0x1cf
				op2 = op2Raw - 1;
 80062fc:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006300:	3b01      	subs	r3, #1
 8006302:	f887 31ce 	strb.w	r3, [r7, #462]	@ 0x1ce
			}


			LogicRule newRule = {
 8006306:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 800630a:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 800630e:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 8006312:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8006316:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800631a:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 800631e:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8006322:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8006326:	f897 31cf 	ldrb.w	r3, [r7, #463]	@ 0x1cf
 800632a:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 800632e:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8006332:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8006336:	f897 31ce 	ldrb.w	r3, [r7, #462]	@ 0x1ce
 800633a:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 800633e:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8006342:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8006346:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 800634a:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 800634e:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 8006352:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 8006356:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800635a:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 800635e:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8006362:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8006366:	2301      	movs	r3, #1
 8006368:	f887 31cd 	strb.w	r3, [r7, #461]	@ 0x1cd

			bool status = automation_add_rule(newRule);
 800636c:	466b      	mov	r3, sp
 800636e:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8006372:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006376:	6018      	str	r0, [r3, #0]
 8006378:	3304      	adds	r3, #4
 800637a:	8019      	strh	r1, [r3, #0]
 800637c:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8006380:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006382:	f7fa ff43 	bl	800120c <automation_add_rule>
 8006386:	4603      	mov	r3, r0
 8006388:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 800638c:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8006390:	f083 0301 	eor.w	r3, r3, #1
 8006394:	b2db      	uxtb	r3, r3
 8006396:	2b00      	cmp	r3, #0
 8006398:	d002      	beq.n	80063a0 <modbus_vendor_handle_frame+0x3c4>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 800639a:	2300      	movs	r3, #0
 800639c:	f887 31cd 	strb.w	r3, [r7, #461]	@ 0x1cd
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80063a0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063a4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063a8:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80063ac:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80063ae:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063b2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063b6:	2265      	movs	r2, #101	@ 0x65
 80063b8:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80063ba:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063be:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063c2:	f897 21cd 	ldrb.w	r2, [r7, #461]	@ 0x1cd
 80063c6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80063c8:	2303      	movs	r3, #3
 80063ca:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 80063ce:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 80063d2:	f107 030c 	add.w	r3, r7, #12
 80063d6:	4611      	mov	r1, r2
 80063d8:	4618      	mov	r0, r3
 80063da:	f7ff fda1 	bl	8005f20 <modbus_send_response>
 80063de:	f000 be73 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80063e2:	f7fa ff53 	bl	800128c <automation_get_rule_count>
 80063e6:	4603      	mov	r3, r0
 80063e8:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 80063ec:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063f0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063f4:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80063f8:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80063fa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063fe:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006402:	2265      	movs	r2, #101	@ 0x65
 8006404:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8006406:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800640a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800640e:	2202      	movs	r2, #2
 8006410:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8006412:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006416:	0a1b      	lsrs	r3, r3, #8
 8006418:	b29b      	uxth	r3, r3
 800641a:	b2da      	uxtb	r2, r3
 800641c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006420:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006424:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8006426:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800642a:	b2da      	uxtb	r2, r3
 800642c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006430:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006434:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006436:	2305      	movs	r3, #5
 8006438:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 800643c:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8006440:	f107 030c 	add.w	r3, r7, #12
 8006444:	4611      	mov	r1, r2
 8006446:	4618      	mov	r0, r3
 8006448:	f7ff fd6a 	bl	8005f20 <modbus_send_response>
			break;
 800644c:	f000 be3c 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006450:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006454:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006458:	881b      	ldrh	r3, [r3, #0]
 800645a:	2b06      	cmp	r3, #6
 800645c:	d009      	beq.n	8006472 <modbus_vendor_handle_frame+0x496>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800645e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006462:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006466:	2203      	movs	r2, #3
 8006468:	4618      	mov	r0, r3
 800646a:	f7ff fd83 	bl	8005f74 <modbus_send_exception>
				return;
 800646e:	f000 be2b 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006472:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006476:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	3302      	adds	r3, #2
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	b21b      	sxth	r3, r3
 8006482:	021b      	lsls	r3, r3, #8
 8006484:	b21a      	sxth	r2, r3
 8006486:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800648a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	3303      	adds	r3, #3
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	b21b      	sxth	r3, r3
 8006496:	4313      	orrs	r3, r2
 8006498:	b21b      	sxth	r3, r3
 800649a:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 800649e:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 80064a2:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 80064a6:	4611      	mov	r1, r2
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fa fefb 	bl	80012a4 <automation_get_rule>
 80064ae:	4603      	mov	r3, r0
 80064b0:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 80064b4:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80064b8:	f083 0301 	eor.w	r3, r3, #1
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d009      	beq.n	80064d6 <modbus_vendor_handle_frame+0x4fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80064c2:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80064c6:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80064ca:	2204      	movs	r2, #4
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff fd51 	bl	8005f74 <modbus_send_exception>
				return;
 80064d2:	f000 bdf9 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 80064d6:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 80064da:	3301      	adds	r3, #1
 80064dc:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 80064e0:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80064e4:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 80064e8:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 80064ec:	3301      	adds	r3, #1
 80064ee:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 80064f2:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 80064f6:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 80064fa:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 80064fe:	3301      	adds	r3, #1
 8006500:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8006504:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8006508:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 800650c:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8006510:	3301      	adds	r3, #1
 8006512:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8006516:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800651a:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 800651e:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 8006522:	3301      	adds	r3, #1
 8006524:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8006528:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 800652c:	3301      	adds	r3, #1
 800652e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8006532:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8006536:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 800653a:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 800653e:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8006542:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006546:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800654a:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 800654e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8006550:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006554:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006558:	2267      	movs	r2, #103	@ 0x67
 800655a:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 800655c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006560:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006564:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 8006568:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 800656a:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 800656e:	0a1b      	lsrs	r3, r3, #8
 8006570:	b29b      	uxth	r3, r3
 8006572:	b2da      	uxtb	r2, r3
 8006574:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006578:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800657c:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 800657e:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006582:	b2da      	uxtb	r2, r3
 8006584:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006588:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800658c:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 800658e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006592:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006596:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 800659a:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 800659c:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80065a0:	0a1b      	lsrs	r3, r3, #8
 80065a2:	b29b      	uxth	r3, r3
 80065a4:	b2da      	uxtb	r2, r3
 80065a6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065aa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065ae:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 80065b0:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80065b4:	b2da      	uxtb	r2, r3
 80065b6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065ba:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065be:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 80065c0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065c4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065c8:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80065cc:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 80065ce:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80065d2:	0a1b      	lsrs	r3, r3, #8
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	b2da      	uxtb	r2, r3
 80065d8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065dc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065e0:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 80065e2:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80065e6:	b2da      	uxtb	r2, r3
 80065e8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065ec:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065f0:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 80065f2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065f6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065fa:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80065fe:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8006600:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006604:	0a1b      	lsrs	r3, r3, #8
 8006606:	b29b      	uxth	r3, r3
 8006608:	b2da      	uxtb	r2, r3
 800660a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800660e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006612:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8006614:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006618:	b2da      	uxtb	r2, r3
 800661a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800661e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006622:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8006624:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006628:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800662c:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8006630:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8006632:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006636:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800663a:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 800663e:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8006640:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006644:	0a1b      	lsrs	r3, r3, #8
 8006646:	b29b      	uxth	r3, r3
 8006648:	b2da      	uxtb	r2, r3
 800664a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800664e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006652:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8006654:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006658:	b2da      	uxtb	r2, r3
 800665a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800665e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006662:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8006664:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006668:	0a1b      	lsrs	r3, r3, #8
 800666a:	b29b      	uxth	r3, r3
 800666c:	b2da      	uxtb	r2, r3
 800666e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006672:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006676:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8006678:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 800667c:	b2da      	uxtb	r2, r3
 800667e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006682:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006686:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8006688:	2314      	movs	r3, #20
 800668a:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 800668e:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 8006692:	f107 030c 	add.w	r3, r7, #12
 8006696:	4611      	mov	r1, r2
 8006698:	4618      	mov	r0, r3
 800669a:	f7ff fc41 	bl	8005f20 <modbus_send_response>
 800669e:	f000 bd13 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80066a2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066a6:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80066aa:	881b      	ldrh	r3, [r3, #0]
 80066ac:	2b06      	cmp	r3, #6
 80066ae:	d009      	beq.n	80066c4 <modbus_vendor_handle_frame+0x6e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80066b0:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80066b4:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80066b8:	2203      	movs	r2, #3
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff fc5a 	bl	8005f74 <modbus_send_exception>
				return;
 80066c0:	f000 bd02 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80066c4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066c8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	3302      	adds	r3, #2
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	b21b      	sxth	r3, r3
 80066d4:	021b      	lsls	r3, r3, #8
 80066d6:	b21a      	sxth	r2, r3
 80066d8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066dc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	3303      	adds	r3, #3
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	b21b      	sxth	r3, r3
 80066e8:	4313      	orrs	r3, r2
 80066ea:	b21b      	sxth	r3, r3
 80066ec:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 80066f0:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 80066f4:	4618      	mov	r0, r3
 80066f6:	f7fa fe01 	bl	80012fc <automation_delete_rule>
 80066fa:	4603      	mov	r3, r0
 80066fc:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 8006700:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 8006704:	f083 0301 	eor.w	r3, r3, #1
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d009      	beq.n	8006722 <modbus_vendor_handle_frame+0x746>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800670e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006712:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006716:	2204      	movs	r2, #4
 8006718:	4618      	mov	r0, r3
 800671a:	f7ff fc2b 	bl	8005f74 <modbus_send_exception>
				return;
 800671e:	f000 bcd3 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006722:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006726:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800672a:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 800672e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8006730:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006734:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006738:	2268      	movs	r2, #104	@ 0x68
 800673a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 800673c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006740:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006744:	2201      	movs	r2, #1
 8006746:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006748:	2303      	movs	r3, #3
 800674a:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 800674e:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 8006752:	f107 030c 	add.w	r3, r7, #12
 8006756:	4611      	mov	r1, r2
 8006758:	4618      	mov	r0, r3
 800675a:	f7ff fbe1 	bl	8005f20 <modbus_send_response>
 800675e:	f000 bcb3 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006762:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006766:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 800676a:	881b      	ldrh	r3, [r3, #0]
 800676c:	2b06      	cmp	r3, #6
 800676e:	d009      	beq.n	8006784 <modbus_vendor_handle_frame+0x7a8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006770:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006774:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006778:	2203      	movs	r2, #3
 800677a:	4618      	mov	r0, r3
 800677c:	f7ff fbfa 	bl	8005f74 <modbus_send_exception>
				return;
 8006780:	f000 bca2 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8006784:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006788:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3302      	adds	r3, #2
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d008      	beq.n	80067a8 <modbus_vendor_handle_frame+0x7cc>
 8006796:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800679a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	3302      	adds	r3, #2
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d909      	bls.n	80067bc <modbus_vendor_handle_frame+0x7e0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80067a8:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80067ac:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80067b0:	2203      	movs	r2, #3
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7ff fbde 	bl	8005f74 <modbus_send_exception>
				return;
 80067b8:	f000 bc86 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80067bc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067c0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	3302      	adds	r3, #2
 80067c8:	781b      	ldrb	r3, [r3, #0]
 80067ca:	3b01      	subs	r3, #1
 80067cc:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 80067d0:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80067d4:	4618      	mov	r0, r3
 80067d6:	f7fd f8fd 	bl	80039d4 <io_virtual_add>
 80067da:	4603      	mov	r3, r0
 80067dc:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 80067e0:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 80067e4:	f083 0301 	eor.w	r3, r3, #1
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d009      	beq.n	8006802 <modbus_vendor_handle_frame+0x826>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80067ee:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80067f2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80067f6:	2204      	movs	r2, #4
 80067f8:	4618      	mov	r0, r3
 80067fa:	f7ff fbbb 	bl	8005f74 <modbus_send_exception>
				return;
 80067fe:	f000 bc63 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006802:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006806:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 800680a:	2369      	movs	r3, #105	@ 0x69
 800680c:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 8006810:	2301      	movs	r3, #1
 8006812:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 8006816:	2303      	movs	r3, #3
 8006818:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 800681c:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 8006820:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006824:	4611      	mov	r1, r2
 8006826:	4618      	mov	r0, r3
 8006828:	f7ff fb7a 	bl	8005f20 <modbus_send_response>
 800682c:	f000 bc4c 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8006830:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006834:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006838:	881b      	ldrh	r3, [r3, #0]
 800683a:	2b07      	cmp	r3, #7
 800683c:	d009      	beq.n	8006852 <modbus_vendor_handle_frame+0x876>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800683e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006842:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006846:	2203      	movs	r2, #3
 8006848:	4618      	mov	r0, r3
 800684a:	f7ff fb93 	bl	8005f74 <modbus_send_exception>
				return;
 800684e:	f000 bc3b 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006852:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006856:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	3302      	adds	r3, #2
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d008      	beq.n	8006876 <modbus_vendor_handle_frame+0x89a>
 8006864:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006868:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	3302      	adds	r3, #2
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	2b02      	cmp	r3, #2
 8006874:	d909      	bls.n	800688a <modbus_vendor_handle_frame+0x8ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006876:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800687a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800687e:	2203      	movs	r2, #3
 8006880:	4618      	mov	r0, r3
 8006882:	f7ff fb77 	bl	8005f74 <modbus_send_exception>
				return;
 8006886:	f000 bc1f 	b.w	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800688a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800688e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	3302      	adds	r3, #2
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	3b01      	subs	r3, #1
 800689a:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 800689e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068a2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	3303      	adds	r3, #3
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	b21b      	sxth	r3, r3
 80068ae:	021b      	lsls	r3, r3, #8
 80068b0:	b21a      	sxth	r2, r3
 80068b2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068b6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	3304      	adds	r3, #4
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	b21b      	sxth	r3, r3
 80068c2:	4313      	orrs	r3, r2
 80068c4:	b21b      	sxth	r3, r3
 80068c6:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 80068ca:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 80068ce:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 80068d2:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80068d6:	4618      	mov	r0, r3
 80068d8:	f7fd f8f0 	bl	8003abc <io_virtual_read>
 80068dc:	4603      	mov	r3, r0
 80068de:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 80068e2:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80068e6:	f083 0301 	eor.w	r3, r3, #1
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d008      	beq.n	8006902 <modbus_vendor_handle_frame+0x926>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80068f0:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80068f4:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80068f8:	2204      	movs	r2, #4
 80068fa:	4618      	mov	r0, r3
 80068fc:	f7ff fb3a 	bl	8005f74 <modbus_send_exception>
				return;
 8006900:	e3e2      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8006902:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006906:	2b00      	cmp	r3, #0
 8006908:	d002      	beq.n	8006910 <modbus_vendor_handle_frame+0x934>
 800690a:	2b01      	cmp	r3, #1
 800690c:	d004      	beq.n	8006918 <modbus_vendor_handle_frame+0x93c>
 800690e:	e007      	b.n	8006920 <modbus_vendor_handle_frame+0x944>
				case VIR_COIL:
					byteCount = 1;
 8006910:	2301      	movs	r3, #1
 8006912:	f887 31cc 	strb.w	r3, [r7, #460]	@ 0x1cc
					break;
 8006916:	e003      	b.n	8006920 <modbus_vendor_handle_frame+0x944>
				case VIR_HOLDING:
					byteCount = 2;
 8006918:	2302      	movs	r3, #2
 800691a:	f887 31cc 	strb.w	r3, [r7, #460]	@ 0x1cc
					break;
 800691e:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006920:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006924:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006928:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 800692c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 800692e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006932:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006936:	226a      	movs	r2, #106	@ 0x6a
 8006938:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 800693a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800693e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006942:	f897 21cc 	ldrb.w	r2, [r7, #460]	@ 0x1cc
 8006946:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8006948:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800694c:	2b00      	cmp	r3, #0
 800694e:	d002      	beq.n	8006956 <modbus_vendor_handle_frame+0x97a>
 8006950:	2b01      	cmp	r3, #1
 8006952:	d00e      	beq.n	8006972 <modbus_vendor_handle_frame+0x996>
 8006954:	e020      	b.n	8006998 <modbus_vendor_handle_frame+0x9bc>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8006956:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800695a:	2b00      	cmp	r3, #0
 800695c:	bf14      	ite	ne
 800695e:	2301      	movne	r3, #1
 8006960:	2300      	moveq	r3, #0
 8006962:	b2db      	uxtb	r3, r3
 8006964:	461a      	mov	r2, r3
 8006966:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800696a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800696e:	70da      	strb	r2, [r3, #3]
					break;
 8006970:	e012      	b.n	8006998 <modbus_vendor_handle_frame+0x9bc>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8006972:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006976:	0a1b      	lsrs	r3, r3, #8
 8006978:	b29b      	uxth	r3, r3
 800697a:	b2da      	uxtb	r2, r3
 800697c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006980:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006984:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8006986:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800698a:	b2da      	uxtb	r2, r3
 800698c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006990:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006994:	711a      	strb	r2, [r3, #4]
					break;
 8006996:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8006998:	f897 31cc 	ldrb.w	r3, [r7, #460]	@ 0x1cc
 800699c:	b29b      	uxth	r3, r3
 800699e:	3303      	adds	r3, #3
 80069a0:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 80069a4:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 80069a8:	f107 030c 	add.w	r3, r7, #12
 80069ac:	4611      	mov	r1, r2
 80069ae:	4618      	mov	r0, r3
 80069b0:	f7ff fab6 	bl	8005f20 <modbus_send_response>
 80069b4:	e388      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 80069b6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069ba:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80069be:	881b      	ldrh	r3, [r3, #0]
 80069c0:	2b09      	cmp	r3, #9
 80069c2:	d008      	beq.n	80069d6 <modbus_vendor_handle_frame+0x9fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80069c4:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80069c8:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80069cc:	2203      	movs	r2, #3
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7ff fad0 	bl	8005f74 <modbus_send_exception>
				return;
 80069d4:	e378      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80069d6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069da:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	3302      	adds	r3, #2
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d008      	beq.n	80069fa <modbus_vendor_handle_frame+0xa1e>
 80069e8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069ec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	3302      	adds	r3, #2
 80069f4:	781b      	ldrb	r3, [r3, #0]
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d908      	bls.n	8006a0c <modbus_vendor_handle_frame+0xa30>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80069fa:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80069fe:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006a02:	2203      	movs	r2, #3
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7ff fab5 	bl	8005f74 <modbus_send_exception>
				return;
 8006a0a:	e35d      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006a0c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a10:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	3302      	adds	r3, #2
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8006a20:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a24:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	3303      	adds	r3, #3
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	b21b      	sxth	r3, r3
 8006a30:	021b      	lsls	r3, r3, #8
 8006a32:	b21a      	sxth	r2, r3
 8006a34:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a38:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3304      	adds	r3, #4
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	b21b      	sxth	r3, r3
 8006a44:	4313      	orrs	r3, r2
 8006a46:	b21b      	sxth	r3, r3
 8006a48:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 8006a4c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a50:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	3305      	adds	r3, #5
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	b21b      	sxth	r3, r3
 8006a5c:	021b      	lsls	r3, r3, #8
 8006a5e:	b21a      	sxth	r2, r3
 8006a60:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a64:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	3306      	adds	r3, #6
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	b21b      	sxth	r3, r3
 8006a70:	4313      	orrs	r3, r2
 8006a72:	b21b      	sxth	r3, r3
 8006a74:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 8006a78:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 8006a7c:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 8006a80:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8006a84:	4618      	mov	r0, r3
 8006a86:	f7fd f859 	bl	8003b3c <io_virtual_write>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 8006a90:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8006a94:	f083 0301 	eor.w	r3, r3, #1
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d008      	beq.n	8006ab0 <modbus_vendor_handle_frame+0xad4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006a9e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006aa2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006aa6:	2204      	movs	r2, #4
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7ff fa63 	bl	8005f74 <modbus_send_exception>
				return;
 8006aae:	e30b      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006ab6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006aba:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006abe:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006ac2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8006ac4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ac8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006acc:	226b      	movs	r2, #107	@ 0x6b
 8006ace:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8006ad0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ad4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006ad8:	2201      	movs	r2, #1
 8006ada:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8006adc:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8006ae0:	f107 030c 	add.w	r3, r7, #12
 8006ae4:	4611      	mov	r1, r2
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7ff fa1a 	bl	8005f20 <modbus_send_response>
 8006aec:	e2ec      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006aee:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006af2:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006af6:	881b      	ldrh	r3, [r3, #0]
 8006af8:	2b06      	cmp	r3, #6
 8006afa:	d008      	beq.n	8006b0e <modbus_vendor_handle_frame+0xb32>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006afc:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006b00:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006b04:	2203      	movs	r2, #3
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7ff fa34 	bl	8005f74 <modbus_send_exception>
				return;
 8006b0c:	e2dc      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006b0e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b12:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	3302      	adds	r3, #2
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d008      	beq.n	8006b32 <modbus_vendor_handle_frame+0xb56>
 8006b20:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b24:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	3302      	adds	r3, #2
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d908      	bls.n	8006b44 <modbus_vendor_handle_frame+0xb68>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006b32:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006b36:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006b3a:	2203      	movs	r2, #3
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7ff fa19 	bl	8005f74 <modbus_send_exception>
				return;
 8006b42:	e2c1      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006b44:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b48:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	3302      	adds	r3, #2
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	3b01      	subs	r3, #1
 8006b54:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8006b58:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8006b5c:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8006b60:	4611      	mov	r1, r2
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7fc ff82 	bl	8003a6c <io_virtual_get_count>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 8006b6e:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 8006b72:	f083 0301 	eor.w	r3, r3, #1
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d008      	beq.n	8006b8e <modbus_vendor_handle_frame+0xbb2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006b7c:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006b80:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006b84:	2204      	movs	r2, #4
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7ff f9f4 	bl	8005f74 <modbus_send_exception>
				return;
 8006b8c:	e29c      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006b8e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b92:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b96:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006b9a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 8006b9c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ba0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006ba4:	226c      	movs	r2, #108	@ 0x6c
 8006ba6:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8006ba8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bac:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006bb0:	2202      	movs	r2, #2
 8006bb2:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8006bb4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8006bb8:	0a1b      	lsrs	r3, r3, #8
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	b2da      	uxtb	r2, r3
 8006bbe:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bc2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006bc6:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8006bc8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8006bcc:	b2da      	uxtb	r2, r3
 8006bce:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bd2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006bd6:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006bd8:	2305      	movs	r3, #5
 8006bda:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 8006bde:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 8006be2:	f107 030c 	add.w	r3, r7, #12
 8006be6:	4611      	mov	r1, r2
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7ff f999 	bl	8005f20 <modbus_send_response>
 8006bee:	e26b      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8006bf0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bf4:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006bf8:	881b      	ldrh	r3, [r3, #0]
 8006bfa:	2b06      	cmp	r3, #6
 8006bfc:	d008      	beq.n	8006c10 <modbus_vendor_handle_frame+0xc34>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006bfe:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006c02:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c06:	2203      	movs	r2, #3
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7ff f9b3 	bl	8005f74 <modbus_send_exception>
				return;
 8006c0e:	e25b      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8006c10:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c14:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3302      	adds	r3, #2
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d108      	bne.n	8006c34 <modbus_vendor_handle_frame+0xc58>
 8006c22:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c26:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	3303      	adds	r3, #3
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d008      	beq.n	8006c46 <modbus_vendor_handle_frame+0xc6a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006c34:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006c38:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c3c:	2203      	movs	r2, #3
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7ff f998 	bl	8005f74 <modbus_send_exception>
				return;
 8006c44:	e240      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}


			bool status = io_virtual_clear();
 8006c46:	f7fd f97b 	bl	8003f40 <io_virtual_clear>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 8006c50:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8006c54:	f083 0301 	eor.w	r3, r3, #1
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d008      	beq.n	8006c70 <modbus_vendor_handle_frame+0xc94>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006c5e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006c62:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c66:	2204      	movs	r2, #4
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f7ff f983 	bl	8005f74 <modbus_send_exception>
				return;
 8006c6e:	e22b      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006c70:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c74:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8006c78:	236d      	movs	r3, #109	@ 0x6d
 8006c7a:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 8006c7e:	2301      	movs	r3, #1
 8006c80:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8006c84:	2303      	movs	r3, #3
 8006c86:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 8006c8a:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8006c8e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8006c92:	4611      	mov	r1, r2
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff f943 	bl	8005f20 <modbus_send_response>
 8006c9a:	e215      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8006c9c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ca0:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006ca4:	881b      	ldrh	r3, [r3, #0]
 8006ca6:	2b0b      	cmp	r3, #11
 8006ca8:	d008      	beq.n	8006cbc <modbus_vendor_handle_frame+0xce0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006caa:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006cae:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006cb2:	2203      	movs	r2, #3
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f7ff f95d 	bl	8005f74 <modbus_send_exception>
				return;
 8006cba:	e205      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8006cbc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cc0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	789b      	ldrb	r3, [r3, #2]
 8006cc8:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 8006ccc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cd0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	78db      	ldrb	r3, [r3, #3]
 8006cd8:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 8006cdc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ce0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	791b      	ldrb	r3, [r3, #4]
 8006ce8:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 8006cec:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cf0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	795b      	ldrb	r3, [r3, #5]
 8006cf8:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 8006cfc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d00:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	799b      	ldrb	r3, [r3, #6]
 8006d08:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 8006d0c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d10:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	79db      	ldrb	r3, [r3, #7]
 8006d18:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 8006d1c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d20:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	7a1b      	ldrb	r3, [r3, #8]
 8006d28:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8006d2c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006d30:	4618      	mov	r0, r3
 8006d32:	f000 fcad 	bl	8007690 <DS3231_SetTime>
 8006d36:	4603      	mov	r3, r0
 8006d38:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 8006d3c:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d008      	beq.n	8006d56 <modbus_vendor_handle_frame+0xd7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006d44:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006d48:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006d4c:	2204      	movs	r2, #4
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7ff f910 	bl	8005f74 <modbus_send_exception>
				return;
 8006d54:	e1b8      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006d56:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d5a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d5e:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006d62:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8006d64:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d68:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d6c:	226e      	movs	r2, #110	@ 0x6e
 8006d6e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006d70:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d74:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d78:	2201      	movs	r2, #1
 8006d7a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006d7c:	2303      	movs	r3, #3
 8006d7e:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 8006d82:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 8006d86:	f107 030c 	add.w	r3, r7, #12
 8006d8a:	4611      	mov	r1, r2
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7ff f8c7 	bl	8005f20 <modbus_send_response>
 8006d92:	e199      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006d94:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d98:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	3302      	adds	r3, #2
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	b21b      	sxth	r3, r3
 8006da4:	021b      	lsls	r3, r3, #8
 8006da6:	b21a      	sxth	r2, r3
 8006da8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006dac:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	3303      	adds	r3, #3
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	b21b      	sxth	r3, r3
 8006db8:	4313      	orrs	r3, r2
 8006dba:	b21b      	sxth	r3, r3
 8006dbc:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 8006dc0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006dc4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	3304      	adds	r3, #4
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8006dd4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006dd8:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006ddc:	881b      	ldrh	r3, [r3, #0]
 8006dde:	2b07      	cmp	r3, #7
 8006de0:	d008      	beq.n	8006df4 <modbus_vendor_handle_frame+0xe18>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006de2:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006de6:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006dea:	2203      	movs	r2, #3
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7ff f8c1 	bl	8005f74 <modbus_send_exception>
				return;
 8006df2:	e169      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8006df4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006df8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	3304      	adds	r3, #4
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d008      	beq.n	8006e18 <modbus_vendor_handle_frame+0xe3c>
 8006e06:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006e0a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	3304      	adds	r3, #4
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	2b02      	cmp	r3, #2
 8006e16:	d908      	bls.n	8006e2a <modbus_vendor_handle_frame+0xe4e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006e18:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006e1c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006e20:	2203      	movs	r2, #3
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7ff f8a6 	bl	8005f74 <modbus_send_exception>
			    return;
 8006e28:	e14e      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 8006e2a:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 8006e2e:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 8006e32:	4611      	mov	r1, r2
 8006e34:	4618      	mov	r0, r3
 8006e36:	f7fc f8ab 	bl	8002f90 <io_holding_reg_set_mode>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	f083 0301 	eor.w	r3, r3, #1
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d008      	beq.n	8006e58 <modbus_vendor_handle_frame+0xe7c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006e46:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006e4a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006e4e:	2204      	movs	r2, #4
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7ff f88f 	bl	8005f74 <modbus_send_exception>
				return;
 8006e56:	e137      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006e58:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006e5c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006e60:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006e64:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8006e66:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006e6a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006e6e:	226f      	movs	r2, #111	@ 0x6f
 8006e70:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006e72:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006e76:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 8006e84:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 8006e88:	f107 030c 	add.w	r3, r7, #12
 8006e8c:	4611      	mov	r1, r2
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7ff f846 	bl	8005f20 <modbus_send_response>
 8006e94:	e118      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006e96:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006e9a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	3302      	adds	r3, #2
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	b21b      	sxth	r3, r3
 8006ea6:	021b      	lsls	r3, r3, #8
 8006ea8:	b21a      	sxth	r2, r3
 8006eaa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006eae:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	3303      	adds	r3, #3
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	b21b      	sxth	r3, r3
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	b21b      	sxth	r3, r3
 8006ebe:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 8006ec2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ec6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	3b01      	subs	r3, #1
 8006ed2:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8006ed6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006eda:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006ede:	881b      	ldrh	r3, [r3, #0]
 8006ee0:	2b07      	cmp	r3, #7
 8006ee2:	d008      	beq.n	8006ef6 <modbus_vendor_handle_frame+0xf1a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006ee4:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006ee8:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006eec:	2203      	movs	r2, #3
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7ff f840 	bl	8005f74 <modbus_send_exception>
				return;
 8006ef4:	e0e8      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8006ef6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006efa:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	3304      	adds	r3, #4
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d008      	beq.n	8006f1a <modbus_vendor_handle_frame+0xf3e>
 8006f08:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006f0c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	3304      	adds	r3, #4
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	2b02      	cmp	r3, #2
 8006f18:	d908      	bls.n	8006f2c <modbus_vendor_handle_frame+0xf50>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f1a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006f1e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006f22:	2203      	movs	r2, #3
 8006f24:	4618      	mov	r0, r3
 8006f26:	f7ff f825 	bl	8005f74 <modbus_send_exception>
				return;
 8006f2a:	e0cd      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 8006f2c:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 8006f30:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 8006f34:	4611      	mov	r1, r2
 8006f36:	4618      	mov	r0, r3
 8006f38:	f7fc fb22 	bl	8003580 <io_input_reg_set_mode>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	f083 0301 	eor.w	r3, r3, #1
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d008      	beq.n	8006f5a <modbus_vendor_handle_frame+0xf7e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006f48:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006f4c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006f50:	2204      	movs	r2, #4
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7ff f80e 	bl	8005f74 <modbus_send_exception>
				return;
 8006f58:	e0b6      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006f5a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006f5e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006f62:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006f66:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 8006f68:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006f6c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006f70:	2270      	movs	r2, #112	@ 0x70
 8006f72:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006f74:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006f78:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006f80:	2303      	movs	r3, #3
 8006f82:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 8006f86:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 8006f8a:	f107 030c 	add.w	r3, r7, #12
 8006f8e:	4611      	mov	r1, r2
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7fe ffc5 	bl	8005f20 <modbus_send_response>
 8006f96:	e097      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006f98:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006f9c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	3302      	adds	r3, #2
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	b21b      	sxth	r3, r3
 8006fa8:	021b      	lsls	r3, r3, #8
 8006faa:	b21a      	sxth	r2, r3
 8006fac:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006fb0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3303      	adds	r3, #3
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	b21b      	sxth	r3, r3
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	b21b      	sxth	r3, r3
 8006fc0:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 8006fc4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006fc8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	791b      	ldrb	r3, [r3, #4]
 8006fd0:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 8006fd4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006fd8:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006fdc:	881b      	ldrh	r3, [r3, #0]
 8006fde:	2b07      	cmp	r3, #7
 8006fe0:	d008      	beq.n	8006ff4 <modbus_vendor_handle_frame+0x1018>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006fe2:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006fe6:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006fea:	2203      	movs	r2, #3
 8006fec:	4618      	mov	r0, r3
 8006fee:	f7fe ffc1 	bl	8005f74 <modbus_send_exception>
				return;
 8006ff2:	e069      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 8006ff4:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8006ff8:	2b03      	cmp	r3, #3
 8006ffa:	d11b      	bne.n	8007034 <modbus_vendor_handle_frame+0x1058>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8006ffc:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 8007000:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007004:	4611      	mov	r1, r2
 8007006:	4618      	mov	r0, r3
 8007008:	f7fb ffe6 	bl	8002fd8 <io_holding_reg_get_mode>
 800700c:	4603      	mov	r3, r0
 800700e:	f083 0301 	eor.w	r3, r3, #1
 8007012:	b2db      	uxtb	r3, r3
 8007014:	2b00      	cmp	r3, #0
 8007016:	d008      	beq.n	800702a <modbus_vendor_handle_frame+0x104e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007018:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800701c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8007020:	2204      	movs	r2, #4
 8007022:	4618      	mov	r0, r3
 8007024:	f7fe ffa6 	bl	8005f74 <modbus_send_exception>
				return;
 8007028:	e04e      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
					return;
				}
				mode = (uint8_t)(regMode);
 800702a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800702e:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb
 8007032:	e01e      	b.n	8007072 <modbus_vendor_handle_frame+0x1096>
			} else if (type == 4) {
 8007034:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8007038:	2b04      	cmp	r3, #4
 800703a:	d11a      	bne.n	8007072 <modbus_vendor_handle_frame+0x1096>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 800703c:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 8007040:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007044:	4611      	mov	r1, r2
 8007046:	4618      	mov	r0, r3
 8007048:	f7fc fabe 	bl	80035c8 <io_input_reg_get_mode>
 800704c:	4603      	mov	r3, r0
 800704e:	f083 0301 	eor.w	r3, r3, #1
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b00      	cmp	r3, #0
 8007056:	d008      	beq.n	800706a <modbus_vendor_handle_frame+0x108e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007058:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800705c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8007060:	2204      	movs	r2, #4
 8007062:	4618      	mov	r0, r3
 8007064:	f7fe ff86 	bl	8005f74 <modbus_send_exception>
				return;
 8007068:	e02e      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
					return;
				}
				mode = (uint8_t)(regMode);
 800706a:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 800706e:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007072:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8007076:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800707a:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 800707e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 8007080:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8007084:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8007088:	2271      	movs	r2, #113	@ 0x71
 800708a:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 800708c:	f897 31cb 	ldrb.w	r3, [r7, #459]	@ 0x1cb
 8007090:	3301      	adds	r3, #1
 8007092:	b2da      	uxtb	r2, r3
 8007094:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8007098:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800709c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800709e:	2303      	movs	r3, #3
 80070a0:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 80070a4:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 80070a8:	f107 030c 	add.w	r3, r7, #12
 80070ac:	4611      	mov	r1, r2
 80070ae:	4618      	mov	r0, r3
 80070b0:	f7fe ff36 	bl	8005f20 <modbus_send_response>
 80070b4:	e008      	b.n	80070c8 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80070b6:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80070ba:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80070be:	2201      	movs	r2, #1
 80070c0:	4618      	mov	r0, r3
 80070c2:	f7fe ff57 	bl	8005f74 <modbus_send_exception>
			break;
 80070c6:	bf00      	nop
		}
	}
}
 80070c8:	f507 77e8 	add.w	r7, r7, #464	@ 0x1d0
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 80070d0:	b580      	push	{r7, lr}
 80070d2:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 80070d4:	4b07      	ldr	r3, [pc, #28]	@ (80070f4 <RS485_SetTransmitMode+0x24>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a07      	ldr	r2, [pc, #28]	@ (80070f8 <RS485_SetTransmitMode+0x28>)
 80070da:	8811      	ldrh	r1, [r2, #0]
 80070dc:	2201      	movs	r2, #1
 80070de:	4618      	mov	r0, r3
 80070e0:	f003 fe20 	bl	800ad24 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80070e4:	2201      	movs	r2, #1
 80070e6:	2140      	movs	r1, #64	@ 0x40
 80070e8:	4804      	ldr	r0, [pc, #16]	@ (80070fc <RS485_SetTransmitMode+0x2c>)
 80070ea:	f003 fe1b 	bl	800ad24 <HAL_GPIO_WritePin>
#endif
}
 80070ee:	bf00      	nop
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	200013c0 	.word	0x200013c0
 80070f8:	200013c4 	.word	0x200013c4
 80070fc:	48000800 	.word	0x48000800

08007100 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8007100:	b580      	push	{r7, lr}
 8007102:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8007104:	4b07      	ldr	r3, [pc, #28]	@ (8007124 <RS485_SetReceiveMode+0x24>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a07      	ldr	r2, [pc, #28]	@ (8007128 <RS485_SetReceiveMode+0x28>)
 800710a:	8811      	ldrh	r1, [r2, #0]
 800710c:	2200      	movs	r2, #0
 800710e:	4618      	mov	r0, r3
 8007110:	f003 fe08 	bl	800ad24 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8007114:	2200      	movs	r2, #0
 8007116:	2140      	movs	r1, #64	@ 0x40
 8007118:	4804      	ldr	r0, [pc, #16]	@ (800712c <RS485_SetReceiveMode+0x2c>)
 800711a:	f003 fe03 	bl	800ad24 <HAL_GPIO_WritePin>
#endif
}
 800711e:	bf00      	nop
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	200013c0 	.word	0x200013c0
 8007128:	200013c4 	.word	0x200013c4
 800712c:	48000800 	.word	0x48000800

08007130 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	460b      	mov	r3, r1
 800713a:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 800713c:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8007140:	2100      	movs	r1, #0
 8007142:	4813      	ldr	r0, [pc, #76]	@ (8007190 <RS485_Setup+0x60>)
 8007144:	f011 fb6b 	bl	801881e <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8007148:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 800714c:	2100      	movs	r1, #0
 800714e:	4811      	ldr	r0, [pc, #68]	@ (8007194 <RS485_Setup+0x64>)
 8007150:	f011 fb65 	bl	801881e <memset>
	rs485_tx_frame_head = 0;
 8007154:	4b10      	ldr	r3, [pc, #64]	@ (8007198 <RS485_Setup+0x68>)
 8007156:	2200      	movs	r2, #0
 8007158:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 800715a:	4b10      	ldr	r3, [pc, #64]	@ (800719c <RS485_Setup+0x6c>)
 800715c:	2200      	movs	r2, #0
 800715e:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8007160:	4a0f      	ldr	r2, [pc, #60]	@ (80071a0 <RS485_Setup+0x70>)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8007166:	4a0f      	ldr	r2, [pc, #60]	@ (80071a4 <RS485_Setup+0x74>)
 8007168:	887b      	ldrh	r3, [r7, #2]
 800716a:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 800716c:	f7fe fe8e 	bl	8005e8c <modbusGetSlaveAddress>
 8007170:	4603      	mov	r3, r0
 8007172:	461a      	mov	r2, r3
 8007174:	4b0c      	ldr	r3, [pc, #48]	@ (80071a8 <RS485_Setup+0x78>)
 8007176:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 8007178:	f7ff ffc2 	bl	8007100 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800717c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007180:	490a      	ldr	r1, [pc, #40]	@ (80071ac <RS485_Setup+0x7c>)
 8007182:	480b      	ldr	r0, [pc, #44]	@ (80071b0 <RS485_Setup+0x80>)
 8007184:	f009 fc19 	bl	80109ba <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8007188:	bf00      	nop
 800718a:	3708      	adds	r7, #8
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	200014c8 	.word	0x200014c8
 8007194:	20001cd8 	.word	0x20001cd8
 8007198:	200024ea 	.word	0x200024ea
 800719c:	200024eb 	.word	0x200024eb
 80071a0:	200013c0 	.word	0x200013c0
 80071a4:	200013c4 	.word	0x200013c4
 80071a8:	200024f0 	.word	0x200024f0
 80071ac:	200013c8 	.word	0x200013c8
 80071b0:	20001254 	.word	0x20001254

080071b4 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	460b      	mov	r3, r1
 80071be:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80071c0:	887b      	ldrh	r3, [r7, #2]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d03a      	beq.n	800723c <RS485_Transmit+0x88>
 80071c6:	887b      	ldrh	r3, [r7, #2]
 80071c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071cc:	d836      	bhi.n	800723c <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80071ce:	4b1d      	ldr	r3, [pc, #116]	@ (8007244 <RS485_Transmit+0x90>)
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	3301      	adds	r3, #1
 80071d6:	425a      	negs	r2, r3
 80071d8:	f003 0307 	and.w	r3, r3, #7
 80071dc:	f002 0207 	and.w	r2, r2, #7
 80071e0:	bf58      	it	pl
 80071e2:	4253      	negpl	r3, r2
 80071e4:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 80071e6:	4b18      	ldr	r3, [pc, #96]	@ (8007248 <RS485_Transmit+0x94>)
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	7bfa      	ldrb	r2, [r7, #15]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d020      	beq.n	8007234 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 80071f2:	4b14      	ldr	r3, [pc, #80]	@ (8007244 <RS485_Transmit+0x90>)
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	461a      	mov	r2, r3
 80071fa:	4613      	mov	r3, r2
 80071fc:	01db      	lsls	r3, r3, #7
 80071fe:	4413      	add	r3, r2
 8007200:	005b      	lsls	r3, r3, #1
 8007202:	4a12      	ldr	r2, [pc, #72]	@ (800724c <RS485_Transmit+0x98>)
 8007204:	4413      	add	r3, r2
 8007206:	887a      	ldrh	r2, [r7, #2]
 8007208:	6879      	ldr	r1, [r7, #4]
 800720a:	4618      	mov	r0, r3
 800720c:	f011 fb87 	bl	801891e <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8007210:	4b0c      	ldr	r3, [pc, #48]	@ (8007244 <RS485_Transmit+0x90>)
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	b2db      	uxtb	r3, r3
 8007216:	4619      	mov	r1, r3
 8007218:	4a0c      	ldr	r2, [pc, #48]	@ (800724c <RS485_Transmit+0x98>)
 800721a:	460b      	mov	r3, r1
 800721c:	01db      	lsls	r3, r3, #7
 800721e:	440b      	add	r3, r1
 8007220:	005b      	lsls	r3, r3, #1
 8007222:	4413      	add	r3, r2
 8007224:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007228:	887a      	ldrh	r2, [r7, #2]
 800722a:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 800722c:	4a05      	ldr	r2, [pc, #20]	@ (8007244 <RS485_Transmit+0x90>)
 800722e:	7bfb      	ldrb	r3, [r7, #15]
 8007230:	7013      	strb	r3, [r2, #0]
 8007232:	e004      	b.n	800723e <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8007234:	4806      	ldr	r0, [pc, #24]	@ (8007250 <RS485_Transmit+0x9c>)
 8007236:	f7fd ff35 	bl	80050a4 <usb_serial_println>
 800723a:	e000      	b.n	800723e <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 800723c:	bf00      	nop
    }
}
 800723e:	3710      	adds	r7, #16
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	200024ea 	.word	0x200024ea
 8007248:	200024eb 	.word	0x200024eb
 800724c:	20001cd8 	.word	0x20001cd8
 8007250:	0801acb4 	.word	0x0801acb4

08007254 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	460b      	mov	r3, r1
 800725e:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a26      	ldr	r2, [pc, #152]	@ (8007300 <HAL_UARTEx_RxEventCallback+0xac>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d145      	bne.n	80072f6 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800726a:	4b26      	ldr	r3, [pc, #152]	@ (8007304 <HAL_UARTEx_RxEventCallback+0xb0>)
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	b2db      	uxtb	r3, r3
 8007270:	3301      	adds	r3, #1
 8007272:	425a      	negs	r2, r3
 8007274:	f003 0307 	and.w	r3, r3, #7
 8007278:	f002 0207 	and.w	r2, r2, #7
 800727c:	bf58      	it	pl
 800727e:	4253      	negpl	r3, r2
 8007280:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8007282:	4b21      	ldr	r3, [pc, #132]	@ (8007308 <HAL_UARTEx_RxEventCallback+0xb4>)
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	b2db      	uxtb	r3, r3
 8007288:	7bfa      	ldrb	r2, [r7, #15]
 800728a:	429a      	cmp	r2, r3
 800728c:	d024      	beq.n	80072d8 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 800728e:	887b      	ldrh	r3, [r7, #2]
 8007290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007294:	d823      	bhi.n	80072de <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8007296:	4b1b      	ldr	r3, [pc, #108]	@ (8007304 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	b2db      	uxtb	r3, r3
 800729c:	461a      	mov	r2, r3
 800729e:	4613      	mov	r3, r2
 80072a0:	01db      	lsls	r3, r3, #7
 80072a2:	4413      	add	r3, r2
 80072a4:	005b      	lsls	r3, r3, #1
 80072a6:	4a19      	ldr	r2, [pc, #100]	@ (800730c <HAL_UARTEx_RxEventCallback+0xb8>)
 80072a8:	4413      	add	r3, r2
 80072aa:	887a      	ldrh	r2, [r7, #2]
 80072ac:	4918      	ldr	r1, [pc, #96]	@ (8007310 <HAL_UARTEx_RxEventCallback+0xbc>)
 80072ae:	4618      	mov	r0, r3
 80072b0:	f011 fb35 	bl	801891e <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 80072b4:	4b13      	ldr	r3, [pc, #76]	@ (8007304 <HAL_UARTEx_RxEventCallback+0xb0>)
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	4619      	mov	r1, r3
 80072bc:	4a13      	ldr	r2, [pc, #76]	@ (800730c <HAL_UARTEx_RxEventCallback+0xb8>)
 80072be:	460b      	mov	r3, r1
 80072c0:	01db      	lsls	r3, r3, #7
 80072c2:	440b      	add	r3, r1
 80072c4:	005b      	lsls	r3, r3, #1
 80072c6:	4413      	add	r3, r2
 80072c8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80072cc:	887a      	ldrh	r2, [r7, #2]
 80072ce:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 80072d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007304 <HAL_UARTEx_RxEventCallback+0xb0>)
 80072d2:	7bfb      	ldrb	r3, [r7, #15]
 80072d4:	7013      	strb	r3, [r2, #0]
 80072d6:	e002      	b.n	80072de <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 80072d8:	480e      	ldr	r0, [pc, #56]	@ (8007314 <HAL_UARTEx_RxEventCallback+0xc0>)
 80072da:	f7fd fee3 	bl	80050a4 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 80072de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80072e2:	490b      	ldr	r1, [pc, #44]	@ (8007310 <HAL_UARTEx_RxEventCallback+0xbc>)
 80072e4:	480c      	ldr	r0, [pc, #48]	@ (8007318 <HAL_UARTEx_RxEventCallback+0xc4>)
 80072e6:	f009 fb68 	bl	80109ba <HAL_UARTEx_ReceiveToIdle_DMA>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d002      	beq.n	80072f6 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 80072f0:	480a      	ldr	r0, [pc, #40]	@ (800731c <HAL_UARTEx_RxEventCallback+0xc8>)
 80072f2:	f7fd fed7 	bl	80050a4 <usb_serial_println>
		}
	}
}
 80072f6:	bf00      	nop
 80072f8:	3710      	adds	r7, #16
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
 80072fe:	bf00      	nop
 8007300:	40013800 	.word	0x40013800
 8007304:	200024e8 	.word	0x200024e8
 8007308:	200024e9 	.word	0x200024e9
 800730c:	200014c8 	.word	0x200014c8
 8007310:	200013c8 	.word	0x200013c8
 8007314:	0801acc8 	.word	0x0801acc8
 8007318:	20001254 	.word	0x20001254
 800731c:	0801acdc 	.word	0x0801acdc

08007320 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8007324:	4b0a      	ldr	r3, [pc, #40]	@ (8007350 <RS485_TCCallback+0x30>)
 8007326:	2200      	movs	r2, #0
 8007328:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 800732a:	f7ff fee9 	bl	8007100 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800732e:	4b09      	ldr	r3, [pc, #36]	@ (8007354 <RS485_TCCallback+0x34>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	4b07      	ldr	r3, [pc, #28]	@ (8007354 <RS485_TCCallback+0x34>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800733c:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800733e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007342:	4905      	ldr	r1, [pc, #20]	@ (8007358 <RS485_TCCallback+0x38>)
 8007344:	4803      	ldr	r0, [pc, #12]	@ (8007354 <RS485_TCCallback+0x34>)
 8007346:	f009 fb38 	bl	80109ba <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 800734a:	bf00      	nop
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	200024ec 	.word	0x200024ec
 8007354:	20001254 	.word	0x20001254
 8007358:	200013c8 	.word	0x200013c8

0800735c <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007362:	e039      	b.n	80073d8 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8007364:	4b23      	ldr	r3, [pc, #140]	@ (80073f4 <RS485_ProcessPendingFrames+0x98>)
 8007366:	781b      	ldrb	r3, [r3, #0]
 8007368:	b2db      	uxtb	r3, r3
 800736a:	461a      	mov	r2, r3
 800736c:	4613      	mov	r3, r2
 800736e:	01db      	lsls	r3, r3, #7
 8007370:	4413      	add	r3, r2
 8007372:	005b      	lsls	r3, r3, #1
 8007374:	4a20      	ldr	r2, [pc, #128]	@ (80073f8 <RS485_ProcessPendingFrames+0x9c>)
 8007376:	4413      	add	r3, r2
 8007378:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 800737a:	4b1e      	ldr	r3, [pc, #120]	@ (80073f4 <RS485_ProcessPendingFrames+0x98>)
 800737c:	781b      	ldrb	r3, [r3, #0]
 800737e:	b2db      	uxtb	r3, r3
 8007380:	4619      	mov	r1, r3
 8007382:	4a1d      	ldr	r2, [pc, #116]	@ (80073f8 <RS485_ProcessPendingFrames+0x9c>)
 8007384:	460b      	mov	r3, r1
 8007386:	01db      	lsls	r3, r3, #7
 8007388:	440b      	add	r3, r1
 800738a:	005b      	lsls	r3, r3, #1
 800738c:	4413      	add	r3, r2
 800738e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007392:	881b      	ldrh	r3, [r3, #0]
 8007394:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 800739c:	4b17      	ldr	r3, [pc, #92]	@ (80073fc <RS485_ProcessPendingFrames+0xa0>)
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	787a      	ldrb	r2, [r7, #1]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d105      	bne.n	80073b2 <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 80073a6:	887b      	ldrh	r3, [r7, #2]
 80073a8:	4619      	mov	r1, r3
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f7fd ffa8 	bl	8005300 <modbus_slave_handle_frame>
 80073b0:	e004      	b.n	80073bc <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 80073b2:	887b      	ldrh	r3, [r7, #2]
 80073b4:	4619      	mov	r1, r3
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f7fd feae 	bl	8005118 <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80073bc:	4b0d      	ldr	r3, [pc, #52]	@ (80073f4 <RS485_ProcessPendingFrames+0x98>)
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	3301      	adds	r3, #1
 80073c4:	425a      	negs	r2, r3
 80073c6:	f003 0307 	and.w	r3, r3, #7
 80073ca:	f002 0207 	and.w	r2, r2, #7
 80073ce:	bf58      	it	pl
 80073d0:	4253      	negpl	r3, r2
 80073d2:	b2da      	uxtb	r2, r3
 80073d4:	4b07      	ldr	r3, [pc, #28]	@ (80073f4 <RS485_ProcessPendingFrames+0x98>)
 80073d6:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80073d8:	4b06      	ldr	r3, [pc, #24]	@ (80073f4 <RS485_ProcessPendingFrames+0x98>)
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	b2da      	uxtb	r2, r3
 80073de:	4b08      	ldr	r3, [pc, #32]	@ (8007400 <RS485_ProcessPendingFrames+0xa4>)
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d1bd      	bne.n	8007364 <RS485_ProcessPendingFrames+0x8>
	}
}
 80073e8:	bf00      	nop
 80073ea:	bf00      	nop
 80073ec:	3708      	adds	r7, #8
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	200024e9 	.word	0x200024e9
 80073f8:	200014c8 	.word	0x200014c8
 80073fc:	200024f0 	.word	0x200024f0
 8007400:	200024e8 	.word	0x200024e8

08007404 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8007404:	b580      	push	{r7, lr}
 8007406:	b082      	sub	sp, #8
 8007408:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 800740a:	4b36      	ldr	r3, [pc, #216]	@ (80074e4 <RS485_TransmitPendingFrames+0xe0>)
 800740c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007410:	2b20      	cmp	r3, #32
 8007412:	d163      	bne.n	80074dc <RS485_TransmitPendingFrames+0xd8>
 8007414:	4b34      	ldr	r3, [pc, #208]	@ (80074e8 <RS485_TransmitPendingFrames+0xe4>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d05f      	beq.n	80074dc <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 800741c:	4b33      	ldr	r3, [pc, #204]	@ (80074ec <RS485_TransmitPendingFrames+0xe8>)
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	b2da      	uxtb	r2, r3
 8007422:	4b33      	ldr	r3, [pc, #204]	@ (80074f0 <RS485_TransmitPendingFrames+0xec>)
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	b2db      	uxtb	r3, r3
 8007428:	429a      	cmp	r2, r3
 800742a:	d057      	beq.n	80074dc <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 800742c:	4b2e      	ldr	r3, [pc, #184]	@ (80074e8 <RS485_TransmitPendingFrames+0xe4>)
 800742e:	2201      	movs	r2, #1
 8007430:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8007432:	4b2e      	ldr	r3, [pc, #184]	@ (80074ec <RS485_TransmitPendingFrames+0xe8>)
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	b2db      	uxtb	r3, r3
 8007438:	461a      	mov	r2, r3
 800743a:	4613      	mov	r3, r2
 800743c:	01db      	lsls	r3, r3, #7
 800743e:	4413      	add	r3, r2
 8007440:	005b      	lsls	r3, r3, #1
 8007442:	4a2c      	ldr	r2, [pc, #176]	@ (80074f4 <RS485_TransmitPendingFrames+0xf0>)
 8007444:	4413      	add	r3, r2
 8007446:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8007448:	4b28      	ldr	r3, [pc, #160]	@ (80074ec <RS485_TransmitPendingFrames+0xe8>)
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	b2db      	uxtb	r3, r3
 800744e:	4619      	mov	r1, r3
 8007450:	4a28      	ldr	r2, [pc, #160]	@ (80074f4 <RS485_TransmitPendingFrames+0xf0>)
 8007452:	460b      	mov	r3, r1
 8007454:	01db      	lsls	r3, r3, #7
 8007456:	440b      	add	r3, r1
 8007458:	005b      	lsls	r3, r3, #1
 800745a:	4413      	add	r3, r2
 800745c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007460:	881b      	ldrh	r3, [r3, #0]
 8007462:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8007464:	f7ff fe34 	bl	80070d0 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007468:	4b1e      	ldr	r3, [pc, #120]	@ (80074e4 <RS485_TransmitPendingFrames+0xe0>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	4b1d      	ldr	r3, [pc, #116]	@ (80074e4 <RS485_TransmitPendingFrames+0xe0>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007476:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8007478:	887b      	ldrh	r3, [r7, #2]
 800747a:	461a      	mov	r2, r3
 800747c:	6879      	ldr	r1, [r7, #4]
 800747e:	4819      	ldr	r0, [pc, #100]	@ (80074e4 <RS485_TransmitPendingFrames+0xe0>)
 8007480:	f007 fe7e 	bl	800f180 <HAL_UART_Transmit_DMA>
 8007484:	4603      	mov	r3, r0
 8007486:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8007488:	4b16      	ldr	r3, [pc, #88]	@ (80074e4 <RS485_TransmitPendingFrames+0xe0>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	4b15      	ldr	r3, [pc, #84]	@ (80074e4 <RS485_TransmitPendingFrames+0xe0>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007496:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8007498:	787b      	ldrb	r3, [r7, #1]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d010      	beq.n	80074c0 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 800749e:	f7ff fe2f 	bl	8007100 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80074a2:	4b10      	ldr	r3, [pc, #64]	@ (80074e4 <RS485_TransmitPendingFrames+0xe0>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	4b0e      	ldr	r3, [pc, #56]	@ (80074e4 <RS485_TransmitPendingFrames+0xe0>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074b0:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80074b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80074b6:	4910      	ldr	r1, [pc, #64]	@ (80074f8 <RS485_TransmitPendingFrames+0xf4>)
 80074b8:	480a      	ldr	r0, [pc, #40]	@ (80074e4 <RS485_TransmitPendingFrames+0xe0>)
 80074ba:	f009 fa7e 	bl	80109ba <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 80074be:	e00d      	b.n	80074dc <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80074c0:	4b0a      	ldr	r3, [pc, #40]	@ (80074ec <RS485_TransmitPendingFrames+0xe8>)
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	3301      	adds	r3, #1
 80074c8:	425a      	negs	r2, r3
 80074ca:	f003 0307 	and.w	r3, r3, #7
 80074ce:	f002 0207 	and.w	r2, r2, #7
 80074d2:	bf58      	it	pl
 80074d4:	4253      	negpl	r3, r2
 80074d6:	b2da      	uxtb	r2, r3
 80074d8:	4b04      	ldr	r3, [pc, #16]	@ (80074ec <RS485_TransmitPendingFrames+0xe8>)
 80074da:	701a      	strb	r2, [r3, #0]
}
 80074dc:	bf00      	nop
 80074de:	3708      	adds	r7, #8
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	20001254 	.word	0x20001254
 80074e8:	200024ec 	.word	0x200024ec
 80074ec:	200024eb 	.word	0x200024eb
 80074f0:	200024ea 	.word	0x200024ea
 80074f4:	20001cd8 	.word	0x20001cd8
 80074f8:	200013c8 	.word	0x200013c8

080074fc <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a07      	ldr	r2, [pc, #28]	@ (8007528 <HAL_UART_ErrorCallback+0x2c>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d108      	bne.n	8007520 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 800750e:	4807      	ldr	r0, [pc, #28]	@ (800752c <HAL_UART_ErrorCallback+0x30>)
 8007510:	f7fd fdc8 	bl	80050a4 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007514:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007518:	4905      	ldr	r1, [pc, #20]	@ (8007530 <HAL_UART_ErrorCallback+0x34>)
 800751a:	4806      	ldr	r0, [pc, #24]	@ (8007534 <HAL_UART_ErrorCallback+0x38>)
 800751c:	f009 fa4d 	bl	80109ba <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8007520:	bf00      	nop
 8007522:	3708      	adds	r7, #8
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	40013800 	.word	0x40013800
 800752c:	0801acfc 	.word	0x0801acfc
 8007530:	200013c8 	.word	0x200013c8
 8007534:	20001254 	.word	0x20001254

08007538 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
 800753e:	4603      	mov	r3, r0
 8007540:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8007542:	79fb      	ldrb	r3, [r7, #7]
 8007544:	091b      	lsrs	r3, r3, #4
 8007546:	b2db      	uxtb	r3, r3
 8007548:	461a      	mov	r2, r3
 800754a:	0092      	lsls	r2, r2, #2
 800754c:	4413      	add	r3, r2
 800754e:	005b      	lsls	r3, r3, #1
 8007550:	b2da      	uxtb	r2, r3
 8007552:	79fb      	ldrb	r3, [r7, #7]
 8007554:	f003 030f 	and.w	r3, r3, #15
 8007558:	b2db      	uxtb	r3, r3
 800755a:	4413      	add	r3, r2
 800755c:	b2db      	uxtb	r3, r3
}
 800755e:	4618      	mov	r0, r3
 8007560:	370c      	adds	r7, #12
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr
	...

0800756c <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	4603      	mov	r3, r0
 8007574:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8007576:	79fb      	ldrb	r3, [r7, #7]
 8007578:	4a0e      	ldr	r2, [pc, #56]	@ (80075b4 <DecimalToBCD+0x48>)
 800757a:	fba2 2303 	umull	r2, r3, r2, r3
 800757e:	08db      	lsrs	r3, r3, #3
 8007580:	b2db      	uxtb	r3, r3
 8007582:	b25b      	sxtb	r3, r3
 8007584:	011b      	lsls	r3, r3, #4
 8007586:	b258      	sxtb	r0, r3
 8007588:	79fa      	ldrb	r2, [r7, #7]
 800758a:	4b0a      	ldr	r3, [pc, #40]	@ (80075b4 <DecimalToBCD+0x48>)
 800758c:	fba3 1302 	umull	r1, r3, r3, r2
 8007590:	08d9      	lsrs	r1, r3, #3
 8007592:	460b      	mov	r3, r1
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	440b      	add	r3, r1
 8007598:	005b      	lsls	r3, r3, #1
 800759a:	1ad3      	subs	r3, r2, r3
 800759c:	b2db      	uxtb	r3, r3
 800759e:	b25b      	sxtb	r3, r3
 80075a0:	4303      	orrs	r3, r0
 80075a2:	b25b      	sxtb	r3, r3
 80075a4:	b2db      	uxtb	r3, r3
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	cccccccd 	.word	0xcccccccd

080075b8 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b088      	sub	sp, #32
 80075bc:	af02      	add	r7, sp, #8
 80075be:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 80075c0:	2300      	movs	r3, #0
 80075c2:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 80075c4:	f107 020f 	add.w	r2, r7, #15
 80075c8:	f04f 33ff 	mov.w	r3, #4294967295
 80075cc:	9300      	str	r3, [sp, #0]
 80075ce:	2301      	movs	r3, #1
 80075d0:	21d0      	movs	r1, #208	@ 0xd0
 80075d2:	482e      	ldr	r0, [pc, #184]	@ (800768c <DS3231_ReadTime+0xd4>)
 80075d4:	f003 fc5a 	bl	800ae8c <HAL_I2C_Master_Transmit>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d001      	beq.n	80075e2 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e050      	b.n	8007684 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 80075e2:	f107 0210 	add.w	r2, r7, #16
 80075e6:	f04f 33ff 	mov.w	r3, #4294967295
 80075ea:	9300      	str	r3, [sp, #0]
 80075ec:	2307      	movs	r3, #7
 80075ee:	21d0      	movs	r1, #208	@ 0xd0
 80075f0:	4826      	ldr	r0, [pc, #152]	@ (800768c <DS3231_ReadTime+0xd4>)
 80075f2:	f003 fd63 	bl	800b0bc <HAL_I2C_Master_Receive>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d001      	beq.n	8007600 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e041      	b.n	8007684 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8007600:	7c3b      	ldrb	r3, [r7, #16]
 8007602:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007606:	b2db      	uxtb	r3, r3
 8007608:	4618      	mov	r0, r3
 800760a:	f7ff ff95 	bl	8007538 <BCDToDecimal>
 800760e:	4603      	mov	r3, r0
 8007610:	461a      	mov	r2, r3
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8007616:	7c7b      	ldrb	r3, [r7, #17]
 8007618:	4618      	mov	r0, r3
 800761a:	f7ff ff8d 	bl	8007538 <BCDToDecimal>
 800761e:	4603      	mov	r3, r0
 8007620:	461a      	mov	r2, r3
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8007626:	7cbb      	ldrb	r3, [r7, #18]
 8007628:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800762c:	b2db      	uxtb	r3, r3
 800762e:	4618      	mov	r0, r3
 8007630:	f7ff ff82 	bl	8007538 <BCDToDecimal>
 8007634:	4603      	mov	r3, r0
 8007636:	461a      	mov	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 800763c:	7cfb      	ldrb	r3, [r7, #19]
 800763e:	4618      	mov	r0, r3
 8007640:	f7ff ff7a 	bl	8007538 <BCDToDecimal>
 8007644:	4603      	mov	r3, r0
 8007646:	461a      	mov	r2, r3
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 800764c:	7d3b      	ldrb	r3, [r7, #20]
 800764e:	4618      	mov	r0, r3
 8007650:	f7ff ff72 	bl	8007538 <BCDToDecimal>
 8007654:	4603      	mov	r3, r0
 8007656:	461a      	mov	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 800765c:	7d7b      	ldrb	r3, [r7, #21]
 800765e:	f003 031f 	and.w	r3, r3, #31
 8007662:	b2db      	uxtb	r3, r3
 8007664:	4618      	mov	r0, r3
 8007666:	f7ff ff67 	bl	8007538 <BCDToDecimal>
 800766a:	4603      	mov	r3, r0
 800766c:	461a      	mov	r2, r3
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8007672:	7dbb      	ldrb	r3, [r7, #22]
 8007674:	4618      	mov	r0, r3
 8007676:	f7ff ff5f 	bl	8007538 <BCDToDecimal>
 800767a:	4603      	mov	r3, r0
 800767c:	461a      	mov	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8007682:	2300      	movs	r3, #0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3718      	adds	r7, #24
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	2000119c 	.word	0x2000119c

08007690 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8007690:	b580      	push	{r7, lr}
 8007692:	b088      	sub	sp, #32
 8007694:	af04      	add	r7, sp, #16
 8007696:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007698:	2300      	movs	r3, #0
 800769a:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7ff ff63 	bl	800756c <DecimalToBCD>
 80076a6:	4603      	mov	r3, r0
 80076a8:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	785b      	ldrb	r3, [r3, #1]
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7ff ff5c 	bl	800756c <DecimalToBCD>
 80076b4:	4603      	mov	r3, r0
 80076b6:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	789b      	ldrb	r3, [r3, #2]
 80076bc:	4618      	mov	r0, r3
 80076be:	f7ff ff55 	bl	800756c <DecimalToBCD>
 80076c2:	4603      	mov	r3, r0
 80076c4:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	78db      	ldrb	r3, [r3, #3]
 80076ca:	4618      	mov	r0, r3
 80076cc:	f7ff ff4e 	bl	800756c <DecimalToBCD>
 80076d0:	4603      	mov	r3, r0
 80076d2:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	791b      	ldrb	r3, [r3, #4]
 80076d8:	4618      	mov	r0, r3
 80076da:	f7ff ff47 	bl	800756c <DecimalToBCD>
 80076de:	4603      	mov	r3, r0
 80076e0:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	795b      	ldrb	r3, [r3, #5]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7ff ff40 	bl	800756c <DecimalToBCD>
 80076ec:	4603      	mov	r3, r0
 80076ee:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	799b      	ldrb	r3, [r3, #6]
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7ff ff39 	bl	800756c <DecimalToBCD>
 80076fa:	4603      	mov	r3, r0
 80076fc:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 80076fe:	7bfb      	ldrb	r3, [r7, #15]
 8007700:	b29a      	uxth	r2, r3
 8007702:	f04f 33ff 	mov.w	r3, #4294967295
 8007706:	9302      	str	r3, [sp, #8]
 8007708:	2307      	movs	r3, #7
 800770a:	9301      	str	r3, [sp, #4]
 800770c:	f107 0308 	add.w	r3, r7, #8
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	2301      	movs	r3, #1
 8007714:	21d0      	movs	r1, #208	@ 0xd0
 8007716:	4806      	ldr	r0, [pc, #24]	@ (8007730 <DS3231_SetTime+0xa0>)
 8007718:	f003 fdc6 	bl	800b2a8 <HAL_I2C_Mem_Write>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d001      	beq.n	8007726 <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8007722:	2301      	movs	r3, #1
 8007724:	e000      	b.n	8007728 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	3710      	adds	r7, #16
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}
 8007730:	2000119c 	.word	0x2000119c

08007734 <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8007734:	b580      	push	{r7, lr}
 8007736:	b082      	sub	sp, #8
 8007738:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 800773a:	2201      	movs	r2, #1
 800773c:	490a      	ldr	r1, [pc, #40]	@ (8007768 <SD_Mount+0x34>)
 800773e:	480b      	ldr	r0, [pc, #44]	@ (800776c <SD_Mount+0x38>)
 8007740:	f00e fe4e 	bl	80163e0 <f_mount>
 8007744:	4603      	mov	r3, r0
 8007746:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8007748:	79fb      	ldrb	r3, [r7, #7]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d004      	beq.n	8007758 <SD_Mount+0x24>
		isMounted = false;
 800774e:	4b08      	ldr	r3, [pc, #32]	@ (8007770 <SD_Mount+0x3c>)
 8007750:	2200      	movs	r2, #0
 8007752:	701a      	strb	r2, [r3, #0]
		return false;
 8007754:	2300      	movs	r3, #0
 8007756:	e003      	b.n	8007760 <SD_Mount+0x2c>
	}

	isMounted = true;
 8007758:	4b05      	ldr	r3, [pc, #20]	@ (8007770 <SD_Mount+0x3c>)
 800775a:	2201      	movs	r2, #1
 800775c:	701a      	strb	r2, [r3, #0]
	return true;
 800775e:	2301      	movs	r3, #1
}
 8007760:	4618      	mov	r0, r3
 8007762:	3708      	adds	r7, #8
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}
 8007768:	0801ad20 	.word	0x0801ad20
 800776c:	200024f4 	.word	0x200024f4
 8007770:	20002958 	.word	0x20002958

08007774 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8007774:	b580      	push	{r7, lr}
 8007776:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8007778:	f7ff ffdc 	bl	8007734 <SD_Mount>
 800777c:	4603      	mov	r3, r0
    }
}
 800777e:	4618      	mov	r0, r3
 8007780:	bd80      	pop	{r7, pc}
	...

08007784 <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 8007784:	b580      	push	{r7, lr}
 8007786:	b0cc      	sub	sp, #304	@ 0x130
 8007788:	af02      	add	r7, sp, #8
 800778a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800778e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007792:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8007794:	4b4d      	ldr	r3, [pc, #308]	@ (80078cc <SD_Log+0x148>)
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	f083 0301 	eor.w	r3, r3, #1
 800779c:	b2db      	uxtb	r3, r3
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d001      	beq.n	80077a6 <SD_Log+0x22>
 80077a2:	2300      	movs	r3, #0
 80077a4:	e08d      	b.n	80078c2 <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 80077a6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80077aa:	4618      	mov	r0, r3
 80077ac:	f7ff ff04 	bl	80075b8 <DS3231_ReadTime>
 80077b0:	4603      	mov	r3, r0
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d00c      	beq.n	80077d0 <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 80077b6:	4a46      	ldr	r2, [pc, #280]	@ (80078d0 <SD_Log+0x14c>)
 80077b8:	2120      	movs	r1, #32
 80077ba:	4846      	ldr	r0, [pc, #280]	@ (80078d4 <SD_Log+0x150>)
 80077bc:	f010 ff7a 	bl	80186b4 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 80077c0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80077c4:	4a44      	ldr	r2, [pc, #272]	@ (80078d8 <SD_Log+0x154>)
 80077c6:	2110      	movs	r1, #16
 80077c8:	4618      	mov	r0, r3
 80077ca:	f010 ff73 	bl	80186b4 <sniprintf>
 80077ce:	e01e      	b.n	800780e <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 80077d0:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80077d4:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80077d8:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80077dc:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 80077e0:	9101      	str	r1, [sp, #4]
 80077e2:	9200      	str	r2, [sp, #0]
 80077e4:	4a3d      	ldr	r2, [pc, #244]	@ (80078dc <SD_Log+0x158>)
 80077e6:	2120      	movs	r1, #32
 80077e8:	483a      	ldr	r0, [pc, #232]	@ (80078d4 <SD_Log+0x150>)
 80077ea:	f010 ff63 	bl	80186b4 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 80077ee:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 80077f2:	4619      	mov	r1, r3
 80077f4:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 80077f8:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 80077fc:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8007800:	9201      	str	r2, [sp, #4]
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	460b      	mov	r3, r1
 8007806:	4a36      	ldr	r2, [pc, #216]	@ (80078e0 <SD_Log+0x15c>)
 8007808:	2110      	movs	r1, #16
 800780a:	f010 ff53 	bl	80186b4 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 800780e:	2212      	movs	r2, #18
 8007810:	4930      	ldr	r1, [pc, #192]	@ (80078d4 <SD_Log+0x150>)
 8007812:	4834      	ldr	r0, [pc, #208]	@ (80078e4 <SD_Log+0x160>)
 8007814:	f00e fe2a 	bl	801646c <f_open>
 8007818:	4603      	mov	r3, r0
 800781a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 800781e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007822:	2b00      	cmp	r3, #0
 8007824:	d001      	beq.n	800782a <SD_Log+0xa6>
 8007826:	2300      	movs	r3, #0
 8007828:	e04b      	b.n	80078c2 <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 800782a:	4b2e      	ldr	r3, [pc, #184]	@ (80078e4 <SD_Log+0x160>)
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	4619      	mov	r1, r3
 8007830:	482c      	ldr	r0, [pc, #176]	@ (80078e4 <SD_Log+0x160>)
 8007832:	f00f f9f2 	bl	8016c1a <f_lseek>
 8007836:	4603      	mov	r3, r0
 8007838:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 800783c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007840:	2b00      	cmp	r3, #0
 8007842:	d004      	beq.n	800784e <SD_Log+0xca>
		f_close(&logFile);
 8007844:	4827      	ldr	r0, [pc, #156]	@ (80078e4 <SD_Log+0x160>)
 8007846:	f00f f9be 	bl	8016bc6 <f_close>
		return false;
 800784a:	2300      	movs	r3, #0
 800784c:	e039      	b.n	80078c2 <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 800784e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8007852:	f107 0010 	add.w	r0, r7, #16
 8007856:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800785a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	9300      	str	r3, [sp, #0]
 8007862:	4613      	mov	r3, r2
 8007864:	4a20      	ldr	r2, [pc, #128]	@ (80078e8 <SD_Log+0x164>)
 8007866:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800786a:	f010 ff23 	bl	80186b4 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 800786e:	f107 0310 	add.w	r3, r7, #16
 8007872:	4618      	mov	r0, r3
 8007874:	f7f8 fd24 	bl	80002c0 <strlen>
 8007878:	4602      	mov	r2, r0
 800787a:	f107 030c 	add.w	r3, r7, #12
 800787e:	f107 0110 	add.w	r1, r7, #16
 8007882:	4818      	ldr	r0, [pc, #96]	@ (80078e4 <SD_Log+0x160>)
 8007884:	f00e ffac 	bl	80167e0 <f_write>
 8007888:	4603      	mov	r3, r0
 800788a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 800788e:	4815      	ldr	r0, [pc, #84]	@ (80078e4 <SD_Log+0x160>)
 8007890:	f00f f999 	bl	8016bc6 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 8007894:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007898:	2b00      	cmp	r3, #0
 800789a:	d10e      	bne.n	80078ba <SD_Log+0x136>
 800789c:	f107 0310 	add.w	r3, r7, #16
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7f8 fd0d 	bl	80002c0 <strlen>
 80078a6:	4602      	mov	r2, r0
 80078a8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80078ac:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d101      	bne.n	80078ba <SD_Log+0x136>
 80078b6:	2301      	movs	r3, #1
 80078b8:	e000      	b.n	80078bc <SD_Log+0x138>
 80078ba:	2300      	movs	r3, #0
 80078bc:	f003 0301 	and.w	r3, r3, #1
 80078c0:	b2db      	uxtb	r3, r3
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	20002958 	.word	0x20002958
 80078d0:	0801ad24 	.word	0x0801ad24
 80078d4:	2000295c 	.word	0x2000295c
 80078d8:	0801ad38 	.word	0x0801ad38
 80078dc:	0801ad44 	.word	0x0801ad44
 80078e0:	0801ad58 	.word	0x0801ad58
 80078e4:	20002728 	.word	0x20002728
 80078e8:	0801ad6c 	.word	0x0801ad6c

080078ec <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80078f4:	f000 fd66 	bl	80083c4 <HAL_GetTick>
 80078f8:	4603      	mov	r3, r0
 80078fa:	4a04      	ldr	r2, [pc, #16]	@ (800790c <SPI_Timer_On+0x20>)
 80078fc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80078fe:	4a04      	ldr	r2, [pc, #16]	@ (8007910 <SPI_Timer_On+0x24>)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6013      	str	r3, [r2, #0]
}
 8007904:	bf00      	nop
 8007906:	3708      	adds	r7, #8
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	20002980 	.word	0x20002980
 8007910:	20002984 	.word	0x20002984

08007914 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007914:	b580      	push	{r7, lr}
 8007916:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007918:	f000 fd54 	bl	80083c4 <HAL_GetTick>
 800791c:	4602      	mov	r2, r0
 800791e:	4b06      	ldr	r3, [pc, #24]	@ (8007938 <SPI_Timer_Status+0x24>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	1ad2      	subs	r2, r2, r3
 8007924:	4b05      	ldr	r3, [pc, #20]	@ (800793c <SPI_Timer_Status+0x28>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	429a      	cmp	r2, r3
 800792a:	bf34      	ite	cc
 800792c:	2301      	movcc	r3, #1
 800792e:	2300      	movcs	r3, #0
 8007930:	b2db      	uxtb	r3, r3
}
 8007932:	4618      	mov	r0, r3
 8007934:	bd80      	pop	{r7, pc}
 8007936:	bf00      	nop
 8007938:	20002980 	.word	0x20002980
 800793c:	20002984 	.word	0x20002984

08007940 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b086      	sub	sp, #24
 8007944:	af02      	add	r7, sp, #8
 8007946:	4603      	mov	r3, r0
 8007948:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800794a:	f107 020f 	add.w	r2, r7, #15
 800794e:	1df9      	adds	r1, r7, #7
 8007950:	2332      	movs	r3, #50	@ 0x32
 8007952:	9300      	str	r3, [sp, #0]
 8007954:	2301      	movs	r3, #1
 8007956:	4804      	ldr	r0, [pc, #16]	@ (8007968 <xchg_spi+0x28>)
 8007958:	f007 f83f 	bl	800e9da <HAL_SPI_TransmitReceive>
    return rxDat;
 800795c:	7bfb      	ldrb	r3, [r7, #15]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	200011f0 	.word	0x200011f0

0800796c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800796c:	b590      	push	{r4, r7, lr}
 800796e:	b085      	sub	sp, #20
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007976:	2300      	movs	r3, #0
 8007978:	60fb      	str	r3, [r7, #12]
 800797a:	e00a      	b.n	8007992 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	18d4      	adds	r4, r2, r3
 8007982:	20ff      	movs	r0, #255	@ 0xff
 8007984:	f7ff ffdc 	bl	8007940 <xchg_spi>
 8007988:	4603      	mov	r3, r0
 800798a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	3301      	adds	r3, #1
 8007990:	60fb      	str	r3, [r7, #12]
 8007992:	68fa      	ldr	r2, [r7, #12]
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	429a      	cmp	r2, r3
 8007998:	d3f0      	bcc.n	800797c <rcvr_spi_multi+0x10>
	}
}
 800799a:	bf00      	nop
 800799c:	bf00      	nop
 800799e:	3714      	adds	r7, #20
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd90      	pop	{r4, r7, pc}

080079a4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b082      	sub	sp, #8
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	b29a      	uxth	r2, r3
 80079b2:	f04f 33ff 	mov.w	r3, #4294967295
 80079b6:	6879      	ldr	r1, [r7, #4]
 80079b8:	4803      	ldr	r0, [pc, #12]	@ (80079c8 <xmit_spi_multi+0x24>)
 80079ba:	f006 fe98 	bl	800e6ee <HAL_SPI_Transmit>
}
 80079be:	bf00      	nop
 80079c0:	3708      	adds	r7, #8
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	200011f0 	.word	0x200011f0

080079cc <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b086      	sub	sp, #24
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80079d4:	f000 fcf6 	bl	80083c4 <HAL_GetTick>
 80079d8:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80079de:	20ff      	movs	r0, #255	@ 0xff
 80079e0:	f7ff ffae 	bl	8007940 <xchg_spi>
 80079e4:	4603      	mov	r3, r0
 80079e6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
 80079ea:	2bff      	cmp	r3, #255	@ 0xff
 80079ec:	d007      	beq.n	80079fe <wait_ready+0x32>
 80079ee:	f000 fce9 	bl	80083c4 <HAL_GetTick>
 80079f2:	4602      	mov	r2, r0
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	1ad3      	subs	r3, r2, r3
 80079f8:	693a      	ldr	r2, [r7, #16]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d8ef      	bhi.n	80079de <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
 8007a00:	2bff      	cmp	r3, #255	@ 0xff
 8007a02:	bf0c      	ite	eq
 8007a04:	2301      	moveq	r3, #1
 8007a06:	2300      	movne	r3, #0
 8007a08:	b2db      	uxtb	r3, r3
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3718      	adds	r7, #24
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
	...

08007a14 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007a1e:	4804      	ldr	r0, [pc, #16]	@ (8007a30 <despiselect+0x1c>)
 8007a20:	f003 f980 	bl	800ad24 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007a24:	20ff      	movs	r0, #255	@ 0xff
 8007a26:	f7ff ff8b 	bl	8007940 <xchg_spi>

}
 8007a2a:	bf00      	nop
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	48000800 	.word	0x48000800

08007a34 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007a38:	2200      	movs	r2, #0
 8007a3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007a3e:	480a      	ldr	r0, [pc, #40]	@ (8007a68 <spiselect+0x34>)
 8007a40:	f003 f970 	bl	800ad24 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8007a44:	20ff      	movs	r0, #255	@ 0xff
 8007a46:	f7ff ff7b 	bl	8007940 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007a4a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007a4e:	f7ff ffbd 	bl	80079cc <wait_ready>
 8007a52:	4603      	mov	r3, r0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d001      	beq.n	8007a5c <spiselect+0x28>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e002      	b.n	8007a62 <spiselect+0x2e>

	despiselect();
 8007a5c:	f7ff ffda 	bl	8007a14 <despiselect>
	return 0;	/* Timeout */
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	bd80      	pop	{r7, pc}
 8007a66:	bf00      	nop
 8007a68:	48000800 	.word	0x48000800

08007a6c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8007a76:	20c8      	movs	r0, #200	@ 0xc8
 8007a78:	f7ff ff38 	bl	80078ec <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007a7c:	20ff      	movs	r0, #255	@ 0xff
 8007a7e:	f7ff ff5f 	bl	8007940 <xchg_spi>
 8007a82:	4603      	mov	r3, r0
 8007a84:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8007a86:	7bfb      	ldrb	r3, [r7, #15]
 8007a88:	2bff      	cmp	r3, #255	@ 0xff
 8007a8a:	d104      	bne.n	8007a96 <rcvr_datablock+0x2a>
 8007a8c:	f7ff ff42 	bl	8007914 <SPI_Timer_Status>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d1f2      	bne.n	8007a7c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8007a96:	7bfb      	ldrb	r3, [r7, #15]
 8007a98:	2bfe      	cmp	r3, #254	@ 0xfe
 8007a9a:	d001      	beq.n	8007aa0 <rcvr_datablock+0x34>
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	e00a      	b.n	8007ab6 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8007aa0:	6839      	ldr	r1, [r7, #0]
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f7ff ff62 	bl	800796c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8007aa8:	20ff      	movs	r0, #255	@ 0xff
 8007aaa:	f7ff ff49 	bl	8007940 <xchg_spi>
 8007aae:	20ff      	movs	r0, #255	@ 0xff
 8007ab0:	f7ff ff46 	bl	8007940 <xchg_spi>

	return 1;						/* Function succeeded */
 8007ab4:	2301      	movs	r3, #1
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8007abe:	b580      	push	{r7, lr}
 8007ac0:	b084      	sub	sp, #16
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8007aca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007ace:	f7ff ff7d 	bl	80079cc <wait_ready>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d101      	bne.n	8007adc <xmit_datablock+0x1e>
 8007ad8:	2300      	movs	r3, #0
 8007ada:	e01e      	b.n	8007b1a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007adc:	78fb      	ldrb	r3, [r7, #3]
 8007ade:	4618      	mov	r0, r3
 8007ae0:	f7ff ff2e 	bl	8007940 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007ae4:	78fb      	ldrb	r3, [r7, #3]
 8007ae6:	2bfd      	cmp	r3, #253	@ 0xfd
 8007ae8:	d016      	beq.n	8007b18 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007aea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7ff ff58 	bl	80079a4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007af4:	20ff      	movs	r0, #255	@ 0xff
 8007af6:	f7ff ff23 	bl	8007940 <xchg_spi>
 8007afa:	20ff      	movs	r0, #255	@ 0xff
 8007afc:	f7ff ff20 	bl	8007940 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8007b00:	20ff      	movs	r0, #255	@ 0xff
 8007b02:	f7ff ff1d 	bl	8007940 <xchg_spi>
 8007b06:	4603      	mov	r3, r0
 8007b08:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007b0a:	7bfb      	ldrb	r3, [r7, #15]
 8007b0c:	f003 031f 	and.w	r3, r3, #31
 8007b10:	2b05      	cmp	r3, #5
 8007b12:	d001      	beq.n	8007b18 <xmit_datablock+0x5a>
 8007b14:	2300      	movs	r3, #0
 8007b16:	e000      	b.n	8007b1a <xmit_datablock+0x5c>
	}
	return 1;
 8007b18:	2301      	movs	r3, #1
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3710      	adds	r7, #16
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}

08007b22 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8007b22:	b580      	push	{r7, lr}
 8007b24:	b084      	sub	sp, #16
 8007b26:	af00      	add	r7, sp, #0
 8007b28:	4603      	mov	r3, r0
 8007b2a:	6039      	str	r1, [r7, #0]
 8007b2c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8007b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	da0e      	bge.n	8007b54 <send_cmd+0x32>
		cmd &= 0x7F;
 8007b36:	79fb      	ldrb	r3, [r7, #7]
 8007b38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b3c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8007b3e:	2100      	movs	r1, #0
 8007b40:	2037      	movs	r0, #55	@ 0x37
 8007b42:	f7ff ffee 	bl	8007b22 <send_cmd>
 8007b46:	4603      	mov	r3, r0
 8007b48:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8007b4a:	7bbb      	ldrb	r3, [r7, #14]
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d901      	bls.n	8007b54 <send_cmd+0x32>
 8007b50:	7bbb      	ldrb	r3, [r7, #14]
 8007b52:	e051      	b.n	8007bf8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007b54:	79fb      	ldrb	r3, [r7, #7]
 8007b56:	2b0c      	cmp	r3, #12
 8007b58:	d008      	beq.n	8007b6c <send_cmd+0x4a>
		despiselect();
 8007b5a:	f7ff ff5b 	bl	8007a14 <despiselect>
		if (!spiselect()) return 0xFF;
 8007b5e:	f7ff ff69 	bl	8007a34 <spiselect>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d101      	bne.n	8007b6c <send_cmd+0x4a>
 8007b68:	23ff      	movs	r3, #255	@ 0xff
 8007b6a:	e045      	b.n	8007bf8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007b6c:	79fb      	ldrb	r3, [r7, #7]
 8007b6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	4618      	mov	r0, r3
 8007b76:	f7ff fee3 	bl	8007940 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	0e1b      	lsrs	r3, r3, #24
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	4618      	mov	r0, r3
 8007b82:	f7ff fedd 	bl	8007940 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	0c1b      	lsrs	r3, r3, #16
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7ff fed7 	bl	8007940 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	0a1b      	lsrs	r3, r3, #8
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7ff fed1 	bl	8007940 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7ff fecc 	bl	8007940 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8007ba8:	2301      	movs	r3, #1
 8007baa:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8007bac:	79fb      	ldrb	r3, [r7, #7]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <send_cmd+0x94>
 8007bb2:	2395      	movs	r3, #149	@ 0x95
 8007bb4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8007bb6:	79fb      	ldrb	r3, [r7, #7]
 8007bb8:	2b08      	cmp	r3, #8
 8007bba:	d101      	bne.n	8007bc0 <send_cmd+0x9e>
 8007bbc:	2387      	movs	r3, #135	@ 0x87
 8007bbe:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8007bc0:	7bfb      	ldrb	r3, [r7, #15]
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f7ff febc 	bl	8007940 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007bc8:	79fb      	ldrb	r3, [r7, #7]
 8007bca:	2b0c      	cmp	r3, #12
 8007bcc:	d102      	bne.n	8007bd4 <send_cmd+0xb2>
 8007bce:	20ff      	movs	r0, #255	@ 0xff
 8007bd0:	f7ff feb6 	bl	8007940 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007bd4:	230a      	movs	r3, #10
 8007bd6:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007bd8:	20ff      	movs	r0, #255	@ 0xff
 8007bda:	f7ff feb1 	bl	8007940 <xchg_spi>
 8007bde:	4603      	mov	r3, r0
 8007be0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8007be2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	da05      	bge.n	8007bf6 <send_cmd+0xd4>
 8007bea:	7bfb      	ldrb	r3, [r7, #15]
 8007bec:	3b01      	subs	r3, #1
 8007bee:	73fb      	strb	r3, [r7, #15]
 8007bf0:	7bfb      	ldrb	r3, [r7, #15]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1f0      	bne.n	8007bd8 <send_cmd+0xb6>

	return res;							/* Return received response */
 8007bf6:	7bbb      	ldrb	r3, [r7, #14]
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007c00:	b590      	push	{r4, r7, lr}
 8007c02:	b085      	sub	sp, #20
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	4603      	mov	r3, r0
 8007c08:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007c0a:	79fb      	ldrb	r3, [r7, #7]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d001      	beq.n	8007c14 <USER_SPI_initialize+0x14>
 8007c10:	2301      	movs	r3, #1
 8007c12:	e0d6      	b.n	8007dc2 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007c14:	4b6d      	ldr	r3, [pc, #436]	@ (8007dcc <USER_SPI_initialize+0x1cc>)
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	f003 0302 	and.w	r3, r3, #2
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d003      	beq.n	8007c2a <USER_SPI_initialize+0x2a>
 8007c22:	4b6a      	ldr	r3, [pc, #424]	@ (8007dcc <USER_SPI_initialize+0x1cc>)
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	e0cb      	b.n	8007dc2 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007c2a:	4b69      	ldr	r3, [pc, #420]	@ (8007dd0 <USER_SPI_initialize+0x1d0>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007c34:	4b66      	ldr	r3, [pc, #408]	@ (8007dd0 <USER_SPI_initialize+0x1d0>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8007c3c:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8007c3e:	230a      	movs	r3, #10
 8007c40:	73fb      	strb	r3, [r7, #15]
 8007c42:	e005      	b.n	8007c50 <USER_SPI_initialize+0x50>
 8007c44:	20ff      	movs	r0, #255	@ 0xff
 8007c46:	f7ff fe7b 	bl	8007940 <xchg_spi>
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	73fb      	strb	r3, [r7, #15]
 8007c50:	7bfb      	ldrb	r3, [r7, #15]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d1f6      	bne.n	8007c44 <USER_SPI_initialize+0x44>

	ty = 0;
 8007c56:	2300      	movs	r3, #0
 8007c58:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007c5a:	2100      	movs	r1, #0
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	f7ff ff60 	bl	8007b22 <send_cmd>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	f040 808b 	bne.w	8007d80 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8007c6a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8007c6e:	f7ff fe3d 	bl	80078ec <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8007c72:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8007c76:	2008      	movs	r0, #8
 8007c78:	f7ff ff53 	bl	8007b22 <send_cmd>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	d151      	bne.n	8007d26 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8007c82:	2300      	movs	r3, #0
 8007c84:	73fb      	strb	r3, [r7, #15]
 8007c86:	e00d      	b.n	8007ca4 <USER_SPI_initialize+0xa4>
 8007c88:	7bfc      	ldrb	r4, [r7, #15]
 8007c8a:	20ff      	movs	r0, #255	@ 0xff
 8007c8c:	f7ff fe58 	bl	8007940 <xchg_spi>
 8007c90:	4603      	mov	r3, r0
 8007c92:	461a      	mov	r2, r3
 8007c94:	f104 0310 	add.w	r3, r4, #16
 8007c98:	443b      	add	r3, r7
 8007c9a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007c9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	73fb      	strb	r3, [r7, #15]
 8007ca4:	7bfb      	ldrb	r3, [r7, #15]
 8007ca6:	2b03      	cmp	r3, #3
 8007ca8:	d9ee      	bls.n	8007c88 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8007caa:	7abb      	ldrb	r3, [r7, #10]
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d167      	bne.n	8007d80 <USER_SPI_initialize+0x180>
 8007cb0:	7afb      	ldrb	r3, [r7, #11]
 8007cb2:	2baa      	cmp	r3, #170	@ 0xaa
 8007cb4:	d164      	bne.n	8007d80 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007cb6:	bf00      	nop
 8007cb8:	f7ff fe2c 	bl	8007914 <SPI_Timer_Status>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d007      	beq.n	8007cd2 <USER_SPI_initialize+0xd2>
 8007cc2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007cc6:	20a9      	movs	r0, #169	@ 0xa9
 8007cc8:	f7ff ff2b 	bl	8007b22 <send_cmd>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d1f2      	bne.n	8007cb8 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8007cd2:	f7ff fe1f 	bl	8007914 <SPI_Timer_Status>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d051      	beq.n	8007d80 <USER_SPI_initialize+0x180>
 8007cdc:	2100      	movs	r1, #0
 8007cde:	203a      	movs	r0, #58	@ 0x3a
 8007ce0:	f7ff ff1f 	bl	8007b22 <send_cmd>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d14a      	bne.n	8007d80 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007cea:	2300      	movs	r3, #0
 8007cec:	73fb      	strb	r3, [r7, #15]
 8007cee:	e00d      	b.n	8007d0c <USER_SPI_initialize+0x10c>
 8007cf0:	7bfc      	ldrb	r4, [r7, #15]
 8007cf2:	20ff      	movs	r0, #255	@ 0xff
 8007cf4:	f7ff fe24 	bl	8007940 <xchg_spi>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	f104 0310 	add.w	r3, r4, #16
 8007d00:	443b      	add	r3, r7
 8007d02:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007d06:	7bfb      	ldrb	r3, [r7, #15]
 8007d08:	3301      	adds	r3, #1
 8007d0a:	73fb      	strb	r3, [r7, #15]
 8007d0c:	7bfb      	ldrb	r3, [r7, #15]
 8007d0e:	2b03      	cmp	r3, #3
 8007d10:	d9ee      	bls.n	8007cf0 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8007d12:	7a3b      	ldrb	r3, [r7, #8]
 8007d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <USER_SPI_initialize+0x120>
 8007d1c:	230c      	movs	r3, #12
 8007d1e:	e000      	b.n	8007d22 <USER_SPI_initialize+0x122>
 8007d20:	2304      	movs	r3, #4
 8007d22:	737b      	strb	r3, [r7, #13]
 8007d24:	e02c      	b.n	8007d80 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007d26:	2100      	movs	r1, #0
 8007d28:	20a9      	movs	r0, #169	@ 0xa9
 8007d2a:	f7ff fefa 	bl	8007b22 <send_cmd>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d804      	bhi.n	8007d3e <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007d34:	2302      	movs	r3, #2
 8007d36:	737b      	strb	r3, [r7, #13]
 8007d38:	23a9      	movs	r3, #169	@ 0xa9
 8007d3a:	73bb      	strb	r3, [r7, #14]
 8007d3c:	e003      	b.n	8007d46 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8007d3e:	2301      	movs	r3, #1
 8007d40:	737b      	strb	r3, [r7, #13]
 8007d42:	2301      	movs	r3, #1
 8007d44:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007d46:	bf00      	nop
 8007d48:	f7ff fde4 	bl	8007914 <SPI_Timer_Status>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d007      	beq.n	8007d62 <USER_SPI_initialize+0x162>
 8007d52:	7bbb      	ldrb	r3, [r7, #14]
 8007d54:	2100      	movs	r1, #0
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7ff fee3 	bl	8007b22 <send_cmd>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1f2      	bne.n	8007d48 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007d62:	f7ff fdd7 	bl	8007914 <SPI_Timer_Status>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d007      	beq.n	8007d7c <USER_SPI_initialize+0x17c>
 8007d6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007d70:	2010      	movs	r0, #16
 8007d72:	f7ff fed6 	bl	8007b22 <send_cmd>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d001      	beq.n	8007d80 <USER_SPI_initialize+0x180>
				ty = 0;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007d80:	4a14      	ldr	r2, [pc, #80]	@ (8007dd4 <USER_SPI_initialize+0x1d4>)
 8007d82:	7b7b      	ldrb	r3, [r7, #13]
 8007d84:	7013      	strb	r3, [r2, #0]
	despiselect();
 8007d86:	f7ff fe45 	bl	8007a14 <despiselect>

	if (ty) {			/* OK */
 8007d8a:	7b7b      	ldrb	r3, [r7, #13]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d012      	beq.n	8007db6 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8007d90:	4b0f      	ldr	r3, [pc, #60]	@ (8007dd0 <USER_SPI_initialize+0x1d0>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007dd0 <USER_SPI_initialize+0x1d0>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f042 0208 	orr.w	r2, r2, #8
 8007da2:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007da4:	4b09      	ldr	r3, [pc, #36]	@ (8007dcc <USER_SPI_initialize+0x1cc>)
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	f023 0301 	bic.w	r3, r3, #1
 8007dae:	b2da      	uxtb	r2, r3
 8007db0:	4b06      	ldr	r3, [pc, #24]	@ (8007dcc <USER_SPI_initialize+0x1cc>)
 8007db2:	701a      	strb	r2, [r3, #0]
 8007db4:	e002      	b.n	8007dbc <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007db6:	4b05      	ldr	r3, [pc, #20]	@ (8007dcc <USER_SPI_initialize+0x1cc>)
 8007db8:	2201      	movs	r2, #1
 8007dba:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007dbc:	4b03      	ldr	r3, [pc, #12]	@ (8007dcc <USER_SPI_initialize+0x1cc>)
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	b2db      	uxtb	r3, r3
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3714      	adds	r7, #20
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd90      	pop	{r4, r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	20000008 	.word	0x20000008
 8007dd0:	200011f0 	.word	0x200011f0
 8007dd4:	2000297c 	.word	0x2000297c

08007dd8 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	4603      	mov	r3, r0
 8007de0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8007de2:	79fb      	ldrb	r3, [r7, #7]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d001      	beq.n	8007dec <USER_SPI_status+0x14>
 8007de8:	2301      	movs	r3, #1
 8007dea:	e002      	b.n	8007df2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007dec:	4b04      	ldr	r3, [pc, #16]	@ (8007e00 <USER_SPI_status+0x28>)
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	b2db      	uxtb	r3, r3
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	370c      	adds	r7, #12
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	20000008 	.word	0x20000008

08007e04 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b084      	sub	sp, #16
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60b9      	str	r1, [r7, #8]
 8007e0c:	607a      	str	r2, [r7, #4]
 8007e0e:	603b      	str	r3, [r7, #0]
 8007e10:	4603      	mov	r3, r0
 8007e12:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007e14:	7bfb      	ldrb	r3, [r7, #15]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d102      	bne.n	8007e20 <USER_SPI_read+0x1c>
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d101      	bne.n	8007e24 <USER_SPI_read+0x20>
 8007e20:	2304      	movs	r3, #4
 8007e22:	e04d      	b.n	8007ec0 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007e24:	4b28      	ldr	r3, [pc, #160]	@ (8007ec8 <USER_SPI_read+0xc4>)
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	f003 0301 	and.w	r3, r3, #1
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d001      	beq.n	8007e36 <USER_SPI_read+0x32>
 8007e32:	2303      	movs	r3, #3
 8007e34:	e044      	b.n	8007ec0 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007e36:	4b25      	ldr	r3, [pc, #148]	@ (8007ecc <USER_SPI_read+0xc8>)
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	f003 0308 	and.w	r3, r3, #8
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d102      	bne.n	8007e48 <USER_SPI_read+0x44>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	025b      	lsls	r3, r3, #9
 8007e46:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	d111      	bne.n	8007e72 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007e4e:	6879      	ldr	r1, [r7, #4]
 8007e50:	2011      	movs	r0, #17
 8007e52:	f7ff fe66 	bl	8007b22 <send_cmd>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d129      	bne.n	8007eb0 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007e5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007e60:	68b8      	ldr	r0, [r7, #8]
 8007e62:	f7ff fe03 	bl	8007a6c <rcvr_datablock>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d021      	beq.n	8007eb0 <USER_SPI_read+0xac>
			count = 0;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	603b      	str	r3, [r7, #0]
 8007e70:	e01e      	b.n	8007eb0 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007e72:	6879      	ldr	r1, [r7, #4]
 8007e74:	2012      	movs	r0, #18
 8007e76:	f7ff fe54 	bl	8007b22 <send_cmd>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d117      	bne.n	8007eb0 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007e80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007e84:	68b8      	ldr	r0, [r7, #8]
 8007e86:	f7ff fdf1 	bl	8007a6c <rcvr_datablock>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d00a      	beq.n	8007ea6 <USER_SPI_read+0xa2>
				buff += 512;
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007e96:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	3b01      	subs	r3, #1
 8007e9c:	603b      	str	r3, [r7, #0]
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d1ed      	bne.n	8007e80 <USER_SPI_read+0x7c>
 8007ea4:	e000      	b.n	8007ea8 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007ea6:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007ea8:	2100      	movs	r1, #0
 8007eaa:	200c      	movs	r0, #12
 8007eac:	f7ff fe39 	bl	8007b22 <send_cmd>
		}
	}
	despiselect();
 8007eb0:	f7ff fdb0 	bl	8007a14 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	bf14      	ite	ne
 8007eba:	2301      	movne	r3, #1
 8007ebc:	2300      	moveq	r3, #0
 8007ebe:	b2db      	uxtb	r3, r3
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3710      	adds	r7, #16
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	20000008 	.word	0x20000008
 8007ecc:	2000297c 	.word	0x2000297c

08007ed0 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	60b9      	str	r1, [r7, #8]
 8007ed8:	607a      	str	r2, [r7, #4]
 8007eda:	603b      	str	r3, [r7, #0]
 8007edc:	4603      	mov	r3, r0
 8007ede:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007ee0:	7bfb      	ldrb	r3, [r7, #15]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d102      	bne.n	8007eec <USER_SPI_write+0x1c>
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d101      	bne.n	8007ef0 <USER_SPI_write+0x20>
 8007eec:	2304      	movs	r3, #4
 8007eee:	e063      	b.n	8007fb8 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007ef0:	4b33      	ldr	r3, [pc, #204]	@ (8007fc0 <USER_SPI_write+0xf0>)
 8007ef2:	781b      	ldrb	r3, [r3, #0]
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	f003 0301 	and.w	r3, r3, #1
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d001      	beq.n	8007f02 <USER_SPI_write+0x32>
 8007efe:	2303      	movs	r3, #3
 8007f00:	e05a      	b.n	8007fb8 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8007f02:	4b2f      	ldr	r3, [pc, #188]	@ (8007fc0 <USER_SPI_write+0xf0>)
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	b2db      	uxtb	r3, r3
 8007f08:	f003 0304 	and.w	r3, r3, #4
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d001      	beq.n	8007f14 <USER_SPI_write+0x44>
 8007f10:	2302      	movs	r3, #2
 8007f12:	e051      	b.n	8007fb8 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007f14:	4b2b      	ldr	r3, [pc, #172]	@ (8007fc4 <USER_SPI_write+0xf4>)
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	f003 0308 	and.w	r3, r3, #8
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d102      	bne.n	8007f26 <USER_SPI_write+0x56>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	025b      	lsls	r3, r3, #9
 8007f24:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d110      	bne.n	8007f4e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007f2c:	6879      	ldr	r1, [r7, #4]
 8007f2e:	2018      	movs	r0, #24
 8007f30:	f7ff fdf7 	bl	8007b22 <send_cmd>
 8007f34:	4603      	mov	r3, r0
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d136      	bne.n	8007fa8 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007f3a:	21fe      	movs	r1, #254	@ 0xfe
 8007f3c:	68b8      	ldr	r0, [r7, #8]
 8007f3e:	f7ff fdbe 	bl	8007abe <xmit_datablock>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d02f      	beq.n	8007fa8 <USER_SPI_write+0xd8>
			count = 0;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	603b      	str	r3, [r7, #0]
 8007f4c:	e02c      	b.n	8007fa8 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007f4e:	4b1d      	ldr	r3, [pc, #116]	@ (8007fc4 <USER_SPI_write+0xf4>)
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	f003 0306 	and.w	r3, r3, #6
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <USER_SPI_write+0x92>
 8007f5a:	6839      	ldr	r1, [r7, #0]
 8007f5c:	2097      	movs	r0, #151	@ 0x97
 8007f5e:	f7ff fde0 	bl	8007b22 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007f62:	6879      	ldr	r1, [r7, #4]
 8007f64:	2019      	movs	r0, #25
 8007f66:	f7ff fddc 	bl	8007b22 <send_cmd>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d11b      	bne.n	8007fa8 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007f70:	21fc      	movs	r1, #252	@ 0xfc
 8007f72:	68b8      	ldr	r0, [r7, #8]
 8007f74:	f7ff fda3 	bl	8007abe <xmit_datablock>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00a      	beq.n	8007f94 <USER_SPI_write+0xc4>
				buff += 512;
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007f84:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	603b      	str	r3, [r7, #0]
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d1ee      	bne.n	8007f70 <USER_SPI_write+0xa0>
 8007f92:	e000      	b.n	8007f96 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007f94:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007f96:	21fd      	movs	r1, #253	@ 0xfd
 8007f98:	2000      	movs	r0, #0
 8007f9a:	f7ff fd90 	bl	8007abe <xmit_datablock>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d101      	bne.n	8007fa8 <USER_SPI_write+0xd8>
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007fa8:	f7ff fd34 	bl	8007a14 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	bf14      	ite	ne
 8007fb2:	2301      	movne	r3, #1
 8007fb4:	2300      	moveq	r3, #0
 8007fb6:	b2db      	uxtb	r3, r3
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3710      	adds	r7, #16
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}
 8007fc0:	20000008 	.word	0x20000008
 8007fc4:	2000297c 	.word	0x2000297c

08007fc8 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b08c      	sub	sp, #48	@ 0x30
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	4603      	mov	r3, r0
 8007fd0:	603a      	str	r2, [r7, #0]
 8007fd2:	71fb      	strb	r3, [r7, #7]
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007fd8:	79fb      	ldrb	r3, [r7, #7]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d001      	beq.n	8007fe2 <USER_SPI_ioctl+0x1a>
 8007fde:	2304      	movs	r3, #4
 8007fe0:	e15a      	b.n	8008298 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007fe2:	4baf      	ldr	r3, [pc, #700]	@ (80082a0 <USER_SPI_ioctl+0x2d8>)
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	f003 0301 	and.w	r3, r3, #1
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d001      	beq.n	8007ff4 <USER_SPI_ioctl+0x2c>
 8007ff0:	2303      	movs	r3, #3
 8007ff2:	e151      	b.n	8008298 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007ffa:	79bb      	ldrb	r3, [r7, #6]
 8007ffc:	2b04      	cmp	r3, #4
 8007ffe:	f200 8136 	bhi.w	800826e <USER_SPI_ioctl+0x2a6>
 8008002:	a201      	add	r2, pc, #4	@ (adr r2, 8008008 <USER_SPI_ioctl+0x40>)
 8008004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008008:	0800801d 	.word	0x0800801d
 800800c:	08008031 	.word	0x08008031
 8008010:	0800826f 	.word	0x0800826f
 8008014:	080080dd 	.word	0x080080dd
 8008018:	080081d3 	.word	0x080081d3
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800801c:	f7ff fd0a 	bl	8007a34 <spiselect>
 8008020:	4603      	mov	r3, r0
 8008022:	2b00      	cmp	r3, #0
 8008024:	f000 8127 	beq.w	8008276 <USER_SPI_ioctl+0x2ae>
 8008028:	2300      	movs	r3, #0
 800802a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800802e:	e122      	b.n	8008276 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8008030:	2100      	movs	r1, #0
 8008032:	2009      	movs	r0, #9
 8008034:	f7ff fd75 	bl	8007b22 <send_cmd>
 8008038:	4603      	mov	r3, r0
 800803a:	2b00      	cmp	r3, #0
 800803c:	f040 811d 	bne.w	800827a <USER_SPI_ioctl+0x2b2>
 8008040:	f107 030c 	add.w	r3, r7, #12
 8008044:	2110      	movs	r1, #16
 8008046:	4618      	mov	r0, r3
 8008048:	f7ff fd10 	bl	8007a6c <rcvr_datablock>
 800804c:	4603      	mov	r3, r0
 800804e:	2b00      	cmp	r3, #0
 8008050:	f000 8113 	beq.w	800827a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8008054:	7b3b      	ldrb	r3, [r7, #12]
 8008056:	099b      	lsrs	r3, r3, #6
 8008058:	b2db      	uxtb	r3, r3
 800805a:	2b01      	cmp	r3, #1
 800805c:	d111      	bne.n	8008082 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800805e:	7d7b      	ldrb	r3, [r7, #21]
 8008060:	461a      	mov	r2, r3
 8008062:	7d3b      	ldrb	r3, [r7, #20]
 8008064:	021b      	lsls	r3, r3, #8
 8008066:	4413      	add	r3, r2
 8008068:	461a      	mov	r2, r3
 800806a:	7cfb      	ldrb	r3, [r7, #19]
 800806c:	041b      	lsls	r3, r3, #16
 800806e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8008072:	4413      	add	r3, r2
 8008074:	3301      	adds	r3, #1
 8008076:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8008078:	69fb      	ldr	r3, [r7, #28]
 800807a:	029a      	lsls	r2, r3, #10
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	601a      	str	r2, [r3, #0]
 8008080:	e028      	b.n	80080d4 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8008082:	7c7b      	ldrb	r3, [r7, #17]
 8008084:	f003 030f 	and.w	r3, r3, #15
 8008088:	b2da      	uxtb	r2, r3
 800808a:	7dbb      	ldrb	r3, [r7, #22]
 800808c:	09db      	lsrs	r3, r3, #7
 800808e:	b2db      	uxtb	r3, r3
 8008090:	4413      	add	r3, r2
 8008092:	b2da      	uxtb	r2, r3
 8008094:	7d7b      	ldrb	r3, [r7, #21]
 8008096:	005b      	lsls	r3, r3, #1
 8008098:	b2db      	uxtb	r3, r3
 800809a:	f003 0306 	and.w	r3, r3, #6
 800809e:	b2db      	uxtb	r3, r3
 80080a0:	4413      	add	r3, r2
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	3302      	adds	r3, #2
 80080a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80080aa:	7d3b      	ldrb	r3, [r7, #20]
 80080ac:	099b      	lsrs	r3, r3, #6
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	461a      	mov	r2, r3
 80080b2:	7cfb      	ldrb	r3, [r7, #19]
 80080b4:	009b      	lsls	r3, r3, #2
 80080b6:	441a      	add	r2, r3
 80080b8:	7cbb      	ldrb	r3, [r7, #18]
 80080ba:	029b      	lsls	r3, r3, #10
 80080bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80080c0:	4413      	add	r3, r2
 80080c2:	3301      	adds	r3, #1
 80080c4:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80080c6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80080ca:	3b09      	subs	r3, #9
 80080cc:	69fa      	ldr	r2, [r7, #28]
 80080ce:	409a      	lsls	r2, r3
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80080d4:	2300      	movs	r3, #0
 80080d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80080da:	e0ce      	b.n	800827a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80080dc:	4b71      	ldr	r3, [pc, #452]	@ (80082a4 <USER_SPI_ioctl+0x2dc>)
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	f003 0304 	and.w	r3, r3, #4
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d031      	beq.n	800814c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80080e8:	2100      	movs	r1, #0
 80080ea:	208d      	movs	r0, #141	@ 0x8d
 80080ec:	f7ff fd19 	bl	8007b22 <send_cmd>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	f040 80c3 	bne.w	800827e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80080f8:	20ff      	movs	r0, #255	@ 0xff
 80080fa:	f7ff fc21 	bl	8007940 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80080fe:	f107 030c 	add.w	r3, r7, #12
 8008102:	2110      	movs	r1, #16
 8008104:	4618      	mov	r0, r3
 8008106:	f7ff fcb1 	bl	8007a6c <rcvr_datablock>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 80b6 	beq.w	800827e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8008112:	2330      	movs	r3, #48	@ 0x30
 8008114:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008118:	e007      	b.n	800812a <USER_SPI_ioctl+0x162>
 800811a:	20ff      	movs	r0, #255	@ 0xff
 800811c:	f7ff fc10 	bl	8007940 <xchg_spi>
 8008120:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008124:	3b01      	subs	r3, #1
 8008126:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800812a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1f3      	bne.n	800811a <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008132:	7dbb      	ldrb	r3, [r7, #22]
 8008134:	091b      	lsrs	r3, r3, #4
 8008136:	b2db      	uxtb	r3, r3
 8008138:	461a      	mov	r2, r3
 800813a:	2310      	movs	r3, #16
 800813c:	fa03 f202 	lsl.w	r2, r3, r2
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008144:	2300      	movs	r3, #0
 8008146:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800814a:	e098      	b.n	800827e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800814c:	2100      	movs	r1, #0
 800814e:	2009      	movs	r0, #9
 8008150:	f7ff fce7 	bl	8007b22 <send_cmd>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	f040 8091 	bne.w	800827e <USER_SPI_ioctl+0x2b6>
 800815c:	f107 030c 	add.w	r3, r7, #12
 8008160:	2110      	movs	r1, #16
 8008162:	4618      	mov	r0, r3
 8008164:	f7ff fc82 	bl	8007a6c <rcvr_datablock>
 8008168:	4603      	mov	r3, r0
 800816a:	2b00      	cmp	r3, #0
 800816c:	f000 8087 	beq.w	800827e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008170:	4b4c      	ldr	r3, [pc, #304]	@ (80082a4 <USER_SPI_ioctl+0x2dc>)
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	f003 0302 	and.w	r3, r3, #2
 8008178:	2b00      	cmp	r3, #0
 800817a:	d012      	beq.n	80081a2 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800817c:	7dbb      	ldrb	r3, [r7, #22]
 800817e:	005b      	lsls	r3, r3, #1
 8008180:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8008184:	7dfa      	ldrb	r2, [r7, #23]
 8008186:	09d2      	lsrs	r2, r2, #7
 8008188:	b2d2      	uxtb	r2, r2
 800818a:	4413      	add	r3, r2
 800818c:	1c5a      	adds	r2, r3, #1
 800818e:	7e7b      	ldrb	r3, [r7, #25]
 8008190:	099b      	lsrs	r3, r3, #6
 8008192:	b2db      	uxtb	r3, r3
 8008194:	3b01      	subs	r3, #1
 8008196:	fa02 f303 	lsl.w	r3, r2, r3
 800819a:	461a      	mov	r2, r3
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	601a      	str	r2, [r3, #0]
 80081a0:	e013      	b.n	80081ca <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80081a2:	7dbb      	ldrb	r3, [r7, #22]
 80081a4:	109b      	asrs	r3, r3, #2
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	f003 031f 	and.w	r3, r3, #31
 80081ac:	3301      	adds	r3, #1
 80081ae:	7dfa      	ldrb	r2, [r7, #23]
 80081b0:	00d2      	lsls	r2, r2, #3
 80081b2:	f002 0218 	and.w	r2, r2, #24
 80081b6:	7df9      	ldrb	r1, [r7, #23]
 80081b8:	0949      	lsrs	r1, r1, #5
 80081ba:	b2c9      	uxtb	r1, r1
 80081bc:	440a      	add	r2, r1
 80081be:	3201      	adds	r2, #1
 80081c0:	fb02 f303 	mul.w	r3, r2, r3
 80081c4:	461a      	mov	r2, r3
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80081ca:	2300      	movs	r3, #0
 80081cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80081d0:	e055      	b.n	800827e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80081d2:	4b34      	ldr	r3, [pc, #208]	@ (80082a4 <USER_SPI_ioctl+0x2dc>)
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	f003 0306 	and.w	r3, r3, #6
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d051      	beq.n	8008282 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80081de:	f107 020c 	add.w	r2, r7, #12
 80081e2:	79fb      	ldrb	r3, [r7, #7]
 80081e4:	210b      	movs	r1, #11
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7ff feee 	bl	8007fc8 <USER_SPI_ioctl>
 80081ec:	4603      	mov	r3, r0
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d149      	bne.n	8008286 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80081f2:	7b3b      	ldrb	r3, [r7, #12]
 80081f4:	099b      	lsrs	r3, r3, #6
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d104      	bne.n	8008206 <USER_SPI_ioctl+0x23e>
 80081fc:	7dbb      	ldrb	r3, [r7, #22]
 80081fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008202:	2b00      	cmp	r3, #0
 8008204:	d041      	beq.n	800828a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	623b      	str	r3, [r7, #32]
 800820a:	6a3b      	ldr	r3, [r7, #32]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008210:	6a3b      	ldr	r3, [r7, #32]
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8008216:	4b23      	ldr	r3, [pc, #140]	@ (80082a4 <USER_SPI_ioctl+0x2dc>)
 8008218:	781b      	ldrb	r3, [r3, #0]
 800821a:	f003 0308 	and.w	r3, r3, #8
 800821e:	2b00      	cmp	r3, #0
 8008220:	d105      	bne.n	800822e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008224:	025b      	lsls	r3, r3, #9
 8008226:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822a:	025b      	lsls	r3, r3, #9
 800822c:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800822e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008230:	2020      	movs	r0, #32
 8008232:	f7ff fc76 	bl	8007b22 <send_cmd>
 8008236:	4603      	mov	r3, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	d128      	bne.n	800828e <USER_SPI_ioctl+0x2c6>
 800823c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800823e:	2021      	movs	r0, #33	@ 0x21
 8008240:	f7ff fc6f 	bl	8007b22 <send_cmd>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d121      	bne.n	800828e <USER_SPI_ioctl+0x2c6>
 800824a:	2100      	movs	r1, #0
 800824c:	2026      	movs	r0, #38	@ 0x26
 800824e:	f7ff fc68 	bl	8007b22 <send_cmd>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d11a      	bne.n	800828e <USER_SPI_ioctl+0x2c6>
 8008258:	f247 5030 	movw	r0, #30000	@ 0x7530
 800825c:	f7ff fbb6 	bl	80079cc <wait_ready>
 8008260:	4603      	mov	r3, r0
 8008262:	2b00      	cmp	r3, #0
 8008264:	d013      	beq.n	800828e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008266:	2300      	movs	r3, #0
 8008268:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800826c:	e00f      	b.n	800828e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800826e:	2304      	movs	r3, #4
 8008270:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008274:	e00c      	b.n	8008290 <USER_SPI_ioctl+0x2c8>
		break;
 8008276:	bf00      	nop
 8008278:	e00a      	b.n	8008290 <USER_SPI_ioctl+0x2c8>
		break;
 800827a:	bf00      	nop
 800827c:	e008      	b.n	8008290 <USER_SPI_ioctl+0x2c8>
		break;
 800827e:	bf00      	nop
 8008280:	e006      	b.n	8008290 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008282:	bf00      	nop
 8008284:	e004      	b.n	8008290 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008286:	bf00      	nop
 8008288:	e002      	b.n	8008290 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800828a:	bf00      	nop
 800828c:	e000      	b.n	8008290 <USER_SPI_ioctl+0x2c8>
		break;
 800828e:	bf00      	nop
	}

	despiselect();
 8008290:	f7ff fbc0 	bl	8007a14 <despiselect>

	return res;
 8008294:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008298:	4618      	mov	r0, r3
 800829a:	3730      	adds	r7, #48	@ 0x30
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}
 80082a0:	20000008 	.word	0x20000008
 80082a4:	2000297c 	.word	0x2000297c

080082a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80082a8:	480d      	ldr	r0, [pc, #52]	@ (80082e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80082aa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80082ac:	f7fc fed6 	bl	800505c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80082b0:	480c      	ldr	r0, [pc, #48]	@ (80082e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80082b2:	490d      	ldr	r1, [pc, #52]	@ (80082e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80082b4:	4a0d      	ldr	r2, [pc, #52]	@ (80082ec <LoopForever+0xe>)
  movs r3, #0
 80082b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80082b8:	e002      	b.n	80082c0 <LoopCopyDataInit>

080082ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80082ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80082bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80082be:	3304      	adds	r3, #4

080082c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80082c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80082c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80082c4:	d3f9      	bcc.n	80082ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80082c6:	4a0a      	ldr	r2, [pc, #40]	@ (80082f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80082c8:	4c0a      	ldr	r4, [pc, #40]	@ (80082f4 <LoopForever+0x16>)
  movs r3, #0
 80082ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80082cc:	e001      	b.n	80082d2 <LoopFillZerobss>

080082ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80082ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80082d0:	3204      	adds	r2, #4

080082d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80082d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80082d4:	d3fb      	bcc.n	80082ce <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80082d6:	f010 fafb 	bl	80188d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80082da:	f7fb fe79 	bl	8003fd0 <main>

080082de <LoopForever>:

LoopForever:
    b LoopForever
 80082de:	e7fe      	b.n	80082de <LoopForever>
  ldr   r0, =_estack
 80082e0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80082e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80082e8:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 80082ec:	0801d0e4 	.word	0x0801d0e4
  ldr r2, =_sbss
 80082f0:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 80082f4:	20003ee0 	.word	0x20003ee0

080082f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80082f8:	e7fe      	b.n	80082f8 <ADC1_2_IRQHandler>

080082fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b082      	sub	sp, #8
 80082fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008300:	2300      	movs	r3, #0
 8008302:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008304:	2003      	movs	r0, #3
 8008306:	f001 fd8b 	bl	8009e20 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800830a:	200f      	movs	r0, #15
 800830c:	f000 f80e 	bl	800832c <HAL_InitTick>
 8008310:	4603      	mov	r3, r0
 8008312:	2b00      	cmp	r3, #0
 8008314:	d002      	beq.n	800831c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008316:	2301      	movs	r3, #1
 8008318:	71fb      	strb	r3, [r7, #7]
 800831a:	e001      	b.n	8008320 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800831c:	f7fc fb0a 	bl	8004934 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008320:	79fb      	ldrb	r3, [r7, #7]

}
 8008322:	4618      	mov	r0, r3
 8008324:	3708      	adds	r7, #8
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
	...

0800832c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008334:	2300      	movs	r3, #0
 8008336:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008338:	4b16      	ldr	r3, [pc, #88]	@ (8008394 <HAL_InitTick+0x68>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d022      	beq.n	8008386 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008340:	4b15      	ldr	r3, [pc, #84]	@ (8008398 <HAL_InitTick+0x6c>)
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	4b13      	ldr	r3, [pc, #76]	@ (8008394 <HAL_InitTick+0x68>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800834c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008350:	fbb2 f3f3 	udiv	r3, r2, r3
 8008354:	4618      	mov	r0, r3
 8008356:	f001 fd96 	bl	8009e86 <HAL_SYSTICK_Config>
 800835a:	4603      	mov	r3, r0
 800835c:	2b00      	cmp	r3, #0
 800835e:	d10f      	bne.n	8008380 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2b0f      	cmp	r3, #15
 8008364:	d809      	bhi.n	800837a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008366:	2200      	movs	r2, #0
 8008368:	6879      	ldr	r1, [r7, #4]
 800836a:	f04f 30ff 	mov.w	r0, #4294967295
 800836e:	f001 fd62 	bl	8009e36 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008372:	4a0a      	ldr	r2, [pc, #40]	@ (800839c <HAL_InitTick+0x70>)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6013      	str	r3, [r2, #0]
 8008378:	e007      	b.n	800838a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	73fb      	strb	r3, [r7, #15]
 800837e:	e004      	b.n	800838a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	73fb      	strb	r3, [r7, #15]
 8008384:	e001      	b.n	800838a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008386:	2301      	movs	r3, #1
 8008388:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800838a:	7bfb      	ldrb	r3, [r7, #15]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3710      	adds	r7, #16
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}
 8008394:	20000010 	.word	0x20000010
 8008398:	20000004 	.word	0x20000004
 800839c:	2000000c 	.word	0x2000000c

080083a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80083a0:	b480      	push	{r7}
 80083a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80083a4:	4b05      	ldr	r3, [pc, #20]	@ (80083bc <HAL_IncTick+0x1c>)
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	4b05      	ldr	r3, [pc, #20]	@ (80083c0 <HAL_IncTick+0x20>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4413      	add	r3, r2
 80083ae:	4a03      	ldr	r2, [pc, #12]	@ (80083bc <HAL_IncTick+0x1c>)
 80083b0:	6013      	str	r3, [r2, #0]
}
 80083b2:	bf00      	nop
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr
 80083bc:	20002988 	.word	0x20002988
 80083c0:	20000010 	.word	0x20000010

080083c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80083c4:	b480      	push	{r7}
 80083c6:	af00      	add	r7, sp, #0
  return uwTick;
 80083c8:	4b03      	ldr	r3, [pc, #12]	@ (80083d8 <HAL_GetTick+0x14>)
 80083ca:	681b      	ldr	r3, [r3, #0]
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop
 80083d8:	20002988 	.word	0x20002988

080083dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80083e4:	f7ff ffee 	bl	80083c4 <HAL_GetTick>
 80083e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f4:	d004      	beq.n	8008400 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80083f6:	4b09      	ldr	r3, [pc, #36]	@ (800841c <HAL_Delay+0x40>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68fa      	ldr	r2, [r7, #12]
 80083fc:	4413      	add	r3, r2
 80083fe:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008400:	bf00      	nop
 8008402:	f7ff ffdf 	bl	80083c4 <HAL_GetTick>
 8008406:	4602      	mov	r2, r0
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	1ad3      	subs	r3, r2, r3
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	429a      	cmp	r2, r3
 8008410:	d8f7      	bhi.n	8008402 <HAL_Delay+0x26>
  {
  }
}
 8008412:	bf00      	nop
 8008414:	bf00      	nop
 8008416:	3710      	adds	r7, #16
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}
 800841c:	20000010 	.word	0x20000010

08008420 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	431a      	orrs	r2, r3
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	609a      	str	r2, [r3, #8]
}
 800843a:	bf00      	nop
 800843c:	370c      	adds	r7, #12
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr

08008446 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008446:	b480      	push	{r7}
 8008448:	b083      	sub	sp, #12
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
 800844e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	431a      	orrs	r2, r3
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	609a      	str	r2, [r3, #8]
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800847c:	4618      	mov	r0, r3
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008488:	b480      	push	{r7}
 800848a:	b087      	sub	sp, #28
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	607a      	str	r2, [r7, #4]
 8008494:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	3360      	adds	r3, #96	@ 0x60
 800849a:	461a      	mov	r2, r3
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	009b      	lsls	r3, r3, #2
 80084a0:	4413      	add	r3, r2
 80084a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	681a      	ldr	r2, [r3, #0]
 80084a8:	4b08      	ldr	r3, [pc, #32]	@ (80084cc <LL_ADC_SetOffset+0x44>)
 80084aa:	4013      	ands	r3, r2
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80084b2:	683a      	ldr	r2, [r7, #0]
 80084b4:	430a      	orrs	r2, r1
 80084b6:	4313      	orrs	r3, r2
 80084b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80084c0:	bf00      	nop
 80084c2:	371c      	adds	r7, #28
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr
 80084cc:	03fff000 	.word	0x03fff000

080084d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b085      	sub	sp, #20
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	3360      	adds	r3, #96	@ 0x60
 80084de:	461a      	mov	r2, r3
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	009b      	lsls	r3, r3, #2
 80084e4:	4413      	add	r3, r2
 80084e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3714      	adds	r7, #20
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr

080084fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b087      	sub	sp, #28
 8008500:	af00      	add	r7, sp, #0
 8008502:	60f8      	str	r0, [r7, #12]
 8008504:	60b9      	str	r1, [r7, #8]
 8008506:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	3360      	adds	r3, #96	@ 0x60
 800850c:	461a      	mov	r2, r3
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	009b      	lsls	r3, r3, #2
 8008512:	4413      	add	r3, r2
 8008514:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	431a      	orrs	r2, r3
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008526:	bf00      	nop
 8008528:	371c      	adds	r7, #28
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr

08008532 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008532:	b480      	push	{r7}
 8008534:	b087      	sub	sp, #28
 8008536:	af00      	add	r7, sp, #0
 8008538:	60f8      	str	r0, [r7, #12]
 800853a:	60b9      	str	r1, [r7, #8]
 800853c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	3360      	adds	r3, #96	@ 0x60
 8008542:	461a      	mov	r2, r3
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	4413      	add	r3, r2
 800854a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	431a      	orrs	r2, r3
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800855c:	bf00      	nop
 800855e:	371c      	adds	r7, #28
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008568:	b480      	push	{r7}
 800856a:	b087      	sub	sp, #28
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	60b9      	str	r1, [r7, #8]
 8008572:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	3360      	adds	r3, #96	@ 0x60
 8008578:	461a      	mov	r2, r3
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	4413      	add	r3, r2
 8008580:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	431a      	orrs	r2, r3
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008592:	bf00      	nop
 8008594:	371c      	adds	r7, #28
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr

0800859e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800859e:	b480      	push	{r7}
 80085a0:	b083      	sub	sp, #12
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	6078      	str	r0, [r7, #4]
 80085a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	431a      	orrs	r2, r3
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	615a      	str	r2, [r3, #20]
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	68db      	ldr	r3, [r3, #12]
 80085d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d101      	bne.n	80085dc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80085d8:	2301      	movs	r3, #1
 80085da:	e000      	b.n	80085de <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	370c      	adds	r7, #12
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr

080085ea <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80085ea:	b480      	push	{r7}
 80085ec:	b087      	sub	sp, #28
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	60f8      	str	r0, [r7, #12]
 80085f2:	60b9      	str	r1, [r7, #8]
 80085f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	3330      	adds	r3, #48	@ 0x30
 80085fa:	461a      	mov	r2, r3
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	0a1b      	lsrs	r3, r3, #8
 8008600:	009b      	lsls	r3, r3, #2
 8008602:	f003 030c 	and.w	r3, r3, #12
 8008606:	4413      	add	r3, r2
 8008608:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	f003 031f 	and.w	r3, r3, #31
 8008614:	211f      	movs	r1, #31
 8008616:	fa01 f303 	lsl.w	r3, r1, r3
 800861a:	43db      	mvns	r3, r3
 800861c:	401a      	ands	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	0e9b      	lsrs	r3, r3, #26
 8008622:	f003 011f 	and.w	r1, r3, #31
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	f003 031f 	and.w	r3, r3, #31
 800862c:	fa01 f303 	lsl.w	r3, r1, r3
 8008630:	431a      	orrs	r2, r3
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008636:	bf00      	nop
 8008638:	371c      	adds	r7, #28
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr

08008642 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008642:	b480      	push	{r7}
 8008644:	b087      	sub	sp, #28
 8008646:	af00      	add	r7, sp, #0
 8008648:	60f8      	str	r0, [r7, #12]
 800864a:	60b9      	str	r1, [r7, #8]
 800864c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	3314      	adds	r3, #20
 8008652:	461a      	mov	r2, r3
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	0e5b      	lsrs	r3, r3, #25
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	f003 0304 	and.w	r3, r3, #4
 800865e:	4413      	add	r3, r2
 8008660:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	0d1b      	lsrs	r3, r3, #20
 800866a:	f003 031f 	and.w	r3, r3, #31
 800866e:	2107      	movs	r1, #7
 8008670:	fa01 f303 	lsl.w	r3, r1, r3
 8008674:	43db      	mvns	r3, r3
 8008676:	401a      	ands	r2, r3
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	0d1b      	lsrs	r3, r3, #20
 800867c:	f003 031f 	and.w	r3, r3, #31
 8008680:	6879      	ldr	r1, [r7, #4]
 8008682:	fa01 f303 	lsl.w	r3, r1, r3
 8008686:	431a      	orrs	r2, r3
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800868c:	bf00      	nop
 800868e:	371c      	adds	r7, #28
 8008690:	46bd      	mov	sp, r7
 8008692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008696:	4770      	bx	lr

08008698 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008698:	b480      	push	{r7}
 800869a:	b085      	sub	sp, #20
 800869c:	af00      	add	r7, sp, #0
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	60b9      	str	r1, [r7, #8]
 80086a2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086b0:	43db      	mvns	r3, r3
 80086b2:	401a      	ands	r2, r3
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f003 0318 	and.w	r3, r3, #24
 80086ba:	4908      	ldr	r1, [pc, #32]	@ (80086dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80086bc:	40d9      	lsrs	r1, r3
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	400b      	ands	r3, r1
 80086c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086c6:	431a      	orrs	r2, r3
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80086ce:	bf00      	nop
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	0007ffff 	.word	0x0007ffff

080086e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	f003 031f 	and.w	r3, r3, #31
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800870c:	4618      	mov	r0, r3
 800870e:	370c      	adds	r7, #12
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr

08008718 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008728:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	6093      	str	r3, [r2, #8]
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800874c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008750:	d101      	bne.n	8008756 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008752:	2301      	movs	r3, #1
 8008754:	e000      	b.n	8008758 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008756:	2300      	movs	r3, #0
}
 8008758:	4618      	mov	r0, r3
 800875a:	370c      	adds	r7, #12
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008764:	b480      	push	{r7}
 8008766:	b083      	sub	sp, #12
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008774:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008778:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008780:	bf00      	nop
 8008782:	370c      	adds	r7, #12
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr

0800878c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800878c:	b480      	push	{r7}
 800878e:	b083      	sub	sp, #12
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800879c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087a0:	d101      	bne.n	80087a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80087a2:	2301      	movs	r3, #1
 80087a4:	e000      	b.n	80087a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80087a6:	2300      	movs	r3, #0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	370c      	adds	r7, #12
 80087ac:	46bd      	mov	sp, r7
 80087ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b2:	4770      	bx	lr

080087b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b083      	sub	sp, #12
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80087c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80087c8:	f043 0201 	orr.w	r2, r3, #1
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80087d0:	bf00      	nop
 80087d2:	370c      	adds	r7, #12
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr

080087dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80087ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80087f0:	f043 0202 	orr.w	r2, r3, #2
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80087f8:	bf00      	nop
 80087fa:	370c      	adds	r7, #12
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr

08008804 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008804:	b480      	push	{r7}
 8008806:	b083      	sub	sp, #12
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	f003 0301 	and.w	r3, r3, #1
 8008814:	2b01      	cmp	r3, #1
 8008816:	d101      	bne.n	800881c <LL_ADC_IsEnabled+0x18>
 8008818:	2301      	movs	r3, #1
 800881a:	e000      	b.n	800881e <LL_ADC_IsEnabled+0x1a>
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	370c      	adds	r7, #12
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr

0800882a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800882a:	b480      	push	{r7}
 800882c:	b083      	sub	sp, #12
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	689b      	ldr	r3, [r3, #8]
 8008836:	f003 0302 	and.w	r3, r3, #2
 800883a:	2b02      	cmp	r3, #2
 800883c:	d101      	bne.n	8008842 <LL_ADC_IsDisableOngoing+0x18>
 800883e:	2301      	movs	r3, #1
 8008840:	e000      	b.n	8008844 <LL_ADC_IsDisableOngoing+0x1a>
 8008842:	2300      	movs	r3, #0
}
 8008844:	4618      	mov	r0, r3
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	689b      	ldr	r3, [r3, #8]
 800885c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008860:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008864:	f043 0204 	orr.w	r2, r3, #4
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800886c:	bf00      	nop
 800886e:	370c      	adds	r7, #12
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800888c:	f043 0210 	orr.w	r2, r3, #16
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8008894:	bf00      	nop
 8008896:	370c      	adds	r7, #12
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr

080088a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	f003 0304 	and.w	r3, r3, #4
 80088b0:	2b04      	cmp	r3, #4
 80088b2:	d101      	bne.n	80088b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80088b4:	2301      	movs	r3, #1
 80088b6:	e000      	b.n	80088ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80088b8:	2300      	movs	r3, #0
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	370c      	adds	r7, #12
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr

080088c6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80088c6:	b480      	push	{r7}
 80088c8:	b083      	sub	sp, #12
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	689b      	ldr	r3, [r3, #8]
 80088d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80088d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80088da:	f043 0220 	orr.w	r2, r3, #32
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80088e2:	bf00      	nop
 80088e4:	370c      	adds	r7, #12
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr

080088ee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80088ee:	b480      	push	{r7}
 80088f0:	b083      	sub	sp, #12
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	f003 0308 	and.w	r3, r3, #8
 80088fe:	2b08      	cmp	r3, #8
 8008900:	d101      	bne.n	8008906 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008902:	2301      	movs	r3, #1
 8008904:	e000      	b.n	8008908 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008906:	2300      	movs	r3, #0
}
 8008908:	4618      	mov	r0, r3
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008914:	b590      	push	{r4, r7, lr}
 8008916:	b089      	sub	sp, #36	@ 0x24
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800891c:	2300      	movs	r3, #0
 800891e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8008920:	2300      	movs	r3, #0
 8008922:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d101      	bne.n	800892e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800892a:	2301      	movs	r3, #1
 800892c:	e167      	b.n	8008bfe <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	695b      	ldr	r3, [r3, #20]
 8008932:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008938:	2b00      	cmp	r3, #0
 800893a:	d109      	bne.n	8008950 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f7fc f81d 	bl	800497c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4618      	mov	r0, r3
 8008956:	f7ff fef1 	bl	800873c <LL_ADC_IsDeepPowerDownEnabled>
 800895a:	4603      	mov	r3, r0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d004      	beq.n	800896a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4618      	mov	r0, r3
 8008966:	f7ff fed7 	bl	8008718 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4618      	mov	r0, r3
 8008970:	f7ff ff0c 	bl	800878c <LL_ADC_IsInternalRegulatorEnabled>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d115      	bne.n	80089a6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	4618      	mov	r0, r3
 8008980:	f7ff fef0 	bl	8008764 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008984:	4ba0      	ldr	r3, [pc, #640]	@ (8008c08 <HAL_ADC_Init+0x2f4>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	099b      	lsrs	r3, r3, #6
 800898a:	4aa0      	ldr	r2, [pc, #640]	@ (8008c0c <HAL_ADC_Init+0x2f8>)
 800898c:	fba2 2303 	umull	r2, r3, r2, r3
 8008990:	099b      	lsrs	r3, r3, #6
 8008992:	3301      	adds	r3, #1
 8008994:	005b      	lsls	r3, r3, #1
 8008996:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008998:	e002      	b.n	80089a0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	3b01      	subs	r3, #1
 800899e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d1f9      	bne.n	800899a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4618      	mov	r0, r3
 80089ac:	f7ff feee 	bl	800878c <LL_ADC_IsInternalRegulatorEnabled>
 80089b0:	4603      	mov	r3, r0
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d10d      	bne.n	80089d2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089ba:	f043 0210 	orr.w	r2, r3, #16
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089c6:	f043 0201 	orr.w	r2, r3, #1
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80089ce:	2301      	movs	r3, #1
 80089d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4618      	mov	r0, r3
 80089d8:	f7ff ff62 	bl	80088a0 <LL_ADC_REG_IsConversionOngoing>
 80089dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089e2:	f003 0310 	and.w	r3, r3, #16
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	f040 8100 	bne.w	8008bec <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	f040 80fc 	bne.w	8008bec <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089f8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80089fc:	f043 0202 	orr.w	r2, r3, #2
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f7ff fefb 	bl	8008804 <LL_ADC_IsEnabled>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d111      	bne.n	8008a38 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008a14:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008a18:	f7ff fef4 	bl	8008804 <LL_ADC_IsEnabled>
 8008a1c:	4604      	mov	r4, r0
 8008a1e:	487c      	ldr	r0, [pc, #496]	@ (8008c10 <HAL_ADC_Init+0x2fc>)
 8008a20:	f7ff fef0 	bl	8008804 <LL_ADC_IsEnabled>
 8008a24:	4603      	mov	r3, r0
 8008a26:	4323      	orrs	r3, r4
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d105      	bne.n	8008a38 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	4619      	mov	r1, r3
 8008a32:	4878      	ldr	r0, [pc, #480]	@ (8008c14 <HAL_ADC_Init+0x300>)
 8008a34:	f7ff fcf4 	bl	8008420 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	7f5b      	ldrb	r3, [r3, #29]
 8008a3c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008a42:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8008a48:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8008a4e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008a56:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d106      	bne.n	8008a74 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a6a:	3b01      	subs	r3, #1
 8008a6c:	045b      	lsls	r3, r3, #17
 8008a6e:	69ba      	ldr	r2, [r7, #24]
 8008a70:	4313      	orrs	r3, r2
 8008a72:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d009      	beq.n	8008a90 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a80:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a88:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008a8a:	69ba      	ldr	r2, [r7, #24]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	68da      	ldr	r2, [r3, #12]
 8008a96:	4b60      	ldr	r3, [pc, #384]	@ (8008c18 <HAL_ADC_Init+0x304>)
 8008a98:	4013      	ands	r3, r2
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	6812      	ldr	r2, [r2, #0]
 8008a9e:	69b9      	ldr	r1, [r7, #24]
 8008aa0:	430b      	orrs	r3, r1
 8008aa2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	430a      	orrs	r2, r1
 8008ab8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f7ff ff15 	bl	80088ee <LL_ADC_INJ_IsConversionOngoing>
 8008ac4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d16d      	bne.n	8008ba8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d16a      	bne.n	8008ba8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008ad6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008ade:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	68db      	ldr	r3, [r3, #12]
 8008aea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008aee:	f023 0302 	bic.w	r3, r3, #2
 8008af2:	687a      	ldr	r2, [r7, #4]
 8008af4:	6812      	ldr	r2, [r2, #0]
 8008af6:	69b9      	ldr	r1, [r7, #24]
 8008af8:	430b      	orrs	r3, r1
 8008afa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	691b      	ldr	r3, [r3, #16]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d017      	beq.n	8008b34 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	691a      	ldr	r2, [r3, #16]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008b12:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b1c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008b20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	6911      	ldr	r1, [r2, #16]
 8008b28:	687a      	ldr	r2, [r7, #4]
 8008b2a:	6812      	ldr	r2, [r2, #0]
 8008b2c:	430b      	orrs	r3, r1
 8008b2e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8008b32:	e013      	b.n	8008b5c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	691a      	ldr	r2, [r3, #16]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008b42:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b4c:	687a      	ldr	r2, [r7, #4]
 8008b4e:	6812      	ldr	r2, [r2, #0]
 8008b50:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008b54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008b58:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d118      	bne.n	8008b98 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	691b      	ldr	r3, [r3, #16]
 8008b6c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008b70:	f023 0304 	bic.w	r3, r3, #4
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008b7c:	4311      	orrs	r1, r2
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008b82:	4311      	orrs	r1, r2
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008b88:	430a      	orrs	r2, r1
 8008b8a:	431a      	orrs	r2, r3
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f042 0201 	orr.w	r2, r2, #1
 8008b94:	611a      	str	r2, [r3, #16]
 8008b96:	e007      	b.n	8008ba8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	691a      	ldr	r2, [r3, #16]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f022 0201 	bic.w	r2, r2, #1
 8008ba6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	695b      	ldr	r3, [r3, #20]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d10c      	bne.n	8008bca <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bb6:	f023 010f 	bic.w	r1, r3, #15
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6a1b      	ldr	r3, [r3, #32]
 8008bbe:	1e5a      	subs	r2, r3, #1
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	430a      	orrs	r2, r1
 8008bc6:	631a      	str	r2, [r3, #48]	@ 0x30
 8008bc8:	e007      	b.n	8008bda <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f022 020f 	bic.w	r2, r2, #15
 8008bd8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bde:	f023 0303 	bic.w	r3, r3, #3
 8008be2:	f043 0201 	orr.w	r2, r3, #1
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008bea:	e007      	b.n	8008bfc <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bf0:	f043 0210 	orr.w	r2, r3, #16
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008bfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3724      	adds	r7, #36	@ 0x24
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd90      	pop	{r4, r7, pc}
 8008c06:	bf00      	nop
 8008c08:	20000004 	.word	0x20000004
 8008c0c:	053e2d63 	.word	0x053e2d63
 8008c10:	50000100 	.word	0x50000100
 8008c14:	50000300 	.word	0x50000300
 8008c18:	fff04007 	.word	0xfff04007

08008c1c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b086      	sub	sp, #24
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008c24:	4859      	ldr	r0, [pc, #356]	@ (8008d8c <HAL_ADC_Start+0x170>)
 8008c26:	f7ff fd5b 	bl	80086e0 <LL_ADC_GetMultimode>
 8008c2a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4618      	mov	r0, r3
 8008c32:	f7ff fe35 	bl	80088a0 <LL_ADC_REG_IsConversionOngoing>
 8008c36:	4603      	mov	r3, r0
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	f040 809f 	bne.w	8008d7c <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d101      	bne.n	8008c4c <HAL_ADC_Start+0x30>
 8008c48:	2302      	movs	r3, #2
 8008c4a:	e09a      	b.n	8008d82 <HAL_ADC_Start+0x166>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 fe63 	bl	8009920 <ADC_Enable>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8008c5e:	7dfb      	ldrb	r3, [r7, #23]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	f040 8086 	bne.w	8008d72 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c6a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008c6e:	f023 0301 	bic.w	r3, r3, #1
 8008c72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a44      	ldr	r2, [pc, #272]	@ (8008d90 <HAL_ADC_Start+0x174>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d002      	beq.n	8008c8a <HAL_ADC_Start+0x6e>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	e001      	b.n	8008c8e <HAL_ADC_Start+0x72>
 8008c8a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	6812      	ldr	r2, [r2, #0]
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d002      	beq.n	8008c9c <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d105      	bne.n	8008ca8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ca0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008cb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cb4:	d106      	bne.n	8008cc4 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cba:	f023 0206 	bic.w	r2, r3, #6
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	661a      	str	r2, [r3, #96]	@ 0x60
 8008cc2:	e002      	b.n	8008cca <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	221c      	movs	r2, #28
 8008cd0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4a2c      	ldr	r2, [pc, #176]	@ (8008d90 <HAL_ADC_Start+0x174>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	d002      	beq.n	8008cea <HAL_ADC_Start+0xce>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	e001      	b.n	8008cee <HAL_ADC_Start+0xd2>
 8008cea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	6812      	ldr	r2, [r2, #0]
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d008      	beq.n	8008d08 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d005      	beq.n	8008d08 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	2b05      	cmp	r3, #5
 8008d00:	d002      	beq.n	8008d08 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	2b09      	cmp	r3, #9
 8008d06:	d114      	bne.n	8008d32 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	68db      	ldr	r3, [r3, #12]
 8008d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d007      	beq.n	8008d26 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d1a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008d1e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f7ff fd90 	bl	8008850 <LL_ADC_REG_StartConversion>
 8008d30:	e026      	b.n	8008d80 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d36:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a13      	ldr	r2, [pc, #76]	@ (8008d90 <HAL_ADC_Start+0x174>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d002      	beq.n	8008d4e <HAL_ADC_Start+0x132>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	e001      	b.n	8008d52 <HAL_ADC_Start+0x136>
 8008d4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008d52:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	68db      	ldr	r3, [r3, #12]
 8008d58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d00f      	beq.n	8008d80 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d64:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008d68:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008d70:	e006      	b.n	8008d80 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8008d7a:	e001      	b.n	8008d80 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8008d7c:	2302      	movs	r3, #2
 8008d7e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008d80:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3718      	adds	r7, #24
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}
 8008d8a:	bf00      	nop
 8008d8c:	50000300 	.word	0x50000300
 8008d90:	50000100 	.word	0x50000100

08008d94 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d101      	bne.n	8008daa <HAL_ADC_Stop+0x16>
 8008da6:	2302      	movs	r3, #2
 8008da8:	e023      	b.n	8008df2 <HAL_ADC_Stop+0x5e>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2201      	movs	r2, #1
 8008dae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8008db2:	2103      	movs	r1, #3
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 fcf7 	bl	80097a8 <ADC_ConversionStop>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8008dbe:	7bfb      	ldrb	r3, [r7, #15]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d111      	bne.n	8008de8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 fe31 	bl	8009a2c <ADC_Disable>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8008dce:	7bfb      	ldrb	r3, [r7, #15]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d109      	bne.n	8008de8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dd8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008ddc:	f023 0301 	bic.w	r3, r3, #1
 8008de0:	f043 0201 	orr.w	r2, r3, #1
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3710      	adds	r7, #16
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
	...

08008dfc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b088      	sub	sp, #32
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008e06:	4867      	ldr	r0, [pc, #412]	@ (8008fa4 <HAL_ADC_PollForConversion+0x1a8>)
 8008e08:	f7ff fc6a 	bl	80086e0 <LL_ADC_GetMultimode>
 8008e0c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	699b      	ldr	r3, [r3, #24]
 8008e12:	2b08      	cmp	r3, #8
 8008e14:	d102      	bne.n	8008e1c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8008e16:	2308      	movs	r3, #8
 8008e18:	61fb      	str	r3, [r7, #28]
 8008e1a:	e02a      	b.n	8008e72 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d005      	beq.n	8008e2e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	2b05      	cmp	r3, #5
 8008e26:	d002      	beq.n	8008e2e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	2b09      	cmp	r3, #9
 8008e2c:	d111      	bne.n	8008e52 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68db      	ldr	r3, [r3, #12]
 8008e34:	f003 0301 	and.w	r3, r3, #1
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d007      	beq.n	8008e4c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e40:	f043 0220 	orr.w	r2, r3, #32
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	e0a6      	b.n	8008f9a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8008e4c:	2304      	movs	r3, #4
 8008e4e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8008e50:	e00f      	b.n	8008e72 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8008e52:	4854      	ldr	r0, [pc, #336]	@ (8008fa4 <HAL_ADC_PollForConversion+0x1a8>)
 8008e54:	f7ff fc52 	bl	80086fc <LL_ADC_GetMultiDMATransfer>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d007      	beq.n	8008e6e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e62:	f043 0220 	orr.w	r2, r3, #32
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e095      	b.n	8008f9a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8008e6e:	2304      	movs	r3, #4
 8008e70:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8008e72:	f7ff faa7 	bl	80083c4 <HAL_GetTick>
 8008e76:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008e78:	e021      	b.n	8008ebe <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e80:	d01d      	beq.n	8008ebe <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8008e82:	f7ff fa9f 	bl	80083c4 <HAL_GetTick>
 8008e86:	4602      	mov	r2, r0
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	1ad3      	subs	r3, r2, r3
 8008e8c:	683a      	ldr	r2, [r7, #0]
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d302      	bcc.n	8008e98 <HAL_ADC_PollForConversion+0x9c>
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d112      	bne.n	8008ebe <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	69fb      	ldr	r3, [r7, #28]
 8008ea0:	4013      	ands	r3, r2
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d10b      	bne.n	8008ebe <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008eaa:	f043 0204 	orr.w	r2, r3, #4
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8008eba:	2303      	movs	r3, #3
 8008ebc:	e06d      	b.n	8008f9a <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	681a      	ldr	r2, [r3, #0]
 8008ec4:	69fb      	ldr	r3, [r7, #28]
 8008ec6:	4013      	ands	r3, r2
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d0d6      	beq.n	8008e7a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ed0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4618      	mov	r0, r3
 8008ede:	f7ff fb71 	bl	80085c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d01c      	beq.n	8008f22 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	7f5b      	ldrb	r3, [r3, #29]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d118      	bne.n	8008f22 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 0308 	and.w	r3, r3, #8
 8008efa:	2b08      	cmp	r3, #8
 8008efc:	d111      	bne.n	8008f22 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f02:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d105      	bne.n	8008f22 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f1a:	f043 0201 	orr.w	r2, r3, #1
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a20      	ldr	r2, [pc, #128]	@ (8008fa8 <HAL_ADC_PollForConversion+0x1ac>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d002      	beq.n	8008f32 <HAL_ADC_PollForConversion+0x136>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	e001      	b.n	8008f36 <HAL_ADC_PollForConversion+0x13a>
 8008f32:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	6812      	ldr	r2, [r2, #0]
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d008      	beq.n	8008f50 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d005      	beq.n	8008f50 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	2b05      	cmp	r3, #5
 8008f48:	d002      	beq.n	8008f50 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	2b09      	cmp	r3, #9
 8008f4e:	d104      	bne.n	8008f5a <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	68db      	ldr	r3, [r3, #12]
 8008f56:	61bb      	str	r3, [r7, #24]
 8008f58:	e00d      	b.n	8008f76 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a12      	ldr	r2, [pc, #72]	@ (8008fa8 <HAL_ADC_PollForConversion+0x1ac>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d002      	beq.n	8008f6a <HAL_ADC_PollForConversion+0x16e>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	e001      	b.n	8008f6e <HAL_ADC_PollForConversion+0x172>
 8008f6a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008f6e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8008f76:	69fb      	ldr	r3, [r7, #28]
 8008f78:	2b08      	cmp	r3, #8
 8008f7a:	d104      	bne.n	8008f86 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2208      	movs	r2, #8
 8008f82:	601a      	str	r2, [r3, #0]
 8008f84:	e008      	b.n	8008f98 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8008f86:	69bb      	ldr	r3, [r7, #24]
 8008f88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d103      	bne.n	8008f98 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	220c      	movs	r2, #12
 8008f96:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3720      	adds	r7, #32
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}
 8008fa2:	bf00      	nop
 8008fa4:	50000300 	.word	0x50000300
 8008fa8:	50000100 	.word	0x50000100

08008fac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	370c      	adds	r7, #12
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr
	...

08008fc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b0b6      	sub	sp, #216	@ 0xd8
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	d101      	bne.n	8008fea <HAL_ADC_ConfigChannel+0x22>
 8008fe6:	2302      	movs	r3, #2
 8008fe8:	e3c8      	b.n	800977c <HAL_ADC_ConfigChannel+0x7b4>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2201      	movs	r2, #1
 8008fee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7ff fc52 	bl	80088a0 <LL_ADC_REG_IsConversionOngoing>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	f040 83ad 	bne.w	800975e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6818      	ldr	r0, [r3, #0]
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	6859      	ldr	r1, [r3, #4]
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	461a      	mov	r2, r3
 8009012:	f7ff faea 	bl	80085ea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4618      	mov	r0, r3
 800901c:	f7ff fc40 	bl	80088a0 <LL_ADC_REG_IsConversionOngoing>
 8009020:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4618      	mov	r0, r3
 800902a:	f7ff fc60 	bl	80088ee <LL_ADC_INJ_IsConversionOngoing>
 800902e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009032:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009036:	2b00      	cmp	r3, #0
 8009038:	f040 81d9 	bne.w	80093ee <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800903c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009040:	2b00      	cmp	r3, #0
 8009042:	f040 81d4 	bne.w	80093ee <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800904e:	d10f      	bne.n	8009070 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6818      	ldr	r0, [r3, #0]
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2200      	movs	r2, #0
 800905a:	4619      	mov	r1, r3
 800905c:	f7ff faf1 	bl	8008642 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8009068:	4618      	mov	r0, r3
 800906a:	f7ff fa98 	bl	800859e <LL_ADC_SetSamplingTimeCommonConfig>
 800906e:	e00e      	b.n	800908e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6818      	ldr	r0, [r3, #0]
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	6819      	ldr	r1, [r3, #0]
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	461a      	mov	r2, r3
 800907e:	f7ff fae0 	bl	8008642 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	2100      	movs	r1, #0
 8009088:	4618      	mov	r0, r3
 800908a:	f7ff fa88 	bl	800859e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	695a      	ldr	r2, [r3, #20]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	08db      	lsrs	r3, r3, #3
 800909a:	f003 0303 	and.w	r3, r3, #3
 800909e:	005b      	lsls	r3, r3, #1
 80090a0:	fa02 f303 	lsl.w	r3, r2, r3
 80090a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	691b      	ldr	r3, [r3, #16]
 80090ac:	2b04      	cmp	r3, #4
 80090ae:	d022      	beq.n	80090f6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6818      	ldr	r0, [r3, #0]
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	6919      	ldr	r1, [r3, #16]
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090c0:	f7ff f9e2 	bl	8008488 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6818      	ldr	r0, [r3, #0]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	6919      	ldr	r1, [r3, #16]
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	699b      	ldr	r3, [r3, #24]
 80090d0:	461a      	mov	r2, r3
 80090d2:	f7ff fa2e 	bl	8008532 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6818      	ldr	r0, [r3, #0]
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d102      	bne.n	80090ec <HAL_ADC_ConfigChannel+0x124>
 80090e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80090ea:	e000      	b.n	80090ee <HAL_ADC_ConfigChannel+0x126>
 80090ec:	2300      	movs	r3, #0
 80090ee:	461a      	mov	r2, r3
 80090f0:	f7ff fa3a 	bl	8008568 <LL_ADC_SetOffsetSaturation>
 80090f4:	e17b      	b.n	80093ee <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	2100      	movs	r1, #0
 80090fc:	4618      	mov	r0, r3
 80090fe:	f7ff f9e7 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 8009102:	4603      	mov	r3, r0
 8009104:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009108:	2b00      	cmp	r3, #0
 800910a:	d10a      	bne.n	8009122 <HAL_ADC_ConfigChannel+0x15a>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	2100      	movs	r1, #0
 8009112:	4618      	mov	r0, r3
 8009114:	f7ff f9dc 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 8009118:	4603      	mov	r3, r0
 800911a:	0e9b      	lsrs	r3, r3, #26
 800911c:	f003 021f 	and.w	r2, r3, #31
 8009120:	e01e      	b.n	8009160 <HAL_ADC_ConfigChannel+0x198>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	2100      	movs	r1, #0
 8009128:	4618      	mov	r0, r3
 800912a:	f7ff f9d1 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 800912e:	4603      	mov	r3, r0
 8009130:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009134:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009138:	fa93 f3a3 	rbit	r3, r3
 800913c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009140:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009144:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009148:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800914c:	2b00      	cmp	r3, #0
 800914e:	d101      	bne.n	8009154 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8009150:	2320      	movs	r3, #32
 8009152:	e004      	b.n	800915e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8009154:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009158:	fab3 f383 	clz	r3, r3
 800915c:	b2db      	uxtb	r3, r3
 800915e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009168:	2b00      	cmp	r3, #0
 800916a:	d105      	bne.n	8009178 <HAL_ADC_ConfigChannel+0x1b0>
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	0e9b      	lsrs	r3, r3, #26
 8009172:	f003 031f 	and.w	r3, r3, #31
 8009176:	e018      	b.n	80091aa <HAL_ADC_ConfigChannel+0x1e2>
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009180:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009184:	fa93 f3a3 	rbit	r3, r3
 8009188:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800918c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009190:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8009194:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009198:	2b00      	cmp	r3, #0
 800919a:	d101      	bne.n	80091a0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800919c:	2320      	movs	r3, #32
 800919e:	e004      	b.n	80091aa <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80091a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80091a4:	fab3 f383 	clz	r3, r3
 80091a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d106      	bne.n	80091bc <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2200      	movs	r2, #0
 80091b4:	2100      	movs	r1, #0
 80091b6:	4618      	mov	r0, r3
 80091b8:	f7ff f9a0 	bl	80084fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	2101      	movs	r1, #1
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7ff f984 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 80091c8:	4603      	mov	r3, r0
 80091ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d10a      	bne.n	80091e8 <HAL_ADC_ConfigChannel+0x220>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	2101      	movs	r1, #1
 80091d8:	4618      	mov	r0, r3
 80091da:	f7ff f979 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 80091de:	4603      	mov	r3, r0
 80091e0:	0e9b      	lsrs	r3, r3, #26
 80091e2:	f003 021f 	and.w	r2, r3, #31
 80091e6:	e01e      	b.n	8009226 <HAL_ADC_ConfigChannel+0x25e>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2101      	movs	r1, #1
 80091ee:	4618      	mov	r0, r3
 80091f0:	f7ff f96e 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 80091f4:	4603      	mov	r3, r0
 80091f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80091fe:	fa93 f3a3 	rbit	r3, r3
 8009202:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8009206:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800920a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800920e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009212:	2b00      	cmp	r3, #0
 8009214:	d101      	bne.n	800921a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8009216:	2320      	movs	r3, #32
 8009218:	e004      	b.n	8009224 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800921a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800921e:	fab3 f383 	clz	r3, r3
 8009222:	b2db      	uxtb	r3, r3
 8009224:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800922e:	2b00      	cmp	r3, #0
 8009230:	d105      	bne.n	800923e <HAL_ADC_ConfigChannel+0x276>
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	0e9b      	lsrs	r3, r3, #26
 8009238:	f003 031f 	and.w	r3, r3, #31
 800923c:	e018      	b.n	8009270 <HAL_ADC_ConfigChannel+0x2a8>
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009246:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800924a:	fa93 f3a3 	rbit	r3, r3
 800924e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009252:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009256:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800925a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800925e:	2b00      	cmp	r3, #0
 8009260:	d101      	bne.n	8009266 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8009262:	2320      	movs	r3, #32
 8009264:	e004      	b.n	8009270 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8009266:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800926a:	fab3 f383 	clz	r3, r3
 800926e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009270:	429a      	cmp	r2, r3
 8009272:	d106      	bne.n	8009282 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	2200      	movs	r2, #0
 800927a:	2101      	movs	r1, #1
 800927c:	4618      	mov	r0, r3
 800927e:	f7ff f93d 	bl	80084fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2102      	movs	r1, #2
 8009288:	4618      	mov	r0, r3
 800928a:	f7ff f921 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 800928e:	4603      	mov	r3, r0
 8009290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009294:	2b00      	cmp	r3, #0
 8009296:	d10a      	bne.n	80092ae <HAL_ADC_ConfigChannel+0x2e6>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2102      	movs	r1, #2
 800929e:	4618      	mov	r0, r3
 80092a0:	f7ff f916 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 80092a4:	4603      	mov	r3, r0
 80092a6:	0e9b      	lsrs	r3, r3, #26
 80092a8:	f003 021f 	and.w	r2, r3, #31
 80092ac:	e01e      	b.n	80092ec <HAL_ADC_ConfigChannel+0x324>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2102      	movs	r1, #2
 80092b4:	4618      	mov	r0, r3
 80092b6:	f7ff f90b 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 80092ba:	4603      	mov	r3, r0
 80092bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092c4:	fa93 f3a3 	rbit	r3, r3
 80092c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80092cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80092d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80092d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d101      	bne.n	80092e0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80092dc:	2320      	movs	r3, #32
 80092de:	e004      	b.n	80092ea <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80092e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80092e4:	fab3 f383 	clz	r3, r3
 80092e8:	b2db      	uxtb	r3, r3
 80092ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d105      	bne.n	8009304 <HAL_ADC_ConfigChannel+0x33c>
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	0e9b      	lsrs	r3, r3, #26
 80092fe:	f003 031f 	and.w	r3, r3, #31
 8009302:	e016      	b.n	8009332 <HAL_ADC_ConfigChannel+0x36a>
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800930c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009310:	fa93 f3a3 	rbit	r3, r3
 8009314:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8009316:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009318:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800931c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009320:	2b00      	cmp	r3, #0
 8009322:	d101      	bne.n	8009328 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8009324:	2320      	movs	r3, #32
 8009326:	e004      	b.n	8009332 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8009328:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800932c:	fab3 f383 	clz	r3, r3
 8009330:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009332:	429a      	cmp	r2, r3
 8009334:	d106      	bne.n	8009344 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	2200      	movs	r2, #0
 800933c:	2102      	movs	r1, #2
 800933e:	4618      	mov	r0, r3
 8009340:	f7ff f8dc 	bl	80084fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	2103      	movs	r1, #3
 800934a:	4618      	mov	r0, r3
 800934c:	f7ff f8c0 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 8009350:	4603      	mov	r3, r0
 8009352:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009356:	2b00      	cmp	r3, #0
 8009358:	d10a      	bne.n	8009370 <HAL_ADC_ConfigChannel+0x3a8>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	2103      	movs	r1, #3
 8009360:	4618      	mov	r0, r3
 8009362:	f7ff f8b5 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 8009366:	4603      	mov	r3, r0
 8009368:	0e9b      	lsrs	r3, r3, #26
 800936a:	f003 021f 	and.w	r2, r3, #31
 800936e:	e017      	b.n	80093a0 <HAL_ADC_ConfigChannel+0x3d8>
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	2103      	movs	r1, #3
 8009376:	4618      	mov	r0, r3
 8009378:	f7ff f8aa 	bl	80084d0 <LL_ADC_GetOffsetChannel>
 800937c:	4603      	mov	r3, r0
 800937e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009380:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009382:	fa93 f3a3 	rbit	r3, r3
 8009386:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009388:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800938a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800938c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800938e:	2b00      	cmp	r3, #0
 8009390:	d101      	bne.n	8009396 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8009392:	2320      	movs	r3, #32
 8009394:	e003      	b.n	800939e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8009396:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009398:	fab3 f383 	clz	r3, r3
 800939c:	b2db      	uxtb	r3, r3
 800939e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d105      	bne.n	80093b8 <HAL_ADC_ConfigChannel+0x3f0>
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	0e9b      	lsrs	r3, r3, #26
 80093b2:	f003 031f 	and.w	r3, r3, #31
 80093b6:	e011      	b.n	80093dc <HAL_ADC_ConfigChannel+0x414>
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093c0:	fa93 f3a3 	rbit	r3, r3
 80093c4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80093c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80093ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d101      	bne.n	80093d4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80093d0:	2320      	movs	r3, #32
 80093d2:	e003      	b.n	80093dc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80093d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093d6:	fab3 f383 	clz	r3, r3
 80093da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80093dc:	429a      	cmp	r2, r3
 80093de:	d106      	bne.n	80093ee <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	2200      	movs	r2, #0
 80093e6:	2103      	movs	r1, #3
 80093e8:	4618      	mov	r0, r3
 80093ea:	f7ff f887 	bl	80084fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4618      	mov	r0, r3
 80093f4:	f7ff fa06 	bl	8008804 <LL_ADC_IsEnabled>
 80093f8:	4603      	mov	r3, r0
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	f040 8140 	bne.w	8009680 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6818      	ldr	r0, [r3, #0]
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	6819      	ldr	r1, [r3, #0]
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	68db      	ldr	r3, [r3, #12]
 800940c:	461a      	mov	r2, r3
 800940e:	f7ff f943 	bl	8008698 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	68db      	ldr	r3, [r3, #12]
 8009416:	4a8f      	ldr	r2, [pc, #572]	@ (8009654 <HAL_ADC_ConfigChannel+0x68c>)
 8009418:	4293      	cmp	r3, r2
 800941a:	f040 8131 	bne.w	8009680 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800942a:	2b00      	cmp	r3, #0
 800942c:	d10b      	bne.n	8009446 <HAL_ADC_ConfigChannel+0x47e>
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	0e9b      	lsrs	r3, r3, #26
 8009434:	3301      	adds	r3, #1
 8009436:	f003 031f 	and.w	r3, r3, #31
 800943a:	2b09      	cmp	r3, #9
 800943c:	bf94      	ite	ls
 800943e:	2301      	movls	r3, #1
 8009440:	2300      	movhi	r3, #0
 8009442:	b2db      	uxtb	r3, r3
 8009444:	e019      	b.n	800947a <HAL_ADC_ConfigChannel+0x4b2>
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800944c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800944e:	fa93 f3a3 	rbit	r3, r3
 8009452:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009454:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009456:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009458:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800945a:	2b00      	cmp	r3, #0
 800945c:	d101      	bne.n	8009462 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800945e:	2320      	movs	r3, #32
 8009460:	e003      	b.n	800946a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8009462:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009464:	fab3 f383 	clz	r3, r3
 8009468:	b2db      	uxtb	r3, r3
 800946a:	3301      	adds	r3, #1
 800946c:	f003 031f 	and.w	r3, r3, #31
 8009470:	2b09      	cmp	r3, #9
 8009472:	bf94      	ite	ls
 8009474:	2301      	movls	r3, #1
 8009476:	2300      	movhi	r3, #0
 8009478:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800947a:	2b00      	cmp	r3, #0
 800947c:	d079      	beq.n	8009572 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009486:	2b00      	cmp	r3, #0
 8009488:	d107      	bne.n	800949a <HAL_ADC_ConfigChannel+0x4d2>
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	0e9b      	lsrs	r3, r3, #26
 8009490:	3301      	adds	r3, #1
 8009492:	069b      	lsls	r3, r3, #26
 8009494:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009498:	e015      	b.n	80094c6 <HAL_ADC_ConfigChannel+0x4fe>
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094a2:	fa93 f3a3 	rbit	r3, r3
 80094a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80094a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094aa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80094ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d101      	bne.n	80094b6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80094b2:	2320      	movs	r3, #32
 80094b4:	e003      	b.n	80094be <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80094b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094b8:	fab3 f383 	clz	r3, r3
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	3301      	adds	r3, #1
 80094c0:	069b      	lsls	r3, r3, #26
 80094c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d109      	bne.n	80094e6 <HAL_ADC_ConfigChannel+0x51e>
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	0e9b      	lsrs	r3, r3, #26
 80094d8:	3301      	adds	r3, #1
 80094da:	f003 031f 	and.w	r3, r3, #31
 80094de:	2101      	movs	r1, #1
 80094e0:	fa01 f303 	lsl.w	r3, r1, r3
 80094e4:	e017      	b.n	8009516 <HAL_ADC_ConfigChannel+0x54e>
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094ee:	fa93 f3a3 	rbit	r3, r3
 80094f2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80094f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80094f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d101      	bne.n	8009502 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80094fe:	2320      	movs	r3, #32
 8009500:	e003      	b.n	800950a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8009502:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009504:	fab3 f383 	clz	r3, r3
 8009508:	b2db      	uxtb	r3, r3
 800950a:	3301      	adds	r3, #1
 800950c:	f003 031f 	and.w	r3, r3, #31
 8009510:	2101      	movs	r1, #1
 8009512:	fa01 f303 	lsl.w	r3, r1, r3
 8009516:	ea42 0103 	orr.w	r1, r2, r3
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009522:	2b00      	cmp	r3, #0
 8009524:	d10a      	bne.n	800953c <HAL_ADC_ConfigChannel+0x574>
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	0e9b      	lsrs	r3, r3, #26
 800952c:	3301      	adds	r3, #1
 800952e:	f003 021f 	and.w	r2, r3, #31
 8009532:	4613      	mov	r3, r2
 8009534:	005b      	lsls	r3, r3, #1
 8009536:	4413      	add	r3, r2
 8009538:	051b      	lsls	r3, r3, #20
 800953a:	e018      	b.n	800956e <HAL_ADC_ConfigChannel+0x5a6>
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009544:	fa93 f3a3 	rbit	r3, r3
 8009548:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800954a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800954c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800954e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009550:	2b00      	cmp	r3, #0
 8009552:	d101      	bne.n	8009558 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8009554:	2320      	movs	r3, #32
 8009556:	e003      	b.n	8009560 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8009558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800955a:	fab3 f383 	clz	r3, r3
 800955e:	b2db      	uxtb	r3, r3
 8009560:	3301      	adds	r3, #1
 8009562:	f003 021f 	and.w	r2, r3, #31
 8009566:	4613      	mov	r3, r2
 8009568:	005b      	lsls	r3, r3, #1
 800956a:	4413      	add	r3, r2
 800956c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800956e:	430b      	orrs	r3, r1
 8009570:	e081      	b.n	8009676 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800957a:	2b00      	cmp	r3, #0
 800957c:	d107      	bne.n	800958e <HAL_ADC_ConfigChannel+0x5c6>
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	0e9b      	lsrs	r3, r3, #26
 8009584:	3301      	adds	r3, #1
 8009586:	069b      	lsls	r3, r3, #26
 8009588:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800958c:	e015      	b.n	80095ba <HAL_ADC_ConfigChannel+0x5f2>
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009596:	fa93 f3a3 	rbit	r3, r3
 800959a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800959c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80095a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d101      	bne.n	80095aa <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80095a6:	2320      	movs	r3, #32
 80095a8:	e003      	b.n	80095b2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80095aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ac:	fab3 f383 	clz	r3, r3
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	3301      	adds	r3, #1
 80095b4:	069b      	lsls	r3, r3, #26
 80095b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d109      	bne.n	80095da <HAL_ADC_ConfigChannel+0x612>
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	0e9b      	lsrs	r3, r3, #26
 80095cc:	3301      	adds	r3, #1
 80095ce:	f003 031f 	and.w	r3, r3, #31
 80095d2:	2101      	movs	r1, #1
 80095d4:	fa01 f303 	lsl.w	r3, r1, r3
 80095d8:	e017      	b.n	800960a <HAL_ADC_ConfigChannel+0x642>
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095e0:	6a3b      	ldr	r3, [r7, #32]
 80095e2:	fa93 f3a3 	rbit	r3, r3
 80095e6:	61fb      	str	r3, [r7, #28]
  return result;
 80095e8:	69fb      	ldr	r3, [r7, #28]
 80095ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80095ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d101      	bne.n	80095f6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80095f2:	2320      	movs	r3, #32
 80095f4:	e003      	b.n	80095fe <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80095f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f8:	fab3 f383 	clz	r3, r3
 80095fc:	b2db      	uxtb	r3, r3
 80095fe:	3301      	adds	r3, #1
 8009600:	f003 031f 	and.w	r3, r3, #31
 8009604:	2101      	movs	r1, #1
 8009606:	fa01 f303 	lsl.w	r3, r1, r3
 800960a:	ea42 0103 	orr.w	r1, r2, r3
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009616:	2b00      	cmp	r3, #0
 8009618:	d10d      	bne.n	8009636 <HAL_ADC_ConfigChannel+0x66e>
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	0e9b      	lsrs	r3, r3, #26
 8009620:	3301      	adds	r3, #1
 8009622:	f003 021f 	and.w	r2, r3, #31
 8009626:	4613      	mov	r3, r2
 8009628:	005b      	lsls	r3, r3, #1
 800962a:	4413      	add	r3, r2
 800962c:	3b1e      	subs	r3, #30
 800962e:	051b      	lsls	r3, r3, #20
 8009630:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009634:	e01e      	b.n	8009674 <HAL_ADC_ConfigChannel+0x6ac>
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	fa93 f3a3 	rbit	r3, r3
 8009642:	613b      	str	r3, [r7, #16]
  return result;
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d104      	bne.n	8009658 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800964e:	2320      	movs	r3, #32
 8009650:	e006      	b.n	8009660 <HAL_ADC_ConfigChannel+0x698>
 8009652:	bf00      	nop
 8009654:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	fab3 f383 	clz	r3, r3
 800965e:	b2db      	uxtb	r3, r3
 8009660:	3301      	adds	r3, #1
 8009662:	f003 021f 	and.w	r2, r3, #31
 8009666:	4613      	mov	r3, r2
 8009668:	005b      	lsls	r3, r3, #1
 800966a:	4413      	add	r3, r2
 800966c:	3b1e      	subs	r3, #30
 800966e:	051b      	lsls	r3, r3, #20
 8009670:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009674:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8009676:	683a      	ldr	r2, [r7, #0]
 8009678:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800967a:	4619      	mov	r1, r3
 800967c:	f7fe ffe1 	bl	8008642 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	681a      	ldr	r2, [r3, #0]
 8009684:	4b3f      	ldr	r3, [pc, #252]	@ (8009784 <HAL_ADC_ConfigChannel+0x7bc>)
 8009686:	4013      	ands	r3, r2
 8009688:	2b00      	cmp	r3, #0
 800968a:	d071      	beq.n	8009770 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800968c:	483e      	ldr	r0, [pc, #248]	@ (8009788 <HAL_ADC_ConfigChannel+0x7c0>)
 800968e:	f7fe feed 	bl	800846c <LL_ADC_GetCommonPathInternalCh>
 8009692:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a3c      	ldr	r2, [pc, #240]	@ (800978c <HAL_ADC_ConfigChannel+0x7c4>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d004      	beq.n	80096aa <HAL_ADC_ConfigChannel+0x6e2>
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a3a      	ldr	r2, [pc, #232]	@ (8009790 <HAL_ADC_ConfigChannel+0x7c8>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d127      	bne.n	80096fa <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80096aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80096ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d121      	bne.n	80096fa <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80096be:	d157      	bne.n	8009770 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80096c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80096c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80096c8:	4619      	mov	r1, r3
 80096ca:	482f      	ldr	r0, [pc, #188]	@ (8009788 <HAL_ADC_ConfigChannel+0x7c0>)
 80096cc:	f7fe febb 	bl	8008446 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80096d0:	4b30      	ldr	r3, [pc, #192]	@ (8009794 <HAL_ADC_ConfigChannel+0x7cc>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	099b      	lsrs	r3, r3, #6
 80096d6:	4a30      	ldr	r2, [pc, #192]	@ (8009798 <HAL_ADC_ConfigChannel+0x7d0>)
 80096d8:	fba2 2303 	umull	r2, r3, r2, r3
 80096dc:	099b      	lsrs	r3, r3, #6
 80096de:	1c5a      	adds	r2, r3, #1
 80096e0:	4613      	mov	r3, r2
 80096e2:	005b      	lsls	r3, r3, #1
 80096e4:	4413      	add	r3, r2
 80096e6:	009b      	lsls	r3, r3, #2
 80096e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80096ea:	e002      	b.n	80096f2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	3b01      	subs	r3, #1
 80096f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d1f9      	bne.n	80096ec <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80096f8:	e03a      	b.n	8009770 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a27      	ldr	r2, [pc, #156]	@ (800979c <HAL_ADC_ConfigChannel+0x7d4>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d113      	bne.n	800972c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009704:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009708:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800970c:	2b00      	cmp	r3, #0
 800970e:	d10d      	bne.n	800972c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a22      	ldr	r2, [pc, #136]	@ (80097a0 <HAL_ADC_ConfigChannel+0x7d8>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d02a      	beq.n	8009770 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800971a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800971e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009722:	4619      	mov	r1, r3
 8009724:	4818      	ldr	r0, [pc, #96]	@ (8009788 <HAL_ADC_ConfigChannel+0x7c0>)
 8009726:	f7fe fe8e 	bl	8008446 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800972a:	e021      	b.n	8009770 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a1c      	ldr	r2, [pc, #112]	@ (80097a4 <HAL_ADC_ConfigChannel+0x7dc>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d11c      	bne.n	8009770 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009736:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800973a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800973e:	2b00      	cmp	r3, #0
 8009740:	d116      	bne.n	8009770 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a16      	ldr	r2, [pc, #88]	@ (80097a0 <HAL_ADC_ConfigChannel+0x7d8>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d011      	beq.n	8009770 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800974c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009750:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009754:	4619      	mov	r1, r3
 8009756:	480c      	ldr	r0, [pc, #48]	@ (8009788 <HAL_ADC_ConfigChannel+0x7c0>)
 8009758:	f7fe fe75 	bl	8008446 <LL_ADC_SetCommonPathInternalCh>
 800975c:	e008      	b.n	8009770 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009762:	f043 0220 	orr.w	r2, r3, #32
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2200      	movs	r2, #0
 8009774:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009778:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800977c:	4618      	mov	r0, r3
 800977e:	37d8      	adds	r7, #216	@ 0xd8
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}
 8009784:	80080000 	.word	0x80080000
 8009788:	50000300 	.word	0x50000300
 800978c:	c3210000 	.word	0xc3210000
 8009790:	90c00010 	.word	0x90c00010
 8009794:	20000004 	.word	0x20000004
 8009798:	053e2d63 	.word	0x053e2d63
 800979c:	c7520000 	.word	0xc7520000
 80097a0:	50000100 	.word	0x50000100
 80097a4:	cb840000 	.word	0xcb840000

080097a8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b088      	sub	sp, #32
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80097b2:	2300      	movs	r3, #0
 80097b4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	4618      	mov	r0, r3
 80097c0:	f7ff f86e 	bl	80088a0 <LL_ADC_REG_IsConversionOngoing>
 80097c4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7ff f88f 	bl	80088ee <LL_ADC_INJ_IsConversionOngoing>
 80097d0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d103      	bne.n	80097e0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	f000 8098 	beq.w	8009910 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68db      	ldr	r3, [r3, #12]
 80097e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d02a      	beq.n	8009844 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	7f5b      	ldrb	r3, [r3, #29]
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d126      	bne.n	8009844 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	7f1b      	ldrb	r3, [r3, #28]
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	d122      	bne.n	8009844 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80097fe:	2301      	movs	r3, #1
 8009800:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8009802:	e014      	b.n	800982e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	4a45      	ldr	r2, [pc, #276]	@ (800991c <ADC_ConversionStop+0x174>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d90d      	bls.n	8009828 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009810:	f043 0210 	orr.w	r2, r3, #16
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800981c:	f043 0201 	orr.w	r2, r3, #1
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	e074      	b.n	8009912 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8009828:	69fb      	ldr	r3, [r7, #28]
 800982a:	3301      	adds	r3, #1
 800982c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009838:	2b40      	cmp	r3, #64	@ 0x40
 800983a:	d1e3      	bne.n	8009804 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2240      	movs	r2, #64	@ 0x40
 8009842:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8009844:	69bb      	ldr	r3, [r7, #24]
 8009846:	2b02      	cmp	r3, #2
 8009848:	d014      	beq.n	8009874 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4618      	mov	r0, r3
 8009850:	f7ff f826 	bl	80088a0 <LL_ADC_REG_IsConversionOngoing>
 8009854:	4603      	mov	r3, r0
 8009856:	2b00      	cmp	r3, #0
 8009858:	d00c      	beq.n	8009874 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4618      	mov	r0, r3
 8009860:	f7fe ffe3 	bl	800882a <LL_ADC_IsDisableOngoing>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d104      	bne.n	8009874 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4618      	mov	r0, r3
 8009870:	f7ff f802 	bl	8008878 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8009874:	69bb      	ldr	r3, [r7, #24]
 8009876:	2b01      	cmp	r3, #1
 8009878:	d014      	beq.n	80098a4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4618      	mov	r0, r3
 8009880:	f7ff f835 	bl	80088ee <LL_ADC_INJ_IsConversionOngoing>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d00c      	beq.n	80098a4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4618      	mov	r0, r3
 8009890:	f7fe ffcb 	bl	800882a <LL_ADC_IsDisableOngoing>
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d104      	bne.n	80098a4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4618      	mov	r0, r3
 80098a0:	f7ff f811 	bl	80088c6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	2b02      	cmp	r3, #2
 80098a8:	d005      	beq.n	80098b6 <ADC_ConversionStop+0x10e>
 80098aa:	69bb      	ldr	r3, [r7, #24]
 80098ac:	2b03      	cmp	r3, #3
 80098ae:	d105      	bne.n	80098bc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80098b0:	230c      	movs	r3, #12
 80098b2:	617b      	str	r3, [r7, #20]
        break;
 80098b4:	e005      	b.n	80098c2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80098b6:	2308      	movs	r3, #8
 80098b8:	617b      	str	r3, [r7, #20]
        break;
 80098ba:	e002      	b.n	80098c2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80098bc:	2304      	movs	r3, #4
 80098be:	617b      	str	r3, [r7, #20]
        break;
 80098c0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80098c2:	f7fe fd7f 	bl	80083c4 <HAL_GetTick>
 80098c6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80098c8:	e01b      	b.n	8009902 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80098ca:	f7fe fd7b 	bl	80083c4 <HAL_GetTick>
 80098ce:	4602      	mov	r2, r0
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	1ad3      	subs	r3, r2, r3
 80098d4:	2b05      	cmp	r3, #5
 80098d6:	d914      	bls.n	8009902 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	689a      	ldr	r2, [r3, #8]
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	4013      	ands	r3, r2
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d00d      	beq.n	8009902 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098ea:	f043 0210 	orr.w	r2, r3, #16
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098f6:	f043 0201 	orr.w	r2, r3, #1
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e007      	b.n	8009912 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	689a      	ldr	r2, [r3, #8]
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	4013      	ands	r3, r2
 800990c:	2b00      	cmp	r3, #0
 800990e:	d1dc      	bne.n	80098ca <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8009910:	2300      	movs	r3, #0
}
 8009912:	4618      	mov	r0, r3
 8009914:	3720      	adds	r7, #32
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
 800991a:	bf00      	nop
 800991c:	a33fffff 	.word	0xa33fffff

08009920 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8009928:	2300      	movs	r3, #0
 800992a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	4618      	mov	r0, r3
 8009932:	f7fe ff67 	bl	8008804 <LL_ADC_IsEnabled>
 8009936:	4603      	mov	r3, r0
 8009938:	2b00      	cmp	r3, #0
 800993a:	d169      	bne.n	8009a10 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	689a      	ldr	r2, [r3, #8]
 8009942:	4b36      	ldr	r3, [pc, #216]	@ (8009a1c <ADC_Enable+0xfc>)
 8009944:	4013      	ands	r3, r2
 8009946:	2b00      	cmp	r3, #0
 8009948:	d00d      	beq.n	8009966 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800994e:	f043 0210 	orr.w	r2, r3, #16
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800995a:	f043 0201 	orr.w	r2, r3, #1
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	e055      	b.n	8009a12 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4618      	mov	r0, r3
 800996c:	f7fe ff22 	bl	80087b4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009970:	482b      	ldr	r0, [pc, #172]	@ (8009a20 <ADC_Enable+0x100>)
 8009972:	f7fe fd7b 	bl	800846c <LL_ADC_GetCommonPathInternalCh>
 8009976:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8009978:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800997c:	2b00      	cmp	r3, #0
 800997e:	d013      	beq.n	80099a8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009980:	4b28      	ldr	r3, [pc, #160]	@ (8009a24 <ADC_Enable+0x104>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	099b      	lsrs	r3, r3, #6
 8009986:	4a28      	ldr	r2, [pc, #160]	@ (8009a28 <ADC_Enable+0x108>)
 8009988:	fba2 2303 	umull	r2, r3, r2, r3
 800998c:	099b      	lsrs	r3, r3, #6
 800998e:	1c5a      	adds	r2, r3, #1
 8009990:	4613      	mov	r3, r2
 8009992:	005b      	lsls	r3, r3, #1
 8009994:	4413      	add	r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800999a:	e002      	b.n	80099a2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	3b01      	subs	r3, #1
 80099a0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d1f9      	bne.n	800999c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80099a8:	f7fe fd0c 	bl	80083c4 <HAL_GetTick>
 80099ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80099ae:	e028      	b.n	8009a02 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7fe ff25 	bl	8008804 <LL_ADC_IsEnabled>
 80099ba:	4603      	mov	r3, r0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d104      	bne.n	80099ca <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7fe fef5 	bl	80087b4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80099ca:	f7fe fcfb 	bl	80083c4 <HAL_GetTick>
 80099ce:	4602      	mov	r2, r0
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	2b02      	cmp	r3, #2
 80099d6:	d914      	bls.n	8009a02 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f003 0301 	and.w	r3, r3, #1
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d00d      	beq.n	8009a02 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099ea:	f043 0210 	orr.w	r2, r3, #16
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099f6:	f043 0201 	orr.w	r2, r3, #1
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80099fe:	2301      	movs	r3, #1
 8009a00:	e007      	b.n	8009a12 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f003 0301 	and.w	r3, r3, #1
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	d1cf      	bne.n	80099b0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3710      	adds	r7, #16
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
 8009a1a:	bf00      	nop
 8009a1c:	8000003f 	.word	0x8000003f
 8009a20:	50000300 	.word	0x50000300
 8009a24:	20000004 	.word	0x20000004
 8009a28:	053e2d63 	.word	0x053e2d63

08009a2c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b084      	sub	sp, #16
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f7fe fef6 	bl	800882a <LL_ADC_IsDisableOngoing>
 8009a3e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4618      	mov	r0, r3
 8009a46:	f7fe fedd 	bl	8008804 <LL_ADC_IsEnabled>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d047      	beq.n	8009ae0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d144      	bne.n	8009ae0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	f003 030d 	and.w	r3, r3, #13
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d10c      	bne.n	8009a7e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7fe feb7 	bl	80087dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2203      	movs	r2, #3
 8009a74:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8009a76:	f7fe fca5 	bl	80083c4 <HAL_GetTick>
 8009a7a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009a7c:	e029      	b.n	8009ad2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a82:	f043 0210 	orr.w	r2, r3, #16
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a8e:	f043 0201 	orr.w	r2, r3, #1
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	e023      	b.n	8009ae2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8009a9a:	f7fe fc93 	bl	80083c4 <HAL_GetTick>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	1ad3      	subs	r3, r2, r3
 8009aa4:	2b02      	cmp	r3, #2
 8009aa6:	d914      	bls.n	8009ad2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	689b      	ldr	r3, [r3, #8]
 8009aae:	f003 0301 	and.w	r3, r3, #1
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d00d      	beq.n	8009ad2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009aba:	f043 0210 	orr.w	r2, r3, #16
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ac6:	f043 0201 	orr.w	r2, r3, #1
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009ace:	2301      	movs	r3, #1
 8009ad0:	e007      	b.n	8009ae2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	f003 0301 	and.w	r3, r3, #1
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d1dc      	bne.n	8009a9a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009ae0:	2300      	movs	r3, #0
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3710      	adds	r7, #16
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}

08009aea <LL_ADC_IsEnabled>:
{
 8009aea:	b480      	push	{r7}
 8009aec:	b083      	sub	sp, #12
 8009aee:	af00      	add	r7, sp, #0
 8009af0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	689b      	ldr	r3, [r3, #8]
 8009af6:	f003 0301 	and.w	r3, r3, #1
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d101      	bne.n	8009b02 <LL_ADC_IsEnabled+0x18>
 8009afe:	2301      	movs	r3, #1
 8009b00:	e000      	b.n	8009b04 <LL_ADC_IsEnabled+0x1a>
 8009b02:	2300      	movs	r3, #0
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <LL_ADC_REG_IsConversionOngoing>:
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	689b      	ldr	r3, [r3, #8]
 8009b1c:	f003 0304 	and.w	r3, r3, #4
 8009b20:	2b04      	cmp	r3, #4
 8009b22:	d101      	bne.n	8009b28 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009b24:	2301      	movs	r3, #1
 8009b26:	e000      	b.n	8009b2a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009b28:	2300      	movs	r3, #0
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	370c      	adds	r7, #12
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr
	...

08009b38 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8009b38:	b590      	push	{r4, r7, lr}
 8009b3a:	b0a1      	sub	sp, #132	@ 0x84
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009b42:	2300      	movs	r3, #0
 8009b44:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d101      	bne.n	8009b56 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009b52:	2302      	movs	r3, #2
 8009b54:	e08b      	b.n	8009c6e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2201      	movs	r2, #1
 8009b5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8009b5e:	2300      	movs	r3, #0
 8009b60:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8009b62:	2300      	movs	r3, #0
 8009b64:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b6e:	d102      	bne.n	8009b76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009b70:	4b41      	ldr	r3, [pc, #260]	@ (8009c78 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009b72:	60bb      	str	r3, [r7, #8]
 8009b74:	e001      	b.n	8009b7a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8009b76:	2300      	movs	r3, #0
 8009b78:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d10b      	bne.n	8009b98 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b84:	f043 0220 	orr.w	r2, r3, #32
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8009b94:	2301      	movs	r3, #1
 8009b96:	e06a      	b.n	8009c6e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f7ff ffb8 	bl	8009b10 <LL_ADC_REG_IsConversionOngoing>
 8009ba0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f7ff ffb2 	bl	8009b10 <LL_ADC_REG_IsConversionOngoing>
 8009bac:	4603      	mov	r3, r0
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d14c      	bne.n	8009c4c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8009bb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d149      	bne.n	8009c4c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009bb8:	4b30      	ldr	r3, [pc, #192]	@ (8009c7c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8009bba:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d028      	beq.n	8009c16 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009bc4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	6859      	ldr	r1, [r3, #4]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009bd6:	035b      	lsls	r3, r3, #13
 8009bd8:	430b      	orrs	r3, r1
 8009bda:	431a      	orrs	r2, r3
 8009bdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009bde:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009be0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009be4:	f7ff ff81 	bl	8009aea <LL_ADC_IsEnabled>
 8009be8:	4604      	mov	r4, r0
 8009bea:	4823      	ldr	r0, [pc, #140]	@ (8009c78 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009bec:	f7ff ff7d 	bl	8009aea <LL_ADC_IsEnabled>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	4323      	orrs	r3, r4
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d133      	bne.n	8009c60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009bf8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8009c00:	f023 030f 	bic.w	r3, r3, #15
 8009c04:	683a      	ldr	r2, [r7, #0]
 8009c06:	6811      	ldr	r1, [r2, #0]
 8009c08:	683a      	ldr	r2, [r7, #0]
 8009c0a:	6892      	ldr	r2, [r2, #8]
 8009c0c:	430a      	orrs	r2, r1
 8009c0e:	431a      	orrs	r2, r3
 8009c10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c12:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009c14:	e024      	b.n	8009c60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009c16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c18:	689b      	ldr	r3, [r3, #8]
 8009c1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009c1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c20:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009c22:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009c26:	f7ff ff60 	bl	8009aea <LL_ADC_IsEnabled>
 8009c2a:	4604      	mov	r4, r0
 8009c2c:	4812      	ldr	r0, [pc, #72]	@ (8009c78 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009c2e:	f7ff ff5c 	bl	8009aea <LL_ADC_IsEnabled>
 8009c32:	4603      	mov	r3, r0
 8009c34:	4323      	orrs	r3, r4
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d112      	bne.n	8009c60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009c3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8009c42:	f023 030f 	bic.w	r3, r3, #15
 8009c46:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009c48:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009c4a:	e009      	b.n	8009c60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c50:	f043 0220 	orr.w	r2, r3, #32
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8009c5e:	e000      	b.n	8009c62 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009c60:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2200      	movs	r2, #0
 8009c66:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009c6a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3784      	adds	r7, #132	@ 0x84
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd90      	pop	{r4, r7, pc}
 8009c76:	bf00      	nop
 8009c78:	50000100 	.word	0x50000100
 8009c7c:	50000300 	.word	0x50000300

08009c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b085      	sub	sp, #20
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f003 0307 	and.w	r3, r3, #7
 8009c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009c90:	4b0c      	ldr	r3, [pc, #48]	@ (8009cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8009c92:	68db      	ldr	r3, [r3, #12]
 8009c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009c96:	68ba      	ldr	r2, [r7, #8]
 8009c98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009c9c:	4013      	ands	r3, r2
 8009c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009ca8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009cac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009cb2:	4a04      	ldr	r2, [pc, #16]	@ (8009cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	60d3      	str	r3, [r2, #12]
}
 8009cb8:	bf00      	nop
 8009cba:	3714      	adds	r7, #20
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc2:	4770      	bx	lr
 8009cc4:	e000ed00 	.word	0xe000ed00

08009cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009ccc:	4b04      	ldr	r3, [pc, #16]	@ (8009ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8009cce:	68db      	ldr	r3, [r3, #12]
 8009cd0:	0a1b      	lsrs	r3, r3, #8
 8009cd2:	f003 0307 	and.w	r3, r3, #7
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr
 8009ce0:	e000ed00 	.word	0xe000ed00

08009ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	4603      	mov	r3, r0
 8009cec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	db0b      	blt.n	8009d0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009cf6:	79fb      	ldrb	r3, [r7, #7]
 8009cf8:	f003 021f 	and.w	r2, r3, #31
 8009cfc:	4907      	ldr	r1, [pc, #28]	@ (8009d1c <__NVIC_EnableIRQ+0x38>)
 8009cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d02:	095b      	lsrs	r3, r3, #5
 8009d04:	2001      	movs	r0, #1
 8009d06:	fa00 f202 	lsl.w	r2, r0, r2
 8009d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009d0e:	bf00      	nop
 8009d10:	370c      	adds	r7, #12
 8009d12:	46bd      	mov	sp, r7
 8009d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d18:	4770      	bx	lr
 8009d1a:	bf00      	nop
 8009d1c:	e000e100 	.word	0xe000e100

08009d20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	4603      	mov	r3, r0
 8009d28:	6039      	str	r1, [r7, #0]
 8009d2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	db0a      	blt.n	8009d4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	b2da      	uxtb	r2, r3
 8009d38:	490c      	ldr	r1, [pc, #48]	@ (8009d6c <__NVIC_SetPriority+0x4c>)
 8009d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d3e:	0112      	lsls	r2, r2, #4
 8009d40:	b2d2      	uxtb	r2, r2
 8009d42:	440b      	add	r3, r1
 8009d44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009d48:	e00a      	b.n	8009d60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	b2da      	uxtb	r2, r3
 8009d4e:	4908      	ldr	r1, [pc, #32]	@ (8009d70 <__NVIC_SetPriority+0x50>)
 8009d50:	79fb      	ldrb	r3, [r7, #7]
 8009d52:	f003 030f 	and.w	r3, r3, #15
 8009d56:	3b04      	subs	r3, #4
 8009d58:	0112      	lsls	r2, r2, #4
 8009d5a:	b2d2      	uxtb	r2, r2
 8009d5c:	440b      	add	r3, r1
 8009d5e:	761a      	strb	r2, [r3, #24]
}
 8009d60:	bf00      	nop
 8009d62:	370c      	adds	r7, #12
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr
 8009d6c:	e000e100 	.word	0xe000e100
 8009d70:	e000ed00 	.word	0xe000ed00

08009d74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b089      	sub	sp, #36	@ 0x24
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f003 0307 	and.w	r3, r3, #7
 8009d86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009d88:	69fb      	ldr	r3, [r7, #28]
 8009d8a:	f1c3 0307 	rsb	r3, r3, #7
 8009d8e:	2b04      	cmp	r3, #4
 8009d90:	bf28      	it	cs
 8009d92:	2304      	movcs	r3, #4
 8009d94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009d96:	69fb      	ldr	r3, [r7, #28]
 8009d98:	3304      	adds	r3, #4
 8009d9a:	2b06      	cmp	r3, #6
 8009d9c:	d902      	bls.n	8009da4 <NVIC_EncodePriority+0x30>
 8009d9e:	69fb      	ldr	r3, [r7, #28]
 8009da0:	3b03      	subs	r3, #3
 8009da2:	e000      	b.n	8009da6 <NVIC_EncodePriority+0x32>
 8009da4:	2300      	movs	r3, #0
 8009da6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009da8:	f04f 32ff 	mov.w	r2, #4294967295
 8009dac:	69bb      	ldr	r3, [r7, #24]
 8009dae:	fa02 f303 	lsl.w	r3, r2, r3
 8009db2:	43da      	mvns	r2, r3
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	401a      	ands	r2, r3
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8009dc6:	43d9      	mvns	r1, r3
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009dcc:	4313      	orrs	r3, r2
         );
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3724      	adds	r7, #36	@ 0x24
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr
	...

08009ddc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	3b01      	subs	r3, #1
 8009de8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009dec:	d301      	bcc.n	8009df2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009dee:	2301      	movs	r3, #1
 8009df0:	e00f      	b.n	8009e12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009df2:	4a0a      	ldr	r2, [pc, #40]	@ (8009e1c <SysTick_Config+0x40>)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	3b01      	subs	r3, #1
 8009df8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009dfa:	210f      	movs	r1, #15
 8009dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8009e00:	f7ff ff8e 	bl	8009d20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009e04:	4b05      	ldr	r3, [pc, #20]	@ (8009e1c <SysTick_Config+0x40>)
 8009e06:	2200      	movs	r2, #0
 8009e08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009e0a:	4b04      	ldr	r3, [pc, #16]	@ (8009e1c <SysTick_Config+0x40>)
 8009e0c:	2207      	movs	r2, #7
 8009e0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009e10:	2300      	movs	r3, #0
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3708      	adds	r7, #8
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
 8009e1a:	bf00      	nop
 8009e1c:	e000e010 	.word	0xe000e010

08009e20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b082      	sub	sp, #8
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f7ff ff29 	bl	8009c80 <__NVIC_SetPriorityGrouping>
}
 8009e2e:	bf00      	nop
 8009e30:	3708      	adds	r7, #8
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}

08009e36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009e36:	b580      	push	{r7, lr}
 8009e38:	b086      	sub	sp, #24
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	60b9      	str	r1, [r7, #8]
 8009e40:	607a      	str	r2, [r7, #4]
 8009e42:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009e44:	f7ff ff40 	bl	8009cc8 <__NVIC_GetPriorityGrouping>
 8009e48:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009e4a:	687a      	ldr	r2, [r7, #4]
 8009e4c:	68b9      	ldr	r1, [r7, #8]
 8009e4e:	6978      	ldr	r0, [r7, #20]
 8009e50:	f7ff ff90 	bl	8009d74 <NVIC_EncodePriority>
 8009e54:	4602      	mov	r2, r0
 8009e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e5a:	4611      	mov	r1, r2
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f7ff ff5f 	bl	8009d20 <__NVIC_SetPriority>
}
 8009e62:	bf00      	nop
 8009e64:	3718      	adds	r7, #24
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b082      	sub	sp, #8
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	4603      	mov	r3, r0
 8009e72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f7ff ff33 	bl	8009ce4 <__NVIC_EnableIRQ>
}
 8009e7e:	bf00      	nop
 8009e80:	3708      	adds	r7, #8
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}

08009e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009e86:	b580      	push	{r7, lr}
 8009e88:	b082      	sub	sp, #8
 8009e8a:	af00      	add	r7, sp, #0
 8009e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f7ff ffa4 	bl	8009ddc <SysTick_Config>
 8009e94:	4603      	mov	r3, r0
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3708      	adds	r7, #8
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}

08009e9e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8009e9e:	b580      	push	{r7, lr}
 8009ea0:	b082      	sub	sp, #8
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d101      	bne.n	8009eb0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009eac:	2301      	movs	r3, #1
 8009eae:	e014      	b.n	8009eda <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	791b      	ldrb	r3, [r3, #4]
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d105      	bne.n	8009ec6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f7fa fdc9 	bl	8004a58 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2202      	movs	r2, #2
 8009eca:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2201      	movs	r2, #1
 8009ed6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009ed8:	2300      	movs	r3, #0
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3708      	adds	r7, #8
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}
	...

08009ee4 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b085      	sub	sp, #20
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
 8009eec:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d101      	bne.n	8009ef8 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	e056      	b.n	8009fa6 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	795b      	ldrb	r3, [r3, #5]
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d101      	bne.n	8009f04 <HAL_DAC_Start+0x20>
 8009f00:	2302      	movs	r3, #2
 8009f02:	e050      	b.n	8009fa6 <HAL_DAC_Start+0xc2>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2202      	movs	r2, #2
 8009f0e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	6819      	ldr	r1, [r3, #0]
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	f003 0310 	and.w	r3, r3, #16
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	409a      	lsls	r2, r3
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	430a      	orrs	r2, r1
 8009f26:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009f28:	4b22      	ldr	r3, [pc, #136]	@ (8009fb4 <HAL_DAC_Start+0xd0>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	099b      	lsrs	r3, r3, #6
 8009f2e:	4a22      	ldr	r2, [pc, #136]	@ (8009fb8 <HAL_DAC_Start+0xd4>)
 8009f30:	fba2 2303 	umull	r2, r3, r2, r3
 8009f34:	099b      	lsrs	r3, r3, #6
 8009f36:	3301      	adds	r3, #1
 8009f38:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009f3a:	e002      	b.n	8009f42 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	3b01      	subs	r3, #1
 8009f40:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d1f9      	bne.n	8009f3c <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d10f      	bne.n	8009f6e <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8009f58:	2b02      	cmp	r3, #2
 8009f5a:	d11d      	bne.n	8009f98 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	685a      	ldr	r2, [r3, #4]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f042 0201 	orr.w	r2, r2, #1
 8009f6a:	605a      	str	r2, [r3, #4]
 8009f6c:	e014      	b.n	8009f98 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	f003 0310 	and.w	r3, r3, #16
 8009f7e:	2102      	movs	r1, #2
 8009f80:	fa01 f303 	lsl.w	r3, r1, r3
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d107      	bne.n	8009f98 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	685a      	ldr	r2, [r3, #4]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f042 0202 	orr.w	r2, r2, #2
 8009f96:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009fa4:	2300      	movs	r3, #0
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3714      	adds	r7, #20
 8009faa:	46bd      	mov	sp, r7
 8009fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb0:	4770      	bx	lr
 8009fb2:	bf00      	nop
 8009fb4:	20000004 	.word	0x20000004
 8009fb8:	053e2d63 	.word	0x053e2d63

08009fbc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b087      	sub	sp, #28
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	607a      	str	r2, [r7, #4]
 8009fc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8009fca:	2300      	movs	r3, #0
 8009fcc:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d101      	bne.n	8009fd8 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e018      	b.n	800a00a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d105      	bne.n	8009ff6 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009fea:	697a      	ldr	r2, [r7, #20]
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4413      	add	r3, r2
 8009ff0:	3308      	adds	r3, #8
 8009ff2:	617b      	str	r3, [r7, #20]
 8009ff4:	e004      	b.n	800a000 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8009ff6:	697a      	ldr	r2, [r7, #20]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	4413      	add	r3, r2
 8009ffc:	3314      	adds	r3, #20
 8009ffe:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	461a      	mov	r2, r3
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	371c      	adds	r7, #28
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr
	...

0800a018 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b08a      	sub	sp, #40	@ 0x28
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a024:	2300      	movs	r3, #0
 800a026:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d002      	beq.n	800a034 <HAL_DAC_ConfigChannel+0x1c>
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d101      	bne.n	800a038 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800a034:	2301      	movs	r3, #1
 800a036:	e1a1      	b.n	800a37c <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	795b      	ldrb	r3, [r3, #5]
 800a042:	2b01      	cmp	r3, #1
 800a044:	d101      	bne.n	800a04a <HAL_DAC_ConfigChannel+0x32>
 800a046:	2302      	movs	r3, #2
 800a048:	e198      	b.n	800a37c <HAL_DAC_ConfigChannel+0x364>
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2201      	movs	r2, #1
 800a04e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2202      	movs	r2, #2
 800a054:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	689b      	ldr	r3, [r3, #8]
 800a05a:	2b04      	cmp	r3, #4
 800a05c:	d17a      	bne.n	800a154 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800a05e:	f7fe f9b1 	bl	80083c4 <HAL_GetTick>
 800a062:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d13d      	bne.n	800a0e6 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a06a:	e018      	b.n	800a09e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a06c:	f7fe f9aa 	bl	80083c4 <HAL_GetTick>
 800a070:	4602      	mov	r2, r0
 800a072:	69bb      	ldr	r3, [r7, #24]
 800a074:	1ad3      	subs	r3, r2, r3
 800a076:	2b01      	cmp	r3, #1
 800a078:	d911      	bls.n	800a09e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a080:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a084:	2b00      	cmp	r3, #0
 800a086:	d00a      	beq.n	800a09e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	691b      	ldr	r3, [r3, #16]
 800a08c:	f043 0208 	orr.w	r2, r3, #8
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2203      	movs	r2, #3
 800a098:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a09a:	2303      	movs	r3, #3
 800a09c:	e16e      	b.n	800a37c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d1df      	bne.n	800a06c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	68ba      	ldr	r2, [r7, #8]
 800a0b2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a0b4:	641a      	str	r2, [r3, #64]	@ 0x40
 800a0b6:	e020      	b.n	800a0fa <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a0b8:	f7fe f984 	bl	80083c4 <HAL_GetTick>
 800a0bc:	4602      	mov	r2, r0
 800a0be:	69bb      	ldr	r3, [r7, #24]
 800a0c0:	1ad3      	subs	r3, r2, r3
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d90f      	bls.n	800a0e6 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	da0a      	bge.n	800a0e6 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	691b      	ldr	r3, [r3, #16]
 800a0d4:	f043 0208 	orr.w	r2, r3, #8
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2203      	movs	r2, #3
 800a0e0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a0e2:	2303      	movs	r3, #3
 800a0e4:	e14a      	b.n	800a37c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	dbe3      	blt.n	800a0b8 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	68ba      	ldr	r2, [r7, #8]
 800a0f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a0f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f003 0310 	and.w	r3, r3, #16
 800a106:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800a10a:	fa01 f303 	lsl.w	r3, r1, r3
 800a10e:	43db      	mvns	r3, r3
 800a110:	ea02 0103 	and.w	r1, r2, r3
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f003 0310 	and.w	r3, r3, #16
 800a11e:	409a      	lsls	r2, r3
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	430a      	orrs	r2, r1
 800a126:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f003 0310 	and.w	r3, r3, #16
 800a134:	21ff      	movs	r1, #255	@ 0xff
 800a136:	fa01 f303 	lsl.w	r3, r1, r3
 800a13a:	43db      	mvns	r3, r3
 800a13c:	ea02 0103 	and.w	r1, r2, r3
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f003 0310 	and.w	r3, r3, #16
 800a14a:	409a      	lsls	r2, r3
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	430a      	orrs	r2, r1
 800a152:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	69db      	ldr	r3, [r3, #28]
 800a158:	2b01      	cmp	r3, #1
 800a15a:	d11d      	bne.n	800a198 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a162:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f003 0310 	and.w	r3, r3, #16
 800a16a:	221f      	movs	r2, #31
 800a16c:	fa02 f303 	lsl.w	r3, r2, r3
 800a170:	43db      	mvns	r3, r3
 800a172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a174:	4013      	ands	r3, r2
 800a176:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	6a1b      	ldr	r3, [r3, #32]
 800a17c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f003 0310 	and.w	r3, r3, #16
 800a184:	697a      	ldr	r2, [r7, #20]
 800a186:	fa02 f303 	lsl.w	r3, r2, r3
 800a18a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a18c:	4313      	orrs	r3, r2
 800a18e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a196:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a19e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f003 0310 	and.w	r3, r3, #16
 800a1a6:	2207      	movs	r2, #7
 800a1a8:	fa02 f303 	lsl.w	r3, r2, r3
 800a1ac:	43db      	mvns	r3, r3
 800a1ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	699b      	ldr	r3, [r3, #24]
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d102      	bne.n	800a1c2 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	623b      	str	r3, [r7, #32]
 800a1c0:	e00f      	b.n	800a1e2 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	699b      	ldr	r3, [r3, #24]
 800a1c6:	2b02      	cmp	r3, #2
 800a1c8:	d102      	bne.n	800a1d0 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	623b      	str	r3, [r7, #32]
 800a1ce:	e008      	b.n	800a1e2 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	695b      	ldr	r3, [r3, #20]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d102      	bne.n	800a1de <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800a1d8:	2301      	movs	r3, #1
 800a1da:	623b      	str	r3, [r7, #32]
 800a1dc:	e001      	b.n	800a1e2 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	689a      	ldr	r2, [r3, #8]
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	695b      	ldr	r3, [r3, #20]
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	6a3a      	ldr	r2, [r7, #32]
 800a1ee:	4313      	orrs	r3, r2
 800a1f0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f003 0310 	and.w	r3, r3, #16
 800a1f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a1fc:	fa02 f303 	lsl.w	r3, r2, r3
 800a200:	43db      	mvns	r3, r3
 800a202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a204:	4013      	ands	r3, r2
 800a206:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	791b      	ldrb	r3, [r3, #4]
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d102      	bne.n	800a216 <HAL_DAC_ConfigChannel+0x1fe>
 800a210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a214:	e000      	b.n	800a218 <HAL_DAC_ConfigChannel+0x200>
 800a216:	2300      	movs	r3, #0
 800a218:	697a      	ldr	r2, [r7, #20]
 800a21a:	4313      	orrs	r3, r2
 800a21c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f003 0310 	and.w	r3, r3, #16
 800a224:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a228:	fa02 f303 	lsl.w	r3, r2, r3
 800a22c:	43db      	mvns	r3, r3
 800a22e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a230:	4013      	ands	r3, r2
 800a232:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	795b      	ldrb	r3, [r3, #5]
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d102      	bne.n	800a242 <HAL_DAC_ConfigChannel+0x22a>
 800a23c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a240:	e000      	b.n	800a244 <HAL_DAC_ConfigChannel+0x22c>
 800a242:	2300      	movs	r3, #0
 800a244:	697a      	ldr	r2, [r7, #20]
 800a246:	4313      	orrs	r3, r2
 800a248:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800a24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a24c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a250:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	2b02      	cmp	r3, #2
 800a258:	d114      	bne.n	800a284 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800a25a:	f003 ff2f 	bl	800e0bc <HAL_RCC_GetHCLKFreq>
 800a25e:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800a260:	693b      	ldr	r3, [r7, #16]
 800a262:	4a48      	ldr	r2, [pc, #288]	@ (800a384 <HAL_DAC_ConfigChannel+0x36c>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d904      	bls.n	800a272 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800a268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a26e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a270:	e00f      	b.n	800a292 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800a272:	693b      	ldr	r3, [r7, #16]
 800a274:	4a44      	ldr	r2, [pc, #272]	@ (800a388 <HAL_DAC_ConfigChannel+0x370>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d90a      	bls.n	800a290 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800a27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a27c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a280:	627b      	str	r3, [r7, #36]	@ 0x24
 800a282:	e006      	b.n	800a292 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a28a:	4313      	orrs	r3, r2
 800a28c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a28e:	e000      	b.n	800a292 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800a290:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f003 0310 	and.w	r3, r3, #16
 800a298:	697a      	ldr	r2, [r7, #20]
 800a29a:	fa02 f303 	lsl.w	r3, r2, r3
 800a29e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2aa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	6819      	ldr	r1, [r3, #0]
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f003 0310 	and.w	r3, r3, #16
 800a2b8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a2bc:	fa02 f303 	lsl.w	r3, r2, r3
 800a2c0:	43da      	mvns	r2, r3
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	400a      	ands	r2, r1
 800a2c8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f003 0310 	and.w	r3, r3, #16
 800a2d8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800a2dc:	fa02 f303 	lsl.w	r3, r2, r3
 800a2e0:	43db      	mvns	r3, r3
 800a2e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2e4:	4013      	ands	r3, r2
 800a2e6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f003 0310 	and.w	r3, r3, #16
 800a2f4:	697a      	ldr	r2, [r7, #20]
 800a2f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a2fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2fc:	4313      	orrs	r3, r2
 800a2fe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a306:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	6819      	ldr	r1, [r3, #0]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f003 0310 	and.w	r3, r3, #16
 800a314:	22c0      	movs	r2, #192	@ 0xc0
 800a316:	fa02 f303 	lsl.w	r3, r2, r3
 800a31a:	43da      	mvns	r2, r3
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	400a      	ands	r2, r1
 800a322:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	68db      	ldr	r3, [r3, #12]
 800a328:	089b      	lsrs	r3, r3, #2
 800a32a:	f003 030f 	and.w	r3, r3, #15
 800a32e:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	691b      	ldr	r3, [r3, #16]
 800a334:	089b      	lsrs	r3, r3, #2
 800a336:	021b      	lsls	r3, r3, #8
 800a338:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a33c:	697a      	ldr	r2, [r7, #20]
 800a33e:	4313      	orrs	r3, r2
 800a340:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f003 0310 	and.w	r3, r3, #16
 800a34e:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800a352:	fa01 f303 	lsl.w	r3, r1, r3
 800a356:	43db      	mvns	r3, r3
 800a358:	ea02 0103 	and.w	r1, r2, r3
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f003 0310 	and.w	r3, r3, #16
 800a362:	697a      	ldr	r2, [r7, #20]
 800a364:	409a      	lsls	r2, r3
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	430a      	orrs	r2, r1
 800a36c:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2201      	movs	r2, #1
 800a372:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2200      	movs	r2, #0
 800a378:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800a37a:	7ffb      	ldrb	r3, [r7, #31]
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	3728      	adds	r7, #40	@ 0x28
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}
 800a384:	09896800 	.word	0x09896800
 800a388:	04c4b400 	.word	0x04c4b400

0800a38c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b084      	sub	sp, #16
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d101      	bne.n	800a39e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a39a:	2301      	movs	r3, #1
 800a39c:	e08d      	b.n	800a4ba <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	4b47      	ldr	r3, [pc, #284]	@ (800a4c4 <HAL_DMA_Init+0x138>)
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d80f      	bhi.n	800a3ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	461a      	mov	r2, r3
 800a3b0:	4b45      	ldr	r3, [pc, #276]	@ (800a4c8 <HAL_DMA_Init+0x13c>)
 800a3b2:	4413      	add	r3, r2
 800a3b4:	4a45      	ldr	r2, [pc, #276]	@ (800a4cc <HAL_DMA_Init+0x140>)
 800a3b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ba:	091b      	lsrs	r3, r3, #4
 800a3bc:	009a      	lsls	r2, r3, #2
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	4a42      	ldr	r2, [pc, #264]	@ (800a4d0 <HAL_DMA_Init+0x144>)
 800a3c6:	641a      	str	r2, [r3, #64]	@ 0x40
 800a3c8:	e00e      	b.n	800a3e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	461a      	mov	r2, r3
 800a3d0:	4b40      	ldr	r3, [pc, #256]	@ (800a4d4 <HAL_DMA_Init+0x148>)
 800a3d2:	4413      	add	r3, r2
 800a3d4:	4a3d      	ldr	r2, [pc, #244]	@ (800a4cc <HAL_DMA_Init+0x140>)
 800a3d6:	fba2 2303 	umull	r2, r3, r2, r3
 800a3da:	091b      	lsrs	r3, r3, #4
 800a3dc:	009a      	lsls	r2, r3, #2
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	4a3c      	ldr	r2, [pc, #240]	@ (800a4d8 <HAL_DMA_Init+0x14c>)
 800a3e6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2202      	movs	r2, #2
 800a3ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a3fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a402:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a40c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	691b      	ldr	r3, [r3, #16]
 800a412:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a418:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	699b      	ldr	r3, [r3, #24]
 800a41e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a424:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6a1b      	ldr	r3, [r3, #32]
 800a42a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a42c:	68fa      	ldr	r2, [r7, #12]
 800a42e:	4313      	orrs	r3, r2
 800a430:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	68fa      	ldr	r2, [r7, #12]
 800a438:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f000 fa76 	bl	800a92c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	689b      	ldr	r3, [r3, #8]
 800a444:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a448:	d102      	bne.n	800a450 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2200      	movs	r2, #0
 800a44e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	685a      	ldr	r2, [r3, #4]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a458:	b2d2      	uxtb	r2, r2
 800a45a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a464:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	685b      	ldr	r3, [r3, #4]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d010      	beq.n	800a490 <HAL_DMA_Init+0x104>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	685b      	ldr	r3, [r3, #4]
 800a472:	2b04      	cmp	r3, #4
 800a474:	d80c      	bhi.n	800a490 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f000 fa96 	bl	800a9a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a480:	2200      	movs	r2, #0
 800a482:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a488:	687a      	ldr	r2, [r7, #4]
 800a48a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a48c:	605a      	str	r2, [r3, #4]
 800a48e:	e008      	b.n	800a4a2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2200      	movs	r2, #0
 800a494:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2200      	movs	r2, #0
 800a49a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a4b8:	2300      	movs	r3, #0
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3710      	adds	r7, #16
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	bf00      	nop
 800a4c4:	40020407 	.word	0x40020407
 800a4c8:	bffdfff8 	.word	0xbffdfff8
 800a4cc:	cccccccd 	.word	0xcccccccd
 800a4d0:	40020000 	.word	0x40020000
 800a4d4:	bffdfbf8 	.word	0xbffdfbf8
 800a4d8:	40020400 	.word	0x40020400

0800a4dc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b086      	sub	sp, #24
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	60f8      	str	r0, [r7, #12]
 800a4e4:	60b9      	str	r1, [r7, #8]
 800a4e6:	607a      	str	r2, [r7, #4]
 800a4e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d101      	bne.n	800a4fc <HAL_DMA_Start_IT+0x20>
 800a4f8:	2302      	movs	r3, #2
 800a4fa:	e066      	b.n	800a5ca <HAL_DMA_Start_IT+0xee>
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	2201      	movs	r2, #1
 800a500:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a50a:	b2db      	uxtb	r3, r3
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d155      	bne.n	800a5bc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	2202      	movs	r2, #2
 800a514:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	2200      	movs	r2, #0
 800a51c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	681a      	ldr	r2, [r3, #0]
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f022 0201 	bic.w	r2, r2, #1
 800a52c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	687a      	ldr	r2, [r7, #4]
 800a532:	68b9      	ldr	r1, [r7, #8]
 800a534:	68f8      	ldr	r0, [r7, #12]
 800a536:	f000 f9bb 	bl	800a8b0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d008      	beq.n	800a554 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f042 020e 	orr.w	r2, r2, #14
 800a550:	601a      	str	r2, [r3, #0]
 800a552:	e00f      	b.n	800a574 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f022 0204 	bic.w	r2, r2, #4
 800a562:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	681a      	ldr	r2, [r3, #0]
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f042 020a 	orr.w	r2, r2, #10
 800a572:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d007      	beq.n	800a592 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a586:	681a      	ldr	r2, [r3, #0]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a58c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a590:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a596:	2b00      	cmp	r3, #0
 800a598:	d007      	beq.n	800a5aa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a59e:	681a      	ldr	r2, [r3, #0]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a5a8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	681a      	ldr	r2, [r3, #0]
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f042 0201 	orr.w	r2, r2, #1
 800a5b8:	601a      	str	r2, [r3, #0]
 800a5ba:	e005      	b.n	800a5c8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a5c4:	2302      	movs	r3, #2
 800a5c6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a5c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	3718      	adds	r7, #24
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}

0800a5d2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a5d2:	b480      	push	{r7}
 800a5d4:	b085      	sub	sp, #20
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	2b02      	cmp	r3, #2
 800a5e8:	d005      	beq.n	800a5f6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2204      	movs	r2, #4
 800a5ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	73fb      	strb	r3, [r7, #15]
 800a5f4:	e037      	b.n	800a666 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	681a      	ldr	r2, [r3, #0]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f022 020e 	bic.w	r2, r2, #14
 800a604:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a610:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a614:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f022 0201 	bic.w	r2, r2, #1
 800a624:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a62a:	f003 021f 	and.w	r2, r3, #31
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a632:	2101      	movs	r1, #1
 800a634:	fa01 f202 	lsl.w	r2, r1, r2
 800a638:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a642:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d00c      	beq.n	800a666 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a650:	681a      	ldr	r2, [r3, #0]
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a656:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a65a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a664:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2201      	movs	r2, #1
 800a66a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2200      	movs	r2, #0
 800a672:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800a676:	7bfb      	ldrb	r3, [r7, #15]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3714      	adds	r7, #20
 800a67c:	46bd      	mov	sp, r7
 800a67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a682:	4770      	bx	lr

0800a684 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b084      	sub	sp, #16
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a68c:	2300      	movs	r3, #0
 800a68e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a696:	b2db      	uxtb	r3, r3
 800a698:	2b02      	cmp	r3, #2
 800a69a:	d00d      	beq.n	800a6b8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2204      	movs	r2, #4
 800a6a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	73fb      	strb	r3, [r7, #15]
 800a6b6:	e047      	b.n	800a748 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f022 020e 	bic.w	r2, r2, #14
 800a6c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f022 0201 	bic.w	r2, r2, #1
 800a6d6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a6e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6ec:	f003 021f 	and.w	r2, r3, #31
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6f4:	2101      	movs	r1, #1
 800a6f6:	fa01 f202 	lsl.w	r2, r1, r2
 800a6fa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a704:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d00c      	beq.n	800a728 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a718:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a71c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a722:	687a      	ldr	r2, [r7, #4]
 800a724:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a726:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2201      	movs	r2, #1
 800a72c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2200      	movs	r2, #0
 800a734:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d003      	beq.n	800a748 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	4798      	blx	r3
    }
  }
  return status;
 800a748:	7bfb      	ldrb	r3, [r7, #15]
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3710      	adds	r7, #16
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b084      	sub	sp, #16
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a76e:	f003 031f 	and.w	r3, r3, #31
 800a772:	2204      	movs	r2, #4
 800a774:	409a      	lsls	r2, r3
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	4013      	ands	r3, r2
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d026      	beq.n	800a7cc <HAL_DMA_IRQHandler+0x7a>
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	f003 0304 	and.w	r3, r3, #4
 800a784:	2b00      	cmp	r3, #0
 800a786:	d021      	beq.n	800a7cc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f003 0320 	and.w	r3, r3, #32
 800a792:	2b00      	cmp	r3, #0
 800a794:	d107      	bne.n	800a7a6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	681a      	ldr	r2, [r3, #0]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f022 0204 	bic.w	r2, r2, #4
 800a7a4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7aa:	f003 021f 	and.w	r2, r3, #31
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7b2:	2104      	movs	r1, #4
 800a7b4:	fa01 f202 	lsl.w	r2, r1, r2
 800a7b8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d071      	beq.n	800a8a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a7ca:	e06c      	b.n	800a8a6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7d0:	f003 031f 	and.w	r3, r3, #31
 800a7d4:	2202      	movs	r2, #2
 800a7d6:	409a      	lsls	r2, r3
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	4013      	ands	r3, r2
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d02e      	beq.n	800a83e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	f003 0302 	and.w	r3, r3, #2
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d029      	beq.n	800a83e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f003 0320 	and.w	r3, r3, #32
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d10b      	bne.n	800a810 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	681a      	ldr	r2, [r3, #0]
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f022 020a 	bic.w	r2, r2, #10
 800a806:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2201      	movs	r2, #1
 800a80c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a814:	f003 021f 	and.w	r2, r3, #31
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a81c:	2102      	movs	r1, #2
 800a81e:	fa01 f202 	lsl.w	r2, r1, r2
 800a822:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2200      	movs	r2, #0
 800a828:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a830:	2b00      	cmp	r3, #0
 800a832:	d038      	beq.n	800a8a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a83c:	e033      	b.n	800a8a6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a842:	f003 031f 	and.w	r3, r3, #31
 800a846:	2208      	movs	r2, #8
 800a848:	409a      	lsls	r2, r3
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	4013      	ands	r3, r2
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d02a      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	f003 0308 	and.w	r3, r3, #8
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d025      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	681a      	ldr	r2, [r3, #0]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f022 020e 	bic.w	r2, r2, #14
 800a86a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a870:	f003 021f 	and.w	r2, r3, #31
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a878:	2101      	movs	r1, #1
 800a87a:	fa01 f202 	lsl.w	r2, r1, r2
 800a87e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2201      	movs	r2, #1
 800a884:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2201      	movs	r2, #1
 800a88a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2200      	movs	r2, #0
 800a892:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d004      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a8a6:	bf00      	nop
 800a8a8:	bf00      	nop
}
 800a8aa:	3710      	adds	r7, #16
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b085      	sub	sp, #20
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	60f8      	str	r0, [r7, #12]
 800a8b8:	60b9      	str	r1, [r7, #8]
 800a8ba:	607a      	str	r2, [r7, #4]
 800a8bc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8c2:	68fa      	ldr	r2, [r7, #12]
 800a8c4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a8c6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d004      	beq.n	800a8da <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8d4:	68fa      	ldr	r2, [r7, #12]
 800a8d6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a8d8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8de:	f003 021f 	and.w	r2, r3, #31
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8e6:	2101      	movs	r1, #1
 800a8e8:	fa01 f202 	lsl.w	r2, r1, r2
 800a8ec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	683a      	ldr	r2, [r7, #0]
 800a8f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	2b10      	cmp	r3, #16
 800a8fc:	d108      	bne.n	800a910 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	68ba      	ldr	r2, [r7, #8]
 800a90c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a90e:	e007      	b.n	800a920 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	68ba      	ldr	r2, [r7, #8]
 800a916:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	687a      	ldr	r2, [r7, #4]
 800a91e:	60da      	str	r2, [r3, #12]
}
 800a920:	bf00      	nop
 800a922:	3714      	adds	r7, #20
 800a924:	46bd      	mov	sp, r7
 800a926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92a:	4770      	bx	lr

0800a92c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a92c:	b480      	push	{r7}
 800a92e:	b087      	sub	sp, #28
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	461a      	mov	r2, r3
 800a93a:	4b16      	ldr	r3, [pc, #88]	@ (800a994 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d802      	bhi.n	800a946 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a940:	4b15      	ldr	r3, [pc, #84]	@ (800a998 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a942:	617b      	str	r3, [r7, #20]
 800a944:	e001      	b.n	800a94a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800a946:	4b15      	ldr	r3, [pc, #84]	@ (800a99c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a948:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	b2db      	uxtb	r3, r3
 800a954:	3b08      	subs	r3, #8
 800a956:	4a12      	ldr	r2, [pc, #72]	@ (800a9a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a958:	fba2 2303 	umull	r2, r3, r2, r3
 800a95c:	091b      	lsrs	r3, r3, #4
 800a95e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a964:	089b      	lsrs	r3, r3, #2
 800a966:	009a      	lsls	r2, r3, #2
 800a968:	693b      	ldr	r3, [r7, #16]
 800a96a:	4413      	add	r3, r2
 800a96c:	461a      	mov	r2, r3
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	4a0b      	ldr	r2, [pc, #44]	@ (800a9a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a976:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f003 031f 	and.w	r3, r3, #31
 800a97e:	2201      	movs	r2, #1
 800a980:	409a      	lsls	r2, r3
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a986:	bf00      	nop
 800a988:	371c      	adds	r7, #28
 800a98a:	46bd      	mov	sp, r7
 800a98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a990:	4770      	bx	lr
 800a992:	bf00      	nop
 800a994:	40020407 	.word	0x40020407
 800a998:	40020800 	.word	0x40020800
 800a99c:	40020820 	.word	0x40020820
 800a9a0:	cccccccd 	.word	0xcccccccd
 800a9a4:	40020880 	.word	0x40020880

0800a9a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b085      	sub	sp, #20
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	685b      	ldr	r3, [r3, #4]
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a9b8:	68fa      	ldr	r2, [r7, #12]
 800a9ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a9e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a9bc:	4413      	add	r3, r2
 800a9be:	009b      	lsls	r3, r3, #2
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	4a08      	ldr	r2, [pc, #32]	@ (800a9ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a9ca:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	3b01      	subs	r3, #1
 800a9d0:	f003 031f 	and.w	r3, r3, #31
 800a9d4:	2201      	movs	r2, #1
 800a9d6:	409a      	lsls	r2, r3
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a9dc:	bf00      	nop
 800a9de:	3714      	adds	r7, #20
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr
 800a9e8:	1000823f 	.word	0x1000823f
 800a9ec:	40020940 	.word	0x40020940

0800a9f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b087      	sub	sp, #28
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a9fe:	e15a      	b.n	800acb6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	681a      	ldr	r2, [r3, #0]
 800aa04:	2101      	movs	r1, #1
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	fa01 f303 	lsl.w	r3, r1, r3
 800aa0c:	4013      	ands	r3, r2
 800aa0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	f000 814c 	beq.w	800acb0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	f003 0303 	and.w	r3, r3, #3
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	d005      	beq.n	800aa30 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800aa2c:	2b02      	cmp	r3, #2
 800aa2e:	d130      	bne.n	800aa92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	005b      	lsls	r3, r3, #1
 800aa3a:	2203      	movs	r2, #3
 800aa3c:	fa02 f303 	lsl.w	r3, r2, r3
 800aa40:	43db      	mvns	r3, r3
 800aa42:	693a      	ldr	r2, [r7, #16]
 800aa44:	4013      	ands	r3, r2
 800aa46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	68da      	ldr	r2, [r3, #12]
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	005b      	lsls	r3, r3, #1
 800aa50:	fa02 f303 	lsl.w	r3, r2, r3
 800aa54:	693a      	ldr	r2, [r7, #16]
 800aa56:	4313      	orrs	r3, r2
 800aa58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	693a      	ldr	r2, [r7, #16]
 800aa5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800aa66:	2201      	movs	r2, #1
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	fa02 f303 	lsl.w	r3, r2, r3
 800aa6e:	43db      	mvns	r3, r3
 800aa70:	693a      	ldr	r2, [r7, #16]
 800aa72:	4013      	ands	r3, r2
 800aa74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	685b      	ldr	r3, [r3, #4]
 800aa7a:	091b      	lsrs	r3, r3, #4
 800aa7c:	f003 0201 	and.w	r2, r3, #1
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	fa02 f303 	lsl.w	r3, r2, r3
 800aa86:	693a      	ldr	r2, [r7, #16]
 800aa88:	4313      	orrs	r3, r2
 800aa8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	693a      	ldr	r2, [r7, #16]
 800aa90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	685b      	ldr	r3, [r3, #4]
 800aa96:	f003 0303 	and.w	r3, r3, #3
 800aa9a:	2b03      	cmp	r3, #3
 800aa9c:	d017      	beq.n	800aace <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	68db      	ldr	r3, [r3, #12]
 800aaa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	005b      	lsls	r3, r3, #1
 800aaa8:	2203      	movs	r2, #3
 800aaaa:	fa02 f303 	lsl.w	r3, r2, r3
 800aaae:	43db      	mvns	r3, r3
 800aab0:	693a      	ldr	r2, [r7, #16]
 800aab2:	4013      	ands	r3, r2
 800aab4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	689a      	ldr	r2, [r3, #8]
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	005b      	lsls	r3, r3, #1
 800aabe:	fa02 f303 	lsl.w	r3, r2, r3
 800aac2:	693a      	ldr	r2, [r7, #16]
 800aac4:	4313      	orrs	r3, r2
 800aac6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	693a      	ldr	r2, [r7, #16]
 800aacc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	685b      	ldr	r3, [r3, #4]
 800aad2:	f003 0303 	and.w	r3, r3, #3
 800aad6:	2b02      	cmp	r3, #2
 800aad8:	d123      	bne.n	800ab22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	08da      	lsrs	r2, r3, #3
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	3208      	adds	r2, #8
 800aae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aae6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	f003 0307 	and.w	r3, r3, #7
 800aaee:	009b      	lsls	r3, r3, #2
 800aaf0:	220f      	movs	r2, #15
 800aaf2:	fa02 f303 	lsl.w	r3, r2, r3
 800aaf6:	43db      	mvns	r3, r3
 800aaf8:	693a      	ldr	r2, [r7, #16]
 800aafa:	4013      	ands	r3, r2
 800aafc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	691a      	ldr	r2, [r3, #16]
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	f003 0307 	and.w	r3, r3, #7
 800ab08:	009b      	lsls	r3, r3, #2
 800ab0a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab0e:	693a      	ldr	r2, [r7, #16]
 800ab10:	4313      	orrs	r3, r2
 800ab12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	08da      	lsrs	r2, r3, #3
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	3208      	adds	r2, #8
 800ab1c:	6939      	ldr	r1, [r7, #16]
 800ab1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	005b      	lsls	r3, r3, #1
 800ab2c:	2203      	movs	r2, #3
 800ab2e:	fa02 f303 	lsl.w	r3, r2, r3
 800ab32:	43db      	mvns	r3, r3
 800ab34:	693a      	ldr	r2, [r7, #16]
 800ab36:	4013      	ands	r3, r2
 800ab38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	f003 0203 	and.w	r2, r3, #3
 800ab42:	697b      	ldr	r3, [r7, #20]
 800ab44:	005b      	lsls	r3, r3, #1
 800ab46:	fa02 f303 	lsl.w	r3, r2, r3
 800ab4a:	693a      	ldr	r2, [r7, #16]
 800ab4c:	4313      	orrs	r3, r2
 800ab4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	693a      	ldr	r2, [r7, #16]
 800ab54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	f000 80a6 	beq.w	800acb0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ab64:	4b5b      	ldr	r3, [pc, #364]	@ (800acd4 <HAL_GPIO_Init+0x2e4>)
 800ab66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab68:	4a5a      	ldr	r2, [pc, #360]	@ (800acd4 <HAL_GPIO_Init+0x2e4>)
 800ab6a:	f043 0301 	orr.w	r3, r3, #1
 800ab6e:	6613      	str	r3, [r2, #96]	@ 0x60
 800ab70:	4b58      	ldr	r3, [pc, #352]	@ (800acd4 <HAL_GPIO_Init+0x2e4>)
 800ab72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab74:	f003 0301 	and.w	r3, r3, #1
 800ab78:	60bb      	str	r3, [r7, #8]
 800ab7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ab7c:	4a56      	ldr	r2, [pc, #344]	@ (800acd8 <HAL_GPIO_Init+0x2e8>)
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	089b      	lsrs	r3, r3, #2
 800ab82:	3302      	adds	r3, #2
 800ab84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	f003 0303 	and.w	r3, r3, #3
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	220f      	movs	r2, #15
 800ab94:	fa02 f303 	lsl.w	r3, r2, r3
 800ab98:	43db      	mvns	r3, r3
 800ab9a:	693a      	ldr	r2, [r7, #16]
 800ab9c:	4013      	ands	r3, r2
 800ab9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800aba6:	d01f      	beq.n	800abe8 <HAL_GPIO_Init+0x1f8>
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	4a4c      	ldr	r2, [pc, #304]	@ (800acdc <HAL_GPIO_Init+0x2ec>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d019      	beq.n	800abe4 <HAL_GPIO_Init+0x1f4>
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	4a4b      	ldr	r2, [pc, #300]	@ (800ace0 <HAL_GPIO_Init+0x2f0>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d013      	beq.n	800abe0 <HAL_GPIO_Init+0x1f0>
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	4a4a      	ldr	r2, [pc, #296]	@ (800ace4 <HAL_GPIO_Init+0x2f4>)
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d00d      	beq.n	800abdc <HAL_GPIO_Init+0x1ec>
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	4a49      	ldr	r2, [pc, #292]	@ (800ace8 <HAL_GPIO_Init+0x2f8>)
 800abc4:	4293      	cmp	r3, r2
 800abc6:	d007      	beq.n	800abd8 <HAL_GPIO_Init+0x1e8>
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	4a48      	ldr	r2, [pc, #288]	@ (800acec <HAL_GPIO_Init+0x2fc>)
 800abcc:	4293      	cmp	r3, r2
 800abce:	d101      	bne.n	800abd4 <HAL_GPIO_Init+0x1e4>
 800abd0:	2305      	movs	r3, #5
 800abd2:	e00a      	b.n	800abea <HAL_GPIO_Init+0x1fa>
 800abd4:	2306      	movs	r3, #6
 800abd6:	e008      	b.n	800abea <HAL_GPIO_Init+0x1fa>
 800abd8:	2304      	movs	r3, #4
 800abda:	e006      	b.n	800abea <HAL_GPIO_Init+0x1fa>
 800abdc:	2303      	movs	r3, #3
 800abde:	e004      	b.n	800abea <HAL_GPIO_Init+0x1fa>
 800abe0:	2302      	movs	r3, #2
 800abe2:	e002      	b.n	800abea <HAL_GPIO_Init+0x1fa>
 800abe4:	2301      	movs	r3, #1
 800abe6:	e000      	b.n	800abea <HAL_GPIO_Init+0x1fa>
 800abe8:	2300      	movs	r3, #0
 800abea:	697a      	ldr	r2, [r7, #20]
 800abec:	f002 0203 	and.w	r2, r2, #3
 800abf0:	0092      	lsls	r2, r2, #2
 800abf2:	4093      	lsls	r3, r2
 800abf4:	693a      	ldr	r2, [r7, #16]
 800abf6:	4313      	orrs	r3, r2
 800abf8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800abfa:	4937      	ldr	r1, [pc, #220]	@ (800acd8 <HAL_GPIO_Init+0x2e8>)
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	089b      	lsrs	r3, r3, #2
 800ac00:	3302      	adds	r3, #2
 800ac02:	693a      	ldr	r2, [r7, #16]
 800ac04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ac08:	4b39      	ldr	r3, [pc, #228]	@ (800acf0 <HAL_GPIO_Init+0x300>)
 800ac0a:	689b      	ldr	r3, [r3, #8]
 800ac0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	43db      	mvns	r3, r3
 800ac12:	693a      	ldr	r2, [r7, #16]
 800ac14:	4013      	ands	r3, r2
 800ac16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	685b      	ldr	r3, [r3, #4]
 800ac1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d003      	beq.n	800ac2c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800ac24:	693a      	ldr	r2, [r7, #16]
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	4313      	orrs	r3, r2
 800ac2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ac2c:	4a30      	ldr	r2, [pc, #192]	@ (800acf0 <HAL_GPIO_Init+0x300>)
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ac32:	4b2f      	ldr	r3, [pc, #188]	@ (800acf0 <HAL_GPIO_Init+0x300>)
 800ac34:	68db      	ldr	r3, [r3, #12]
 800ac36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	43db      	mvns	r3, r3
 800ac3c:	693a      	ldr	r2, [r7, #16]
 800ac3e:	4013      	ands	r3, r2
 800ac40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	685b      	ldr	r3, [r3, #4]
 800ac46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d003      	beq.n	800ac56 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800ac4e:	693a      	ldr	r2, [r7, #16]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	4313      	orrs	r3, r2
 800ac54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ac56:	4a26      	ldr	r2, [pc, #152]	@ (800acf0 <HAL_GPIO_Init+0x300>)
 800ac58:	693b      	ldr	r3, [r7, #16]
 800ac5a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800ac5c:	4b24      	ldr	r3, [pc, #144]	@ (800acf0 <HAL_GPIO_Init+0x300>)
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	43db      	mvns	r3, r3
 800ac66:	693a      	ldr	r2, [r7, #16]
 800ac68:	4013      	ands	r3, r2
 800ac6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d003      	beq.n	800ac80 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800ac78:	693a      	ldr	r2, [r7, #16]
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	4313      	orrs	r3, r2
 800ac7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ac80:	4a1b      	ldr	r2, [pc, #108]	@ (800acf0 <HAL_GPIO_Init+0x300>)
 800ac82:	693b      	ldr	r3, [r7, #16]
 800ac84:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800ac86:	4b1a      	ldr	r3, [pc, #104]	@ (800acf0 <HAL_GPIO_Init+0x300>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	43db      	mvns	r3, r3
 800ac90:	693a      	ldr	r2, [r7, #16]
 800ac92:	4013      	ands	r3, r2
 800ac94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	685b      	ldr	r3, [r3, #4]
 800ac9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d003      	beq.n	800acaa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800aca2:	693a      	ldr	r2, [r7, #16]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	4313      	orrs	r3, r2
 800aca8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800acaa:	4a11      	ldr	r2, [pc, #68]	@ (800acf0 <HAL_GPIO_Init+0x300>)
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	3301      	adds	r3, #1
 800acb4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	681a      	ldr	r2, [r3, #0]
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	fa22 f303 	lsr.w	r3, r2, r3
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	f47f ae9d 	bne.w	800aa00 <HAL_GPIO_Init+0x10>
  }
}
 800acc6:	bf00      	nop
 800acc8:	bf00      	nop
 800acca:	371c      	adds	r7, #28
 800accc:	46bd      	mov	sp, r7
 800acce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd2:	4770      	bx	lr
 800acd4:	40021000 	.word	0x40021000
 800acd8:	40010000 	.word	0x40010000
 800acdc:	48000400 	.word	0x48000400
 800ace0:	48000800 	.word	0x48000800
 800ace4:	48000c00 	.word	0x48000c00
 800ace8:	48001000 	.word	0x48001000
 800acec:	48001400 	.word	0x48001400
 800acf0:	40010400 	.word	0x40010400

0800acf4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b085      	sub	sp, #20
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	460b      	mov	r3, r1
 800acfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	691a      	ldr	r2, [r3, #16]
 800ad04:	887b      	ldrh	r3, [r7, #2]
 800ad06:	4013      	ands	r3, r2
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d002      	beq.n	800ad12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	73fb      	strb	r3, [r7, #15]
 800ad10:	e001      	b.n	800ad16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800ad12:	2300      	movs	r3, #0
 800ad14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800ad16:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3714      	adds	r7, #20
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad22:	4770      	bx	lr

0800ad24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b083      	sub	sp, #12
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
 800ad2c:	460b      	mov	r3, r1
 800ad2e:	807b      	strh	r3, [r7, #2]
 800ad30:	4613      	mov	r3, r2
 800ad32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800ad34:	787b      	ldrb	r3, [r7, #1]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d003      	beq.n	800ad42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800ad3a:	887a      	ldrh	r2, [r7, #2]
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800ad40:	e002      	b.n	800ad48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800ad42:	887a      	ldrh	r2, [r7, #2]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800ad48:	bf00      	nop
 800ad4a:	370c      	adds	r7, #12
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad52:	4770      	bx	lr

0800ad54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b082      	sub	sp, #8
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d101      	bne.n	800ad66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800ad62:	2301      	movs	r3, #1
 800ad64:	e08d      	b.n	800ae82 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad6c:	b2db      	uxtb	r3, r3
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d106      	bne.n	800ad80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2200      	movs	r2, #0
 800ad76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f7f9 feaa 	bl	8004ad4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2224      	movs	r2, #36	@ 0x24
 800ad84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	681a      	ldr	r2, [r3, #0]
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f022 0201 	bic.w	r2, r2, #1
 800ad96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	685a      	ldr	r2, [r3, #4]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800ada4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	689a      	ldr	r2, [r3, #8]
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800adb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	2b01      	cmp	r3, #1
 800adbc:	d107      	bne.n	800adce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	689a      	ldr	r2, [r3, #8]
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800adca:	609a      	str	r2, [r3, #8]
 800adcc:	e006      	b.n	800addc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	689a      	ldr	r2, [r3, #8]
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800adda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	68db      	ldr	r3, [r3, #12]
 800ade0:	2b02      	cmp	r3, #2
 800ade2:	d108      	bne.n	800adf6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	685a      	ldr	r2, [r3, #4]
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800adf2:	605a      	str	r2, [r3, #4]
 800adf4:	e007      	b.n	800ae06 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	685a      	ldr	r2, [r3, #4]
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ae04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	685b      	ldr	r3, [r3, #4]
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	6812      	ldr	r2, [r2, #0]
 800ae10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800ae14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	68da      	ldr	r2, [r3, #12]
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ae28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	691a      	ldr	r2, [r3, #16]
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	695b      	ldr	r3, [r3, #20]
 800ae32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	699b      	ldr	r3, [r3, #24]
 800ae3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	430a      	orrs	r2, r1
 800ae42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	69d9      	ldr	r1, [r3, #28]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6a1a      	ldr	r2, [r3, #32]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	430a      	orrs	r2, r1
 800ae52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	681a      	ldr	r2, [r3, #0]
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f042 0201 	orr.w	r2, r2, #1
 800ae62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2200      	movs	r2, #0
 800ae68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2220      	movs	r2, #32
 800ae6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2200      	movs	r2, #0
 800ae76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800ae80:	2300      	movs	r3, #0
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3708      	adds	r7, #8
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
	...

0800ae8c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b088      	sub	sp, #32
 800ae90:	af02      	add	r7, sp, #8
 800ae92:	60f8      	str	r0, [r7, #12]
 800ae94:	607a      	str	r2, [r7, #4]
 800ae96:	461a      	mov	r2, r3
 800ae98:	460b      	mov	r3, r1
 800ae9a:	817b      	strh	r3, [r7, #10]
 800ae9c:	4613      	mov	r3, r2
 800ae9e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aea6:	b2db      	uxtb	r3, r3
 800aea8:	2b20      	cmp	r3, #32
 800aeaa:	f040 80fd 	bne.w	800b0a8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d101      	bne.n	800aebc <HAL_I2C_Master_Transmit+0x30>
 800aeb8:	2302      	movs	r3, #2
 800aeba:	e0f6      	b.n	800b0aa <HAL_I2C_Master_Transmit+0x21e>
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	2201      	movs	r2, #1
 800aec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800aec4:	f7fd fa7e 	bl	80083c4 <HAL_GetTick>
 800aec8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	9300      	str	r3, [sp, #0]
 800aece:	2319      	movs	r3, #25
 800aed0:	2201      	movs	r2, #1
 800aed2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aed6:	68f8      	ldr	r0, [r7, #12]
 800aed8:	f000 fb72 	bl	800b5c0 <I2C_WaitOnFlagUntilTimeout>
 800aedc:	4603      	mov	r3, r0
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d001      	beq.n	800aee6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800aee2:	2301      	movs	r3, #1
 800aee4:	e0e1      	b.n	800b0aa <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2221      	movs	r2, #33	@ 0x21
 800aeea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	2210      	movs	r2, #16
 800aef2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	2200      	movs	r2, #0
 800aefa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	687a      	ldr	r2, [r7, #4]
 800af00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	893a      	ldrh	r2, [r7, #8]
 800af06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	2200      	movs	r2, #0
 800af0c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af12:	b29b      	uxth	r3, r3
 800af14:	2bff      	cmp	r3, #255	@ 0xff
 800af16:	d906      	bls.n	800af26 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	22ff      	movs	r2, #255	@ 0xff
 800af1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800af1e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800af22:	617b      	str	r3, [r7, #20]
 800af24:	e007      	b.n	800af36 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af2a:	b29a      	uxth	r2, r3
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800af30:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800af34:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d024      	beq.n	800af88 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af42:	781a      	ldrb	r2, [r3, #0]
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af4e:	1c5a      	adds	r2, r3, #1
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af58:	b29b      	uxth	r3, r3
 800af5a:	3b01      	subs	r3, #1
 800af5c:	b29a      	uxth	r2, r3
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af66:	3b01      	subs	r3, #1
 800af68:	b29a      	uxth	r2, r3
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af72:	b2db      	uxtb	r3, r3
 800af74:	3301      	adds	r3, #1
 800af76:	b2da      	uxtb	r2, r3
 800af78:	8979      	ldrh	r1, [r7, #10]
 800af7a:	4b4e      	ldr	r3, [pc, #312]	@ (800b0b4 <HAL_I2C_Master_Transmit+0x228>)
 800af7c:	9300      	str	r3, [sp, #0]
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	68f8      	ldr	r0, [r7, #12]
 800af82:	f000 fd6d 	bl	800ba60 <I2C_TransferConfig>
 800af86:	e066      	b.n	800b056 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af8c:	b2da      	uxtb	r2, r3
 800af8e:	8979      	ldrh	r1, [r7, #10]
 800af90:	4b48      	ldr	r3, [pc, #288]	@ (800b0b4 <HAL_I2C_Master_Transmit+0x228>)
 800af92:	9300      	str	r3, [sp, #0]
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	68f8      	ldr	r0, [r7, #12]
 800af98:	f000 fd62 	bl	800ba60 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800af9c:	e05b      	b.n	800b056 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800af9e:	693a      	ldr	r2, [r7, #16]
 800afa0:	6a39      	ldr	r1, [r7, #32]
 800afa2:	68f8      	ldr	r0, [r7, #12]
 800afa4:	f000 fb65 	bl	800b672 <I2C_WaitOnTXISFlagUntilTimeout>
 800afa8:	4603      	mov	r3, r0
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d001      	beq.n	800afb2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800afae:	2301      	movs	r3, #1
 800afb0:	e07b      	b.n	800b0aa <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afb6:	781a      	ldrb	r2, [r3, #0]
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afc2:	1c5a      	adds	r2, r3, #1
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afcc:	b29b      	uxth	r3, r3
 800afce:	3b01      	subs	r3, #1
 800afd0:	b29a      	uxth	r2, r3
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800afda:	3b01      	subs	r3, #1
 800afdc:	b29a      	uxth	r2, r3
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d034      	beq.n	800b056 <HAL_I2C_Master_Transmit+0x1ca>
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d130      	bne.n	800b056 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	9300      	str	r3, [sp, #0]
 800aff8:	6a3b      	ldr	r3, [r7, #32]
 800affa:	2200      	movs	r2, #0
 800affc:	2180      	movs	r1, #128	@ 0x80
 800affe:	68f8      	ldr	r0, [r7, #12]
 800b000:	f000 fade 	bl	800b5c0 <I2C_WaitOnFlagUntilTimeout>
 800b004:	4603      	mov	r3, r0
 800b006:	2b00      	cmp	r3, #0
 800b008:	d001      	beq.n	800b00e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800b00a:	2301      	movs	r3, #1
 800b00c:	e04d      	b.n	800b0aa <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b012:	b29b      	uxth	r3, r3
 800b014:	2bff      	cmp	r3, #255	@ 0xff
 800b016:	d90e      	bls.n	800b036 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	22ff      	movs	r2, #255	@ 0xff
 800b01c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b022:	b2da      	uxtb	r2, r3
 800b024:	8979      	ldrh	r1, [r7, #10]
 800b026:	2300      	movs	r3, #0
 800b028:	9300      	str	r3, [sp, #0]
 800b02a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b02e:	68f8      	ldr	r0, [r7, #12]
 800b030:	f000 fd16 	bl	800ba60 <I2C_TransferConfig>
 800b034:	e00f      	b.n	800b056 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b03a:	b29a      	uxth	r2, r3
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b044:	b2da      	uxtb	r2, r3
 800b046:	8979      	ldrh	r1, [r7, #10]
 800b048:	2300      	movs	r3, #0
 800b04a:	9300      	str	r3, [sp, #0]
 800b04c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b050:	68f8      	ldr	r0, [r7, #12]
 800b052:	f000 fd05 	bl	800ba60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b05a:	b29b      	uxth	r3, r3
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d19e      	bne.n	800af9e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b060:	693a      	ldr	r2, [r7, #16]
 800b062:	6a39      	ldr	r1, [r7, #32]
 800b064:	68f8      	ldr	r0, [r7, #12]
 800b066:	f000 fb4b 	bl	800b700 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b06a:	4603      	mov	r3, r0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d001      	beq.n	800b074 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800b070:	2301      	movs	r3, #1
 800b072:	e01a      	b.n	800b0aa <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	2220      	movs	r2, #32
 800b07a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	6859      	ldr	r1, [r3, #4]
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	4b0c      	ldr	r3, [pc, #48]	@ (800b0b8 <HAL_I2C_Master_Transmit+0x22c>)
 800b088:	400b      	ands	r3, r1
 800b08a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2220      	movs	r2, #32
 800b090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	2200      	movs	r2, #0
 800b098:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	2200      	movs	r2, #0
 800b0a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	e000      	b.n	800b0aa <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800b0a8:	2302      	movs	r3, #2
  }
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3718      	adds	r7, #24
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	80002000 	.word	0x80002000
 800b0b8:	fe00e800 	.word	0xfe00e800

0800b0bc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b088      	sub	sp, #32
 800b0c0:	af02      	add	r7, sp, #8
 800b0c2:	60f8      	str	r0, [r7, #12]
 800b0c4:	607a      	str	r2, [r7, #4]
 800b0c6:	461a      	mov	r2, r3
 800b0c8:	460b      	mov	r3, r1
 800b0ca:	817b      	strh	r3, [r7, #10]
 800b0cc:	4613      	mov	r3, r2
 800b0ce:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	2b20      	cmp	r3, #32
 800b0da:	f040 80db 	bne.w	800b294 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d101      	bne.n	800b0ec <HAL_I2C_Master_Receive+0x30>
 800b0e8:	2302      	movs	r3, #2
 800b0ea:	e0d4      	b.n	800b296 <HAL_I2C_Master_Receive+0x1da>
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2201      	movs	r2, #1
 800b0f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b0f4:	f7fd f966 	bl	80083c4 <HAL_GetTick>
 800b0f8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	9300      	str	r3, [sp, #0]
 800b0fe:	2319      	movs	r3, #25
 800b100:	2201      	movs	r2, #1
 800b102:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b106:	68f8      	ldr	r0, [r7, #12]
 800b108:	f000 fa5a 	bl	800b5c0 <I2C_WaitOnFlagUntilTimeout>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d001      	beq.n	800b116 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b112:	2301      	movs	r3, #1
 800b114:	e0bf      	b.n	800b296 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2222      	movs	r2, #34	@ 0x22
 800b11a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	2210      	movs	r2, #16
 800b122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	2200      	movs	r2, #0
 800b12a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	687a      	ldr	r2, [r7, #4]
 800b130:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	893a      	ldrh	r2, [r7, #8]
 800b136:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	2200      	movs	r2, #0
 800b13c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b142:	b29b      	uxth	r3, r3
 800b144:	2bff      	cmp	r3, #255	@ 0xff
 800b146:	d90e      	bls.n	800b166 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	22ff      	movs	r2, #255	@ 0xff
 800b14c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b152:	b2da      	uxtb	r2, r3
 800b154:	8979      	ldrh	r1, [r7, #10]
 800b156:	4b52      	ldr	r3, [pc, #328]	@ (800b2a0 <HAL_I2C_Master_Receive+0x1e4>)
 800b158:	9300      	str	r3, [sp, #0]
 800b15a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b15e:	68f8      	ldr	r0, [r7, #12]
 800b160:	f000 fc7e 	bl	800ba60 <I2C_TransferConfig>
 800b164:	e06d      	b.n	800b242 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b16a:	b29a      	uxth	r2, r3
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b174:	b2da      	uxtb	r2, r3
 800b176:	8979      	ldrh	r1, [r7, #10]
 800b178:	4b49      	ldr	r3, [pc, #292]	@ (800b2a0 <HAL_I2C_Master_Receive+0x1e4>)
 800b17a:	9300      	str	r3, [sp, #0]
 800b17c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b180:	68f8      	ldr	r0, [r7, #12]
 800b182:	f000 fc6d 	bl	800ba60 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800b186:	e05c      	b.n	800b242 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b188:	697a      	ldr	r2, [r7, #20]
 800b18a:	6a39      	ldr	r1, [r7, #32]
 800b18c:	68f8      	ldr	r0, [r7, #12]
 800b18e:	f000 fafb 	bl	800b788 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d001      	beq.n	800b19c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800b198:	2301      	movs	r3, #1
 800b19a:	e07c      	b.n	800b296 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1a6:	b2d2      	uxtb	r2, r2
 800b1a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1ae:	1c5a      	adds	r2, r3, #1
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1b8:	3b01      	subs	r3, #1
 800b1ba:	b29a      	uxth	r2, r3
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1c4:	b29b      	uxth	r3, r3
 800b1c6:	3b01      	subs	r3, #1
 800b1c8:	b29a      	uxth	r2, r3
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d034      	beq.n	800b242 <HAL_I2C_Master_Receive+0x186>
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d130      	bne.n	800b242 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	9300      	str	r3, [sp, #0]
 800b1e4:	6a3b      	ldr	r3, [r7, #32]
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	2180      	movs	r1, #128	@ 0x80
 800b1ea:	68f8      	ldr	r0, [r7, #12]
 800b1ec:	f000 f9e8 	bl	800b5c0 <I2C_WaitOnFlagUntilTimeout>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d001      	beq.n	800b1fa <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	e04d      	b.n	800b296 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1fe:	b29b      	uxth	r3, r3
 800b200:	2bff      	cmp	r3, #255	@ 0xff
 800b202:	d90e      	bls.n	800b222 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	22ff      	movs	r2, #255	@ 0xff
 800b208:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b20e:	b2da      	uxtb	r2, r3
 800b210:	8979      	ldrh	r1, [r7, #10]
 800b212:	2300      	movs	r3, #0
 800b214:	9300      	str	r3, [sp, #0]
 800b216:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b21a:	68f8      	ldr	r0, [r7, #12]
 800b21c:	f000 fc20 	bl	800ba60 <I2C_TransferConfig>
 800b220:	e00f      	b.n	800b242 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b226:	b29a      	uxth	r2, r3
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b230:	b2da      	uxtb	r2, r3
 800b232:	8979      	ldrh	r1, [r7, #10]
 800b234:	2300      	movs	r3, #0
 800b236:	9300      	str	r3, [sp, #0]
 800b238:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b23c:	68f8      	ldr	r0, [r7, #12]
 800b23e:	f000 fc0f 	bl	800ba60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b246:	b29b      	uxth	r3, r3
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d19d      	bne.n	800b188 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b24c:	697a      	ldr	r2, [r7, #20]
 800b24e:	6a39      	ldr	r1, [r7, #32]
 800b250:	68f8      	ldr	r0, [r7, #12]
 800b252:	f000 fa55 	bl	800b700 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b256:	4603      	mov	r3, r0
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d001      	beq.n	800b260 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800b25c:	2301      	movs	r3, #1
 800b25e:	e01a      	b.n	800b296 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	2220      	movs	r2, #32
 800b266:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	6859      	ldr	r1, [r3, #4]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681a      	ldr	r2, [r3, #0]
 800b272:	4b0c      	ldr	r3, [pc, #48]	@ (800b2a4 <HAL_I2C_Master_Receive+0x1e8>)
 800b274:	400b      	ands	r3, r1
 800b276:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2220      	movs	r2, #32
 800b27c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	2200      	movs	r2, #0
 800b284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	2200      	movs	r2, #0
 800b28c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b290:	2300      	movs	r3, #0
 800b292:	e000      	b.n	800b296 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800b294:	2302      	movs	r3, #2
  }
}
 800b296:	4618      	mov	r0, r3
 800b298:	3718      	adds	r7, #24
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	bf00      	nop
 800b2a0:	80002400 	.word	0x80002400
 800b2a4:	fe00e800 	.word	0xfe00e800

0800b2a8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b088      	sub	sp, #32
 800b2ac:	af02      	add	r7, sp, #8
 800b2ae:	60f8      	str	r0, [r7, #12]
 800b2b0:	4608      	mov	r0, r1
 800b2b2:	4611      	mov	r1, r2
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	817b      	strh	r3, [r7, #10]
 800b2ba:	460b      	mov	r3, r1
 800b2bc:	813b      	strh	r3, [r7, #8]
 800b2be:	4613      	mov	r3, r2
 800b2c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2c8:	b2db      	uxtb	r3, r3
 800b2ca:	2b20      	cmp	r3, #32
 800b2cc:	f040 80f9 	bne.w	800b4c2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b2d0:	6a3b      	ldr	r3, [r7, #32]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d002      	beq.n	800b2dc <HAL_I2C_Mem_Write+0x34>
 800b2d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d105      	bne.n	800b2e8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b2e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	e0ed      	b.n	800b4c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b2ee:	2b01      	cmp	r3, #1
 800b2f0:	d101      	bne.n	800b2f6 <HAL_I2C_Mem_Write+0x4e>
 800b2f2:	2302      	movs	r3, #2
 800b2f4:	e0e6      	b.n	800b4c4 <HAL_I2C_Mem_Write+0x21c>
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	2201      	movs	r2, #1
 800b2fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b2fe:	f7fd f861 	bl	80083c4 <HAL_GetTick>
 800b302:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	9300      	str	r3, [sp, #0]
 800b308:	2319      	movs	r3, #25
 800b30a:	2201      	movs	r2, #1
 800b30c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b310:	68f8      	ldr	r0, [r7, #12]
 800b312:	f000 f955 	bl	800b5c0 <I2C_WaitOnFlagUntilTimeout>
 800b316:	4603      	mov	r3, r0
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d001      	beq.n	800b320 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800b31c:	2301      	movs	r3, #1
 800b31e:	e0d1      	b.n	800b4c4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	2221      	movs	r2, #33	@ 0x21
 800b324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	2240      	movs	r2, #64	@ 0x40
 800b32c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	2200      	movs	r2, #0
 800b334:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	6a3a      	ldr	r2, [r7, #32]
 800b33a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b340:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2200      	movs	r2, #0
 800b346:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b348:	88f8      	ldrh	r0, [r7, #6]
 800b34a:	893a      	ldrh	r2, [r7, #8]
 800b34c:	8979      	ldrh	r1, [r7, #10]
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	9301      	str	r3, [sp, #4]
 800b352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b354:	9300      	str	r3, [sp, #0]
 800b356:	4603      	mov	r3, r0
 800b358:	68f8      	ldr	r0, [r7, #12]
 800b35a:	f000 f8b9 	bl	800b4d0 <I2C_RequestMemoryWrite>
 800b35e:	4603      	mov	r3, r0
 800b360:	2b00      	cmp	r3, #0
 800b362:	d005      	beq.n	800b370 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	2200      	movs	r2, #0
 800b368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b36c:	2301      	movs	r3, #1
 800b36e:	e0a9      	b.n	800b4c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b374:	b29b      	uxth	r3, r3
 800b376:	2bff      	cmp	r3, #255	@ 0xff
 800b378:	d90e      	bls.n	800b398 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	22ff      	movs	r2, #255	@ 0xff
 800b37e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b384:	b2da      	uxtb	r2, r3
 800b386:	8979      	ldrh	r1, [r7, #10]
 800b388:	2300      	movs	r3, #0
 800b38a:	9300      	str	r3, [sp, #0]
 800b38c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b390:	68f8      	ldr	r0, [r7, #12]
 800b392:	f000 fb65 	bl	800ba60 <I2C_TransferConfig>
 800b396:	e00f      	b.n	800b3b8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b39c:	b29a      	uxth	r2, r3
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3a6:	b2da      	uxtb	r2, r3
 800b3a8:	8979      	ldrh	r1, [r7, #10]
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	9300      	str	r3, [sp, #0]
 800b3ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b3b2:	68f8      	ldr	r0, [r7, #12]
 800b3b4:	f000 fb54 	bl	800ba60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b3b8:	697a      	ldr	r2, [r7, #20]
 800b3ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b3bc:	68f8      	ldr	r0, [r7, #12]
 800b3be:	f000 f958 	bl	800b672 <I2C_WaitOnTXISFlagUntilTimeout>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d001      	beq.n	800b3cc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	e07b      	b.n	800b4c4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3d0:	781a      	ldrb	r2, [r3, #0]
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3dc:	1c5a      	adds	r2, r3, #1
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3e6:	b29b      	uxth	r3, r3
 800b3e8:	3b01      	subs	r3, #1
 800b3ea:	b29a      	uxth	r2, r3
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	b29a      	uxth	r2, r3
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b400:	b29b      	uxth	r3, r3
 800b402:	2b00      	cmp	r3, #0
 800b404:	d034      	beq.n	800b470 <HAL_I2C_Mem_Write+0x1c8>
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d130      	bne.n	800b470 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b40e:	697b      	ldr	r3, [r7, #20]
 800b410:	9300      	str	r3, [sp, #0]
 800b412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b414:	2200      	movs	r2, #0
 800b416:	2180      	movs	r1, #128	@ 0x80
 800b418:	68f8      	ldr	r0, [r7, #12]
 800b41a:	f000 f8d1 	bl	800b5c0 <I2C_WaitOnFlagUntilTimeout>
 800b41e:	4603      	mov	r3, r0
 800b420:	2b00      	cmp	r3, #0
 800b422:	d001      	beq.n	800b428 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b424:	2301      	movs	r3, #1
 800b426:	e04d      	b.n	800b4c4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b42c:	b29b      	uxth	r3, r3
 800b42e:	2bff      	cmp	r3, #255	@ 0xff
 800b430:	d90e      	bls.n	800b450 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	22ff      	movs	r2, #255	@ 0xff
 800b436:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b43c:	b2da      	uxtb	r2, r3
 800b43e:	8979      	ldrh	r1, [r7, #10]
 800b440:	2300      	movs	r3, #0
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b448:	68f8      	ldr	r0, [r7, #12]
 800b44a:	f000 fb09 	bl	800ba60 <I2C_TransferConfig>
 800b44e:	e00f      	b.n	800b470 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b454:	b29a      	uxth	r2, r3
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b45e:	b2da      	uxtb	r2, r3
 800b460:	8979      	ldrh	r1, [r7, #10]
 800b462:	2300      	movs	r3, #0
 800b464:	9300      	str	r3, [sp, #0]
 800b466:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b46a:	68f8      	ldr	r0, [r7, #12]
 800b46c:	f000 faf8 	bl	800ba60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b474:	b29b      	uxth	r3, r3
 800b476:	2b00      	cmp	r3, #0
 800b478:	d19e      	bne.n	800b3b8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b47a:	697a      	ldr	r2, [r7, #20]
 800b47c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b47e:	68f8      	ldr	r0, [r7, #12]
 800b480:	f000 f93e 	bl	800b700 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b484:	4603      	mov	r3, r0
 800b486:	2b00      	cmp	r3, #0
 800b488:	d001      	beq.n	800b48e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800b48a:	2301      	movs	r3, #1
 800b48c:	e01a      	b.n	800b4c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	2220      	movs	r2, #32
 800b494:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	6859      	ldr	r1, [r3, #4]
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	4b0a      	ldr	r3, [pc, #40]	@ (800b4cc <HAL_I2C_Mem_Write+0x224>)
 800b4a2:	400b      	ands	r3, r1
 800b4a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	2220      	movs	r2, #32
 800b4aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	e000      	b.n	800b4c4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b4c2:	2302      	movs	r3, #2
  }
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3718      	adds	r7, #24
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}
 800b4cc:	fe00e800 	.word	0xfe00e800

0800b4d0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b086      	sub	sp, #24
 800b4d4:	af02      	add	r7, sp, #8
 800b4d6:	60f8      	str	r0, [r7, #12]
 800b4d8:	4608      	mov	r0, r1
 800b4da:	4611      	mov	r1, r2
 800b4dc:	461a      	mov	r2, r3
 800b4de:	4603      	mov	r3, r0
 800b4e0:	817b      	strh	r3, [r7, #10]
 800b4e2:	460b      	mov	r3, r1
 800b4e4:	813b      	strh	r3, [r7, #8]
 800b4e6:	4613      	mov	r3, r2
 800b4e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b4ea:	88fb      	ldrh	r3, [r7, #6]
 800b4ec:	b2da      	uxtb	r2, r3
 800b4ee:	8979      	ldrh	r1, [r7, #10]
 800b4f0:	4b20      	ldr	r3, [pc, #128]	@ (800b574 <I2C_RequestMemoryWrite+0xa4>)
 800b4f2:	9300      	str	r3, [sp, #0]
 800b4f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b4f8:	68f8      	ldr	r0, [r7, #12]
 800b4fa:	f000 fab1 	bl	800ba60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b4fe:	69fa      	ldr	r2, [r7, #28]
 800b500:	69b9      	ldr	r1, [r7, #24]
 800b502:	68f8      	ldr	r0, [r7, #12]
 800b504:	f000 f8b5 	bl	800b672 <I2C_WaitOnTXISFlagUntilTimeout>
 800b508:	4603      	mov	r3, r0
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d001      	beq.n	800b512 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b50e:	2301      	movs	r3, #1
 800b510:	e02c      	b.n	800b56c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b512:	88fb      	ldrh	r3, [r7, #6]
 800b514:	2b01      	cmp	r3, #1
 800b516:	d105      	bne.n	800b524 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b518:	893b      	ldrh	r3, [r7, #8]
 800b51a:	b2da      	uxtb	r2, r3
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	629a      	str	r2, [r3, #40]	@ 0x28
 800b522:	e015      	b.n	800b550 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b524:	893b      	ldrh	r3, [r7, #8]
 800b526:	0a1b      	lsrs	r3, r3, #8
 800b528:	b29b      	uxth	r3, r3
 800b52a:	b2da      	uxtb	r2, r3
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b532:	69fa      	ldr	r2, [r7, #28]
 800b534:	69b9      	ldr	r1, [r7, #24]
 800b536:	68f8      	ldr	r0, [r7, #12]
 800b538:	f000 f89b 	bl	800b672 <I2C_WaitOnTXISFlagUntilTimeout>
 800b53c:	4603      	mov	r3, r0
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d001      	beq.n	800b546 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b542:	2301      	movs	r3, #1
 800b544:	e012      	b.n	800b56c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b546:	893b      	ldrh	r3, [r7, #8]
 800b548:	b2da      	uxtb	r2, r3
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b550:	69fb      	ldr	r3, [r7, #28]
 800b552:	9300      	str	r3, [sp, #0]
 800b554:	69bb      	ldr	r3, [r7, #24]
 800b556:	2200      	movs	r2, #0
 800b558:	2180      	movs	r1, #128	@ 0x80
 800b55a:	68f8      	ldr	r0, [r7, #12]
 800b55c:	f000 f830 	bl	800b5c0 <I2C_WaitOnFlagUntilTimeout>
 800b560:	4603      	mov	r3, r0
 800b562:	2b00      	cmp	r3, #0
 800b564:	d001      	beq.n	800b56a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b566:	2301      	movs	r3, #1
 800b568:	e000      	b.n	800b56c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b56a:	2300      	movs	r3, #0
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3710      	adds	r7, #16
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}
 800b574:	80002000 	.word	0x80002000

0800b578 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b578:	b480      	push	{r7}
 800b57a:	b083      	sub	sp, #12
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	699b      	ldr	r3, [r3, #24]
 800b586:	f003 0302 	and.w	r3, r3, #2
 800b58a:	2b02      	cmp	r3, #2
 800b58c:	d103      	bne.n	800b596 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	2200      	movs	r2, #0
 800b594:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	699b      	ldr	r3, [r3, #24]
 800b59c:	f003 0301 	and.w	r3, r3, #1
 800b5a0:	2b01      	cmp	r3, #1
 800b5a2:	d007      	beq.n	800b5b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	699a      	ldr	r2, [r3, #24]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f042 0201 	orr.w	r2, r2, #1
 800b5b2:	619a      	str	r2, [r3, #24]
  }
}
 800b5b4:	bf00      	nop
 800b5b6:	370c      	adds	r7, #12
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5be:	4770      	bx	lr

0800b5c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	60f8      	str	r0, [r7, #12]
 800b5c8:	60b9      	str	r1, [r7, #8]
 800b5ca:	603b      	str	r3, [r7, #0]
 800b5cc:	4613      	mov	r3, r2
 800b5ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b5d0:	e03b      	b.n	800b64a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b5d2:	69ba      	ldr	r2, [r7, #24]
 800b5d4:	6839      	ldr	r1, [r7, #0]
 800b5d6:	68f8      	ldr	r0, [r7, #12]
 800b5d8:	f000 f962 	bl	800b8a0 <I2C_IsErrorOccurred>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d001      	beq.n	800b5e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	e041      	b.n	800b66a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5ec:	d02d      	beq.n	800b64a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b5ee:	f7fc fee9 	bl	80083c4 <HAL_GetTick>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	69bb      	ldr	r3, [r7, #24]
 800b5f6:	1ad3      	subs	r3, r2, r3
 800b5f8:	683a      	ldr	r2, [r7, #0]
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d302      	bcc.n	800b604 <I2C_WaitOnFlagUntilTimeout+0x44>
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d122      	bne.n	800b64a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	699a      	ldr	r2, [r3, #24]
 800b60a:	68bb      	ldr	r3, [r7, #8]
 800b60c:	4013      	ands	r3, r2
 800b60e:	68ba      	ldr	r2, [r7, #8]
 800b610:	429a      	cmp	r2, r3
 800b612:	bf0c      	ite	eq
 800b614:	2301      	moveq	r3, #1
 800b616:	2300      	movne	r3, #0
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	461a      	mov	r2, r3
 800b61c:	79fb      	ldrb	r3, [r7, #7]
 800b61e:	429a      	cmp	r2, r3
 800b620:	d113      	bne.n	800b64a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b626:	f043 0220 	orr.w	r2, r3, #32
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	2220      	movs	r2, #32
 800b632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	2200      	movs	r2, #0
 800b63a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	2200      	movs	r2, #0
 800b642:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b646:	2301      	movs	r3, #1
 800b648:	e00f      	b.n	800b66a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	699a      	ldr	r2, [r3, #24]
 800b650:	68bb      	ldr	r3, [r7, #8]
 800b652:	4013      	ands	r3, r2
 800b654:	68ba      	ldr	r2, [r7, #8]
 800b656:	429a      	cmp	r2, r3
 800b658:	bf0c      	ite	eq
 800b65a:	2301      	moveq	r3, #1
 800b65c:	2300      	movne	r3, #0
 800b65e:	b2db      	uxtb	r3, r3
 800b660:	461a      	mov	r2, r3
 800b662:	79fb      	ldrb	r3, [r7, #7]
 800b664:	429a      	cmp	r2, r3
 800b666:	d0b4      	beq.n	800b5d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b668:	2300      	movs	r3, #0
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3710      	adds	r7, #16
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}

0800b672 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b672:	b580      	push	{r7, lr}
 800b674:	b084      	sub	sp, #16
 800b676:	af00      	add	r7, sp, #0
 800b678:	60f8      	str	r0, [r7, #12]
 800b67a:	60b9      	str	r1, [r7, #8]
 800b67c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b67e:	e033      	b.n	800b6e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	68b9      	ldr	r1, [r7, #8]
 800b684:	68f8      	ldr	r0, [r7, #12]
 800b686:	f000 f90b 	bl	800b8a0 <I2C_IsErrorOccurred>
 800b68a:	4603      	mov	r3, r0
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d001      	beq.n	800b694 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b690:	2301      	movs	r3, #1
 800b692:	e031      	b.n	800b6f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b69a:	d025      	beq.n	800b6e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b69c:	f7fc fe92 	bl	80083c4 <HAL_GetTick>
 800b6a0:	4602      	mov	r2, r0
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	1ad3      	subs	r3, r2, r3
 800b6a6:	68ba      	ldr	r2, [r7, #8]
 800b6a8:	429a      	cmp	r2, r3
 800b6aa:	d302      	bcc.n	800b6b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d11a      	bne.n	800b6e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	699b      	ldr	r3, [r3, #24]
 800b6b8:	f003 0302 	and.w	r3, r3, #2
 800b6bc:	2b02      	cmp	r3, #2
 800b6be:	d013      	beq.n	800b6e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6c4:	f043 0220 	orr.w	r2, r3, #32
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	2220      	movs	r2, #32
 800b6d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	e007      	b.n	800b6f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	699b      	ldr	r3, [r3, #24]
 800b6ee:	f003 0302 	and.w	r3, r3, #2
 800b6f2:	2b02      	cmp	r3, #2
 800b6f4:	d1c4      	bne.n	800b680 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b6f6:	2300      	movs	r3, #0
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3710      	adds	r7, #16
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b084      	sub	sp, #16
 800b704:	af00      	add	r7, sp, #0
 800b706:	60f8      	str	r0, [r7, #12]
 800b708:	60b9      	str	r1, [r7, #8]
 800b70a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b70c:	e02f      	b.n	800b76e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	68b9      	ldr	r1, [r7, #8]
 800b712:	68f8      	ldr	r0, [r7, #12]
 800b714:	f000 f8c4 	bl	800b8a0 <I2C_IsErrorOccurred>
 800b718:	4603      	mov	r3, r0
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d001      	beq.n	800b722 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b71e:	2301      	movs	r3, #1
 800b720:	e02d      	b.n	800b77e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b722:	f7fc fe4f 	bl	80083c4 <HAL_GetTick>
 800b726:	4602      	mov	r2, r0
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	1ad3      	subs	r3, r2, r3
 800b72c:	68ba      	ldr	r2, [r7, #8]
 800b72e:	429a      	cmp	r2, r3
 800b730:	d302      	bcc.n	800b738 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d11a      	bne.n	800b76e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	699b      	ldr	r3, [r3, #24]
 800b73e:	f003 0320 	and.w	r3, r3, #32
 800b742:	2b20      	cmp	r3, #32
 800b744:	d013      	beq.n	800b76e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b74a:	f043 0220 	orr.w	r2, r3, #32
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2220      	movs	r2, #32
 800b756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	2200      	movs	r2, #0
 800b75e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	2200      	movs	r2, #0
 800b766:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b76a:	2301      	movs	r3, #1
 800b76c:	e007      	b.n	800b77e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	699b      	ldr	r3, [r3, #24]
 800b774:	f003 0320 	and.w	r3, r3, #32
 800b778:	2b20      	cmp	r3, #32
 800b77a:	d1c8      	bne.n	800b70e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b77c:	2300      	movs	r3, #0
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3710      	adds	r7, #16
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}
	...

0800b788 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b086      	sub	sp, #24
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	60f8      	str	r0, [r7, #12]
 800b790:	60b9      	str	r1, [r7, #8]
 800b792:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b794:	2300      	movs	r3, #0
 800b796:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b798:	e071      	b.n	800b87e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b79a:	687a      	ldr	r2, [r7, #4]
 800b79c:	68b9      	ldr	r1, [r7, #8]
 800b79e:	68f8      	ldr	r0, [r7, #12]
 800b7a0:	f000 f87e 	bl	800b8a0 <I2C_IsErrorOccurred>
 800b7a4:	4603      	mov	r3, r0
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d001      	beq.n	800b7ae <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	699b      	ldr	r3, [r3, #24]
 800b7b4:	f003 0320 	and.w	r3, r3, #32
 800b7b8:	2b20      	cmp	r3, #32
 800b7ba:	d13b      	bne.n	800b834 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800b7bc:	7dfb      	ldrb	r3, [r7, #23]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d138      	bne.n	800b834 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	699b      	ldr	r3, [r3, #24]
 800b7c8:	f003 0304 	and.w	r3, r3, #4
 800b7cc:	2b04      	cmp	r3, #4
 800b7ce:	d105      	bne.n	800b7dc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d001      	beq.n	800b7dc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800b7d8:	2300      	movs	r3, #0
 800b7da:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	699b      	ldr	r3, [r3, #24]
 800b7e2:	f003 0310 	and.w	r3, r3, #16
 800b7e6:	2b10      	cmp	r3, #16
 800b7e8:	d121      	bne.n	800b82e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	2210      	movs	r2, #16
 800b7f0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	2204      	movs	r2, #4
 800b7f6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	2220      	movs	r2, #32
 800b7fe:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	6859      	ldr	r1, [r3, #4]
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	681a      	ldr	r2, [r3, #0]
 800b80a:	4b24      	ldr	r3, [pc, #144]	@ (800b89c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800b80c:	400b      	ands	r3, r1
 800b80e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	2220      	movs	r2, #32
 800b814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	2200      	movs	r2, #0
 800b81c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	2200      	movs	r2, #0
 800b824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b828:	2301      	movs	r3, #1
 800b82a:	75fb      	strb	r3, [r7, #23]
 800b82c:	e002      	b.n	800b834 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	2200      	movs	r2, #0
 800b832:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800b834:	f7fc fdc6 	bl	80083c4 <HAL_GetTick>
 800b838:	4602      	mov	r2, r0
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	1ad3      	subs	r3, r2, r3
 800b83e:	68ba      	ldr	r2, [r7, #8]
 800b840:	429a      	cmp	r2, r3
 800b842:	d302      	bcc.n	800b84a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800b844:	68bb      	ldr	r3, [r7, #8]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d119      	bne.n	800b87e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800b84a:	7dfb      	ldrb	r3, [r7, #23]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d116      	bne.n	800b87e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	699b      	ldr	r3, [r3, #24]
 800b856:	f003 0304 	and.w	r3, r3, #4
 800b85a:	2b04      	cmp	r3, #4
 800b85c:	d00f      	beq.n	800b87e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b862:	f043 0220 	orr.w	r2, r3, #32
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	2220      	movs	r2, #32
 800b86e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	2200      	movs	r2, #0
 800b876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b87a:	2301      	movs	r3, #1
 800b87c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	699b      	ldr	r3, [r3, #24]
 800b884:	f003 0304 	and.w	r3, r3, #4
 800b888:	2b04      	cmp	r3, #4
 800b88a:	d002      	beq.n	800b892 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800b88c:	7dfb      	ldrb	r3, [r7, #23]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d083      	beq.n	800b79a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800b892:	7dfb      	ldrb	r3, [r7, #23]
}
 800b894:	4618      	mov	r0, r3
 800b896:	3718      	adds	r7, #24
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}
 800b89c:	fe00e800 	.word	0xfe00e800

0800b8a0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b08a      	sub	sp, #40	@ 0x28
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	60f8      	str	r0, [r7, #12]
 800b8a8:	60b9      	str	r1, [r7, #8]
 800b8aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	699b      	ldr	r3, [r3, #24]
 800b8b8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b8c2:	69bb      	ldr	r3, [r7, #24]
 800b8c4:	f003 0310 	and.w	r3, r3, #16
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d068      	beq.n	800b99e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	2210      	movs	r2, #16
 800b8d2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b8d4:	e049      	b.n	800b96a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8dc:	d045      	beq.n	800b96a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b8de:	f7fc fd71 	bl	80083c4 <HAL_GetTick>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	69fb      	ldr	r3, [r7, #28]
 800b8e6:	1ad3      	subs	r3, r2, r3
 800b8e8:	68ba      	ldr	r2, [r7, #8]
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	d302      	bcc.n	800b8f4 <I2C_IsErrorOccurred+0x54>
 800b8ee:	68bb      	ldr	r3, [r7, #8]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d13a      	bne.n	800b96a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	685b      	ldr	r3, [r3, #4]
 800b8fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b8fe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b906:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	699b      	ldr	r3, [r3, #24]
 800b90e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b912:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b916:	d121      	bne.n	800b95c <I2C_IsErrorOccurred+0xbc>
 800b918:	697b      	ldr	r3, [r7, #20]
 800b91a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b91e:	d01d      	beq.n	800b95c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b920:	7cfb      	ldrb	r3, [r7, #19]
 800b922:	2b20      	cmp	r3, #32
 800b924:	d01a      	beq.n	800b95c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	685a      	ldr	r2, [r3, #4]
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b934:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b936:	f7fc fd45 	bl	80083c4 <HAL_GetTick>
 800b93a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b93c:	e00e      	b.n	800b95c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b93e:	f7fc fd41 	bl	80083c4 <HAL_GetTick>
 800b942:	4602      	mov	r2, r0
 800b944:	69fb      	ldr	r3, [r7, #28]
 800b946:	1ad3      	subs	r3, r2, r3
 800b948:	2b19      	cmp	r3, #25
 800b94a:	d907      	bls.n	800b95c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b94c:	6a3b      	ldr	r3, [r7, #32]
 800b94e:	f043 0320 	orr.w	r3, r3, #32
 800b952:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b954:	2301      	movs	r3, #1
 800b956:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b95a:	e006      	b.n	800b96a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	699b      	ldr	r3, [r3, #24]
 800b962:	f003 0320 	and.w	r3, r3, #32
 800b966:	2b20      	cmp	r3, #32
 800b968:	d1e9      	bne.n	800b93e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	699b      	ldr	r3, [r3, #24]
 800b970:	f003 0320 	and.w	r3, r3, #32
 800b974:	2b20      	cmp	r3, #32
 800b976:	d003      	beq.n	800b980 <I2C_IsErrorOccurred+0xe0>
 800b978:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d0aa      	beq.n	800b8d6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b980:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b984:	2b00      	cmp	r3, #0
 800b986:	d103      	bne.n	800b990 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	2220      	movs	r2, #32
 800b98e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b990:	6a3b      	ldr	r3, [r7, #32]
 800b992:	f043 0304 	orr.w	r3, r3, #4
 800b996:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b998:	2301      	movs	r3, #1
 800b99a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	699b      	ldr	r3, [r3, #24]
 800b9a4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b9a6:	69bb      	ldr	r3, [r7, #24]
 800b9a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d00b      	beq.n	800b9c8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b9b0:	6a3b      	ldr	r3, [r7, #32]
 800b9b2:	f043 0301 	orr.w	r3, r3, #1
 800b9b6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b9c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b9c8:	69bb      	ldr	r3, [r7, #24]
 800b9ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d00b      	beq.n	800b9ea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b9d2:	6a3b      	ldr	r3, [r7, #32]
 800b9d4:	f043 0308 	orr.w	r3, r3, #8
 800b9d8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b9e2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b9ea:	69bb      	ldr	r3, [r7, #24]
 800b9ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d00b      	beq.n	800ba0c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b9f4:	6a3b      	ldr	r3, [r7, #32]
 800b9f6:	f043 0302 	orr.w	r3, r3, #2
 800b9fa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ba04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ba06:	2301      	movs	r3, #1
 800ba08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800ba0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d01c      	beq.n	800ba4e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ba14:	68f8      	ldr	r0, [r7, #12]
 800ba16:	f7ff fdaf 	bl	800b578 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	6859      	ldr	r1, [r3, #4]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	681a      	ldr	r2, [r3, #0]
 800ba24:	4b0d      	ldr	r3, [pc, #52]	@ (800ba5c <I2C_IsErrorOccurred+0x1bc>)
 800ba26:	400b      	ands	r3, r1
 800ba28:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba2e:	6a3b      	ldr	r3, [r7, #32]
 800ba30:	431a      	orrs	r2, r3
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	2220      	movs	r2, #32
 800ba3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2200      	movs	r2, #0
 800ba42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	2200      	movs	r2, #0
 800ba4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800ba4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3728      	adds	r7, #40	@ 0x28
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}
 800ba5a:	bf00      	nop
 800ba5c:	fe00e800 	.word	0xfe00e800

0800ba60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ba60:	b480      	push	{r7}
 800ba62:	b087      	sub	sp, #28
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	60f8      	str	r0, [r7, #12]
 800ba68:	607b      	str	r3, [r7, #4]
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	817b      	strh	r3, [r7, #10]
 800ba6e:	4613      	mov	r3, r2
 800ba70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ba72:	897b      	ldrh	r3, [r7, #10]
 800ba74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ba78:	7a7b      	ldrb	r3, [r7, #9]
 800ba7a:	041b      	lsls	r3, r3, #16
 800ba7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ba80:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ba86:	6a3b      	ldr	r3, [r7, #32]
 800ba88:	4313      	orrs	r3, r2
 800ba8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba8e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	685a      	ldr	r2, [r3, #4]
 800ba96:	6a3b      	ldr	r3, [r7, #32]
 800ba98:	0d5b      	lsrs	r3, r3, #21
 800ba9a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800ba9e:	4b08      	ldr	r3, [pc, #32]	@ (800bac0 <I2C_TransferConfig+0x60>)
 800baa0:	430b      	orrs	r3, r1
 800baa2:	43db      	mvns	r3, r3
 800baa4:	ea02 0103 	and.w	r1, r2, r3
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	697a      	ldr	r2, [r7, #20]
 800baae:	430a      	orrs	r2, r1
 800bab0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800bab2:	bf00      	nop
 800bab4:	371c      	adds	r7, #28
 800bab6:	46bd      	mov	sp, r7
 800bab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babc:	4770      	bx	lr
 800babe:	bf00      	nop
 800bac0:	03ff63ff 	.word	0x03ff63ff

0800bac4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b083      	sub	sp, #12
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
 800bacc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	2b20      	cmp	r3, #32
 800bad8:	d138      	bne.n	800bb4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bae0:	2b01      	cmp	r3, #1
 800bae2:	d101      	bne.n	800bae8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800bae4:	2302      	movs	r3, #2
 800bae6:	e032      	b.n	800bb4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2201      	movs	r2, #1
 800baec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2224      	movs	r2, #36	@ 0x24
 800baf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	681a      	ldr	r2, [r3, #0]
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f022 0201 	bic.w	r2, r2, #1
 800bb06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	681a      	ldr	r2, [r3, #0]
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bb16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	6819      	ldr	r1, [r3, #0]
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	683a      	ldr	r2, [r7, #0]
 800bb24:	430a      	orrs	r2, r1
 800bb26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f042 0201 	orr.w	r2, r2, #1
 800bb36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2220      	movs	r2, #32
 800bb3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2200      	movs	r2, #0
 800bb44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	e000      	b.n	800bb4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bb4c:	2302      	movs	r3, #2
  }
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	370c      	adds	r7, #12
 800bb52:	46bd      	mov	sp, r7
 800bb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb58:	4770      	bx	lr

0800bb5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800bb5a:	b480      	push	{r7}
 800bb5c:	b085      	sub	sp, #20
 800bb5e:	af00      	add	r7, sp, #0
 800bb60:	6078      	str	r0, [r7, #4]
 800bb62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb6a:	b2db      	uxtb	r3, r3
 800bb6c:	2b20      	cmp	r3, #32
 800bb6e:	d139      	bne.n	800bbe4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d101      	bne.n	800bb7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800bb7a:	2302      	movs	r3, #2
 800bb7c:	e033      	b.n	800bbe6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	2201      	movs	r2, #1
 800bb82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2224      	movs	r2, #36	@ 0x24
 800bb8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	681a      	ldr	r2, [r3, #0]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f022 0201 	bic.w	r2, r2, #1
 800bb9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800bbac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	021b      	lsls	r3, r3, #8
 800bbb2:	68fa      	ldr	r2, [r7, #12]
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	68fa      	ldr	r2, [r7, #12]
 800bbbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	681a      	ldr	r2, [r3, #0]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f042 0201 	orr.w	r2, r2, #1
 800bbce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2220      	movs	r2, #32
 800bbd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2200      	movs	r2, #0
 800bbdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	e000      	b.n	800bbe6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800bbe4:	2302      	movs	r3, #2
  }
}
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	3714      	adds	r7, #20
 800bbea:	46bd      	mov	sp, r7
 800bbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf0:	4770      	bx	lr

0800bbf2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800bbf2:	b580      	push	{r7, lr}
 800bbf4:	b084      	sub	sp, #16
 800bbf6:	af00      	add	r7, sp, #0
 800bbf8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d101      	bne.n	800bc04 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800bc00:	2301      	movs	r3, #1
 800bc02:	e0c0      	b.n	800bd86 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800bc0a:	b2db      	uxtb	r3, r3
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d106      	bne.n	800bc1e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2200      	movs	r2, #0
 800bc14:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800bc18:	6878      	ldr	r0, [r7, #4]
 800bc1a:	f00b fd2f 	bl	801767c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2203      	movs	r2, #3
 800bc22:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f004 ff7f 	bl	8010b2e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc30:	2300      	movs	r3, #0
 800bc32:	73fb      	strb	r3, [r7, #15]
 800bc34:	e03e      	b.n	800bcb4 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800bc36:	7bfa      	ldrb	r2, [r7, #15]
 800bc38:	6879      	ldr	r1, [r7, #4]
 800bc3a:	4613      	mov	r3, r2
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	4413      	add	r3, r2
 800bc40:	00db      	lsls	r3, r3, #3
 800bc42:	440b      	add	r3, r1
 800bc44:	3311      	adds	r3, #17
 800bc46:	2201      	movs	r2, #1
 800bc48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800bc4a:	7bfa      	ldrb	r2, [r7, #15]
 800bc4c:	6879      	ldr	r1, [r7, #4]
 800bc4e:	4613      	mov	r3, r2
 800bc50:	009b      	lsls	r3, r3, #2
 800bc52:	4413      	add	r3, r2
 800bc54:	00db      	lsls	r3, r3, #3
 800bc56:	440b      	add	r3, r1
 800bc58:	3310      	adds	r3, #16
 800bc5a:	7bfa      	ldrb	r2, [r7, #15]
 800bc5c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800bc5e:	7bfa      	ldrb	r2, [r7, #15]
 800bc60:	6879      	ldr	r1, [r7, #4]
 800bc62:	4613      	mov	r3, r2
 800bc64:	009b      	lsls	r3, r3, #2
 800bc66:	4413      	add	r3, r2
 800bc68:	00db      	lsls	r3, r3, #3
 800bc6a:	440b      	add	r3, r1
 800bc6c:	3313      	adds	r3, #19
 800bc6e:	2200      	movs	r2, #0
 800bc70:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800bc72:	7bfa      	ldrb	r2, [r7, #15]
 800bc74:	6879      	ldr	r1, [r7, #4]
 800bc76:	4613      	mov	r3, r2
 800bc78:	009b      	lsls	r3, r3, #2
 800bc7a:	4413      	add	r3, r2
 800bc7c:	00db      	lsls	r3, r3, #3
 800bc7e:	440b      	add	r3, r1
 800bc80:	3320      	adds	r3, #32
 800bc82:	2200      	movs	r2, #0
 800bc84:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800bc86:	7bfa      	ldrb	r2, [r7, #15]
 800bc88:	6879      	ldr	r1, [r7, #4]
 800bc8a:	4613      	mov	r3, r2
 800bc8c:	009b      	lsls	r3, r3, #2
 800bc8e:	4413      	add	r3, r2
 800bc90:	00db      	lsls	r3, r3, #3
 800bc92:	440b      	add	r3, r1
 800bc94:	3324      	adds	r3, #36	@ 0x24
 800bc96:	2200      	movs	r2, #0
 800bc98:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800bc9a:	7bfb      	ldrb	r3, [r7, #15]
 800bc9c:	6879      	ldr	r1, [r7, #4]
 800bc9e:	1c5a      	adds	r2, r3, #1
 800bca0:	4613      	mov	r3, r2
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	4413      	add	r3, r2
 800bca6:	00db      	lsls	r3, r3, #3
 800bca8:	440b      	add	r3, r1
 800bcaa:	2200      	movs	r2, #0
 800bcac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bcae:	7bfb      	ldrb	r3, [r7, #15]
 800bcb0:	3301      	adds	r3, #1
 800bcb2:	73fb      	strb	r3, [r7, #15]
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	791b      	ldrb	r3, [r3, #4]
 800bcb8:	7bfa      	ldrb	r2, [r7, #15]
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d3bb      	bcc.n	800bc36 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	73fb      	strb	r3, [r7, #15]
 800bcc2:	e044      	b.n	800bd4e <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bcc4:	7bfa      	ldrb	r2, [r7, #15]
 800bcc6:	6879      	ldr	r1, [r7, #4]
 800bcc8:	4613      	mov	r3, r2
 800bcca:	009b      	lsls	r3, r3, #2
 800bccc:	4413      	add	r3, r2
 800bcce:	00db      	lsls	r3, r3, #3
 800bcd0:	440b      	add	r3, r1
 800bcd2:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bcda:	7bfa      	ldrb	r2, [r7, #15]
 800bcdc:	6879      	ldr	r1, [r7, #4]
 800bcde:	4613      	mov	r3, r2
 800bce0:	009b      	lsls	r3, r3, #2
 800bce2:	4413      	add	r3, r2
 800bce4:	00db      	lsls	r3, r3, #3
 800bce6:	440b      	add	r3, r1
 800bce8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bcec:	7bfa      	ldrb	r2, [r7, #15]
 800bcee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bcf0:	7bfa      	ldrb	r2, [r7, #15]
 800bcf2:	6879      	ldr	r1, [r7, #4]
 800bcf4:	4613      	mov	r3, r2
 800bcf6:	009b      	lsls	r3, r3, #2
 800bcf8:	4413      	add	r3, r2
 800bcfa:	00db      	lsls	r3, r3, #3
 800bcfc:	440b      	add	r3, r1
 800bcfe:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800bd02:	2200      	movs	r2, #0
 800bd04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bd06:	7bfa      	ldrb	r2, [r7, #15]
 800bd08:	6879      	ldr	r1, [r7, #4]
 800bd0a:	4613      	mov	r3, r2
 800bd0c:	009b      	lsls	r3, r3, #2
 800bd0e:	4413      	add	r3, r2
 800bd10:	00db      	lsls	r3, r3, #3
 800bd12:	440b      	add	r3, r1
 800bd14:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800bd18:	2200      	movs	r2, #0
 800bd1a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bd1c:	7bfa      	ldrb	r2, [r7, #15]
 800bd1e:	6879      	ldr	r1, [r7, #4]
 800bd20:	4613      	mov	r3, r2
 800bd22:	009b      	lsls	r3, r3, #2
 800bd24:	4413      	add	r3, r2
 800bd26:	00db      	lsls	r3, r3, #3
 800bd28:	440b      	add	r3, r1
 800bd2a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bd2e:	2200      	movs	r2, #0
 800bd30:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bd32:	7bfa      	ldrb	r2, [r7, #15]
 800bd34:	6879      	ldr	r1, [r7, #4]
 800bd36:	4613      	mov	r3, r2
 800bd38:	009b      	lsls	r3, r3, #2
 800bd3a:	4413      	add	r3, r2
 800bd3c:	00db      	lsls	r3, r3, #3
 800bd3e:	440b      	add	r3, r1
 800bd40:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800bd44:	2200      	movs	r2, #0
 800bd46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bd48:	7bfb      	ldrb	r3, [r7, #15]
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	73fb      	strb	r3, [r7, #15]
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	791b      	ldrb	r3, [r3, #4]
 800bd52:	7bfa      	ldrb	r2, [r7, #15]
 800bd54:	429a      	cmp	r2, r3
 800bd56:	d3b5      	bcc.n	800bcc4 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6818      	ldr	r0, [r3, #0]
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	3304      	adds	r3, #4
 800bd60:	e893 0006 	ldmia.w	r3, {r1, r2}
 800bd64:	f004 fefe 	bl	8010b64 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	2201      	movs	r2, #1
 800bd72:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	7a9b      	ldrb	r3, [r3, #10]
 800bd7a:	2b01      	cmp	r3, #1
 800bd7c:	d102      	bne.n	800bd84 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f001 fc0e 	bl	800d5a0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800bd84:	2300      	movs	r3, #0
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3710      	adds	r7, #16
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}

0800bd8e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bd8e:	b580      	push	{r7, lr}
 800bd90:	b082      	sub	sp, #8
 800bd92:	af00      	add	r7, sp, #0
 800bd94:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bd9c:	2b01      	cmp	r3, #1
 800bd9e:	d101      	bne.n	800bda4 <HAL_PCD_Start+0x16>
 800bda0:	2302      	movs	r3, #2
 800bda2:	e012      	b.n	800bdca <HAL_PCD_Start+0x3c>
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2201      	movs	r2, #1
 800bda8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f004 fea5 	bl	8010b00 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f006 fc82 	bl	80126c4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800bdc8:	2300      	movs	r3, #0
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	3708      	adds	r7, #8
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}

0800bdd2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bdd2:	b580      	push	{r7, lr}
 800bdd4:	b084      	sub	sp, #16
 800bdd6:	af00      	add	r7, sp, #0
 800bdd8:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	4618      	mov	r0, r3
 800bde0:	f006 fc87 	bl	80126f2 <USB_ReadInterrupts>
 800bde4:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d003      	beq.n	800bdf8 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800bdf0:	6878      	ldr	r0, [r7, #4]
 800bdf2:	f000 fb06 	bl	800c402 <PCD_EP_ISR_Handler>

    return;
 800bdf6:	e110      	b.n	800c01a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d013      	beq.n	800be2a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800be0a:	b29a      	uxth	r2, r3
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be14:	b292      	uxth	r2, r2
 800be16:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f00b fcbf 	bl	801779e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800be20:	2100      	movs	r1, #0
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f000 f8fc 	bl	800c020 <HAL_PCD_SetAddress>

    return;
 800be28:	e0f7      	b.n	800c01a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800be30:	2b00      	cmp	r3, #0
 800be32:	d00c      	beq.n	800be4e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800be3c:	b29a      	uxth	r2, r3
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800be46:	b292      	uxth	r2, r2
 800be48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800be4c:	e0e5      	b.n	800c01a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be54:	2b00      	cmp	r3, #0
 800be56:	d00c      	beq.n	800be72 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800be60:	b29a      	uxth	r2, r3
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800be6a:	b292      	uxth	r2, r2
 800be6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800be70:	e0d3      	b.n	800c01a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d034      	beq.n	800bee6 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800be84:	b29a      	uxth	r2, r3
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	f022 0204 	bic.w	r2, r2, #4
 800be8e:	b292      	uxth	r2, r2
 800be90:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800be9c:	b29a      	uxth	r2, r3
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	f022 0208 	bic.w	r2, r2, #8
 800bea6:	b292      	uxth	r2, r2
 800bea8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800beb2:	2b01      	cmp	r3, #1
 800beb4:	d107      	bne.n	800bec6 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2200      	movs	r2, #0
 800beba:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800bebe:	2100      	movs	r1, #0
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f00b fe5f 	bl	8017b84 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800bec6:	6878      	ldr	r0, [r7, #4]
 800bec8:	f00b fca2 	bl	8017810 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bed4:	b29a      	uxth	r2, r3
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bede:	b292      	uxth	r2, r2
 800bee0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bee4:	e099      	b.n	800c01a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800beec:	2b00      	cmp	r3, #0
 800beee:	d027      	beq.n	800bf40 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bef8:	b29a      	uxth	r2, r3
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	f042 0208 	orr.w	r2, r2, #8
 800bf02:	b292      	uxth	r2, r2
 800bf04:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bf10:	b29a      	uxth	r2, r3
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bf1a:	b292      	uxth	r2, r2
 800bf1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bf28:	b29a      	uxth	r2, r3
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f042 0204 	orr.w	r2, r2, #4
 800bf32:	b292      	uxth	r2, r2
 800bf34:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800bf38:	6878      	ldr	r0, [r7, #4]
 800bf3a:	f00b fc4f 	bl	80177dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800bf3e:	e06c      	b.n	800c01a <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d040      	beq.n	800bfcc <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bf52:	b29a      	uxth	r2, r3
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bf5c:	b292      	uxth	r2, r2
 800bf5e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d12b      	bne.n	800bfc4 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bf74:	b29a      	uxth	r2, r3
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f042 0204 	orr.w	r2, r2, #4
 800bf7e:	b292      	uxth	r2, r2
 800bf80:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bf8c:	b29a      	uxth	r2, r3
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	f042 0208 	orr.w	r2, r2, #8
 800bf96:	b292      	uxth	r2, r2
 800bf98:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800bfac:	b29b      	uxth	r3, r3
 800bfae:	089b      	lsrs	r3, r3, #2
 800bfb0:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800bfba:	2101      	movs	r1, #1
 800bfbc:	6878      	ldr	r0, [r7, #4]
 800bfbe:	f00b fde1 	bl	8017b84 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800bfc2:	e02a      	b.n	800c01a <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800bfc4:	6878      	ldr	r0, [r7, #4]
 800bfc6:	f00b fc09 	bl	80177dc <HAL_PCD_SuspendCallback>
    return;
 800bfca:	e026      	b.n	800c01a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d00f      	beq.n	800bff6 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bfde:	b29a      	uxth	r2, r3
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800bfe8:	b292      	uxth	r2, r2
 800bfea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800bfee:	6878      	ldr	r0, [r7, #4]
 800bff0:	f00b fbc7 	bl	8017782 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800bff4:	e011      	b.n	800c01a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d00c      	beq.n	800c01a <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c008:	b29a      	uxth	r2, r3
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c012:	b292      	uxth	r2, r2
 800c014:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c018:	bf00      	nop
  }
}
 800c01a:	3710      	adds	r7, #16
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b082      	sub	sp, #8
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	460b      	mov	r3, r1
 800c02a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c032:	2b01      	cmp	r3, #1
 800c034:	d101      	bne.n	800c03a <HAL_PCD_SetAddress+0x1a>
 800c036:	2302      	movs	r3, #2
 800c038:	e012      	b.n	800c060 <HAL_PCD_SetAddress+0x40>
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2201      	movs	r2, #1
 800c03e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	78fa      	ldrb	r2, [r7, #3]
 800c046:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	78fa      	ldrb	r2, [r7, #3]
 800c04e:	4611      	mov	r1, r2
 800c050:	4618      	mov	r0, r3
 800c052:	f006 fb23 	bl	801269c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2200      	movs	r2, #0
 800c05a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c05e:	2300      	movs	r3, #0
}
 800c060:	4618      	mov	r0, r3
 800c062:	3708      	adds	r7, #8
 800c064:	46bd      	mov	sp, r7
 800c066:	bd80      	pop	{r7, pc}

0800c068 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b084      	sub	sp, #16
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	4608      	mov	r0, r1
 800c072:	4611      	mov	r1, r2
 800c074:	461a      	mov	r2, r3
 800c076:	4603      	mov	r3, r0
 800c078:	70fb      	strb	r3, [r7, #3]
 800c07a:	460b      	mov	r3, r1
 800c07c:	803b      	strh	r3, [r7, #0]
 800c07e:	4613      	mov	r3, r2
 800c080:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c082:	2300      	movs	r3, #0
 800c084:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c086:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	da0e      	bge.n	800c0ac <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c08e:	78fb      	ldrb	r3, [r7, #3]
 800c090:	f003 0207 	and.w	r2, r3, #7
 800c094:	4613      	mov	r3, r2
 800c096:	009b      	lsls	r3, r3, #2
 800c098:	4413      	add	r3, r2
 800c09a:	00db      	lsls	r3, r3, #3
 800c09c:	3310      	adds	r3, #16
 800c09e:	687a      	ldr	r2, [r7, #4]
 800c0a0:	4413      	add	r3, r2
 800c0a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	705a      	strb	r2, [r3, #1]
 800c0aa:	e00e      	b.n	800c0ca <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c0ac:	78fb      	ldrb	r3, [r7, #3]
 800c0ae:	f003 0207 	and.w	r2, r3, #7
 800c0b2:	4613      	mov	r3, r2
 800c0b4:	009b      	lsls	r3, r3, #2
 800c0b6:	4413      	add	r3, r2
 800c0b8:	00db      	lsls	r3, r3, #3
 800c0ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c0be:	687a      	ldr	r2, [r7, #4]
 800c0c0:	4413      	add	r3, r2
 800c0c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c0ca:	78fb      	ldrb	r3, [r7, #3]
 800c0cc:	f003 0307 	and.w	r3, r3, #7
 800c0d0:	b2da      	uxtb	r2, r3
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c0d6:	883b      	ldrh	r3, [r7, #0]
 800c0d8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	78ba      	ldrb	r2, [r7, #2]
 800c0e4:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c0e6:	78bb      	ldrb	r3, [r7, #2]
 800c0e8:	2b02      	cmp	r3, #2
 800c0ea:	d102      	bne.n	800c0f2 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c0f8:	2b01      	cmp	r3, #1
 800c0fa:	d101      	bne.n	800c100 <HAL_PCD_EP_Open+0x98>
 800c0fc:	2302      	movs	r3, #2
 800c0fe:	e00e      	b.n	800c11e <HAL_PCD_EP_Open+0xb6>
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2201      	movs	r2, #1
 800c104:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	68f9      	ldr	r1, [r7, #12]
 800c10e:	4618      	mov	r0, r3
 800c110:	f004 fd46 	bl	8010ba0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2200      	movs	r2, #0
 800c118:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800c11c:	7afb      	ldrb	r3, [r7, #11]
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3710      	adds	r7, #16
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}

0800c126 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c126:	b580      	push	{r7, lr}
 800c128:	b084      	sub	sp, #16
 800c12a:	af00      	add	r7, sp, #0
 800c12c:	6078      	str	r0, [r7, #4]
 800c12e:	460b      	mov	r3, r1
 800c130:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c132:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c136:	2b00      	cmp	r3, #0
 800c138:	da0e      	bge.n	800c158 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c13a:	78fb      	ldrb	r3, [r7, #3]
 800c13c:	f003 0207 	and.w	r2, r3, #7
 800c140:	4613      	mov	r3, r2
 800c142:	009b      	lsls	r3, r3, #2
 800c144:	4413      	add	r3, r2
 800c146:	00db      	lsls	r3, r3, #3
 800c148:	3310      	adds	r3, #16
 800c14a:	687a      	ldr	r2, [r7, #4]
 800c14c:	4413      	add	r3, r2
 800c14e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	2201      	movs	r2, #1
 800c154:	705a      	strb	r2, [r3, #1]
 800c156:	e00e      	b.n	800c176 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c158:	78fb      	ldrb	r3, [r7, #3]
 800c15a:	f003 0207 	and.w	r2, r3, #7
 800c15e:	4613      	mov	r3, r2
 800c160:	009b      	lsls	r3, r3, #2
 800c162:	4413      	add	r3, r2
 800c164:	00db      	lsls	r3, r3, #3
 800c166:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c16a:	687a      	ldr	r2, [r7, #4]
 800c16c:	4413      	add	r3, r2
 800c16e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2200      	movs	r2, #0
 800c174:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c176:	78fb      	ldrb	r3, [r7, #3]
 800c178:	f003 0307 	and.w	r3, r3, #7
 800c17c:	b2da      	uxtb	r2, r3
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c188:	2b01      	cmp	r3, #1
 800c18a:	d101      	bne.n	800c190 <HAL_PCD_EP_Close+0x6a>
 800c18c:	2302      	movs	r3, #2
 800c18e:	e00e      	b.n	800c1ae <HAL_PCD_EP_Close+0x88>
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	2201      	movs	r2, #1
 800c194:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	68f9      	ldr	r1, [r7, #12]
 800c19e:	4618      	mov	r0, r3
 800c1a0:	f005 f9e6 	bl	8011570 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800c1ac:	2300      	movs	r3, #0
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3710      	adds	r7, #16
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}

0800c1b6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c1b6:	b580      	push	{r7, lr}
 800c1b8:	b086      	sub	sp, #24
 800c1ba:	af00      	add	r7, sp, #0
 800c1bc:	60f8      	str	r0, [r7, #12]
 800c1be:	607a      	str	r2, [r7, #4]
 800c1c0:	603b      	str	r3, [r7, #0]
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c1c6:	7afb      	ldrb	r3, [r7, #11]
 800c1c8:	f003 0207 	and.w	r2, r3, #7
 800c1cc:	4613      	mov	r3, r2
 800c1ce:	009b      	lsls	r3, r3, #2
 800c1d0:	4413      	add	r3, r2
 800c1d2:	00db      	lsls	r3, r3, #3
 800c1d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c1d8:	68fa      	ldr	r2, [r7, #12]
 800c1da:	4413      	add	r3, r2
 800c1dc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c1de:	697b      	ldr	r3, [r7, #20]
 800c1e0:	687a      	ldr	r2, [r7, #4]
 800c1e2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c1e4:	697b      	ldr	r3, [r7, #20]
 800c1e6:	683a      	ldr	r2, [r7, #0]
 800c1e8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800c1ea:	697b      	ldr	r3, [r7, #20]
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c1f6:	7afb      	ldrb	r3, [r7, #11]
 800c1f8:	f003 0307 	and.w	r3, r3, #7
 800c1fc:	b2da      	uxtb	r2, r3
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	6979      	ldr	r1, [r7, #20]
 800c208:	4618      	mov	r0, r3
 800c20a:	f005 fb9e 	bl	801194a <USB_EPStartXfer>

  return HAL_OK;
 800c20e:	2300      	movs	r3, #0
}
 800c210:	4618      	mov	r0, r3
 800c212:	3718      	adds	r7, #24
 800c214:	46bd      	mov	sp, r7
 800c216:	bd80      	pop	{r7, pc}

0800c218 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c218:	b480      	push	{r7}
 800c21a:	b083      	sub	sp, #12
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
 800c220:	460b      	mov	r3, r1
 800c222:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c224:	78fb      	ldrb	r3, [r7, #3]
 800c226:	f003 0207 	and.w	r2, r3, #7
 800c22a:	6879      	ldr	r1, [r7, #4]
 800c22c:	4613      	mov	r3, r2
 800c22e:	009b      	lsls	r3, r3, #2
 800c230:	4413      	add	r3, r2
 800c232:	00db      	lsls	r3, r3, #3
 800c234:	440b      	add	r3, r1
 800c236:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800c23a:	681b      	ldr	r3, [r3, #0]
}
 800c23c:	4618      	mov	r0, r3
 800c23e:	370c      	adds	r7, #12
 800c240:	46bd      	mov	sp, r7
 800c242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c246:	4770      	bx	lr

0800c248 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b086      	sub	sp, #24
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	60f8      	str	r0, [r7, #12]
 800c250:	607a      	str	r2, [r7, #4]
 800c252:	603b      	str	r3, [r7, #0]
 800c254:	460b      	mov	r3, r1
 800c256:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c258:	7afb      	ldrb	r3, [r7, #11]
 800c25a:	f003 0207 	and.w	r2, r3, #7
 800c25e:	4613      	mov	r3, r2
 800c260:	009b      	lsls	r3, r3, #2
 800c262:	4413      	add	r3, r2
 800c264:	00db      	lsls	r3, r3, #3
 800c266:	3310      	adds	r3, #16
 800c268:	68fa      	ldr	r2, [r7, #12]
 800c26a:	4413      	add	r3, r2
 800c26c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c26e:	697b      	ldr	r3, [r7, #20]
 800c270:	687a      	ldr	r2, [r7, #4]
 800c272:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c274:	697b      	ldr	r3, [r7, #20]
 800c276:	683a      	ldr	r2, [r7, #0]
 800c278:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800c27a:	697b      	ldr	r3, [r7, #20]
 800c27c:	2201      	movs	r2, #1
 800c27e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800c282:	697b      	ldr	r3, [r7, #20]
 800c284:	683a      	ldr	r2, [r7, #0]
 800c286:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800c288:	697b      	ldr	r3, [r7, #20]
 800c28a:	2200      	movs	r2, #0
 800c28c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	2201      	movs	r2, #1
 800c292:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c294:	7afb      	ldrb	r3, [r7, #11]
 800c296:	f003 0307 	and.w	r3, r3, #7
 800c29a:	b2da      	uxtb	r2, r3
 800c29c:	697b      	ldr	r3, [r7, #20]
 800c29e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	6979      	ldr	r1, [r7, #20]
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f005 fb4f 	bl	801194a <USB_EPStartXfer>

  return HAL_OK;
 800c2ac:	2300      	movs	r3, #0
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3718      	adds	r7, #24
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}

0800c2b6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c2b6:	b580      	push	{r7, lr}
 800c2b8:	b084      	sub	sp, #16
 800c2ba:	af00      	add	r7, sp, #0
 800c2bc:	6078      	str	r0, [r7, #4]
 800c2be:	460b      	mov	r3, r1
 800c2c0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c2c2:	78fb      	ldrb	r3, [r7, #3]
 800c2c4:	f003 0307 	and.w	r3, r3, #7
 800c2c8:	687a      	ldr	r2, [r7, #4]
 800c2ca:	7912      	ldrb	r2, [r2, #4]
 800c2cc:	4293      	cmp	r3, r2
 800c2ce:	d901      	bls.n	800c2d4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	e03e      	b.n	800c352 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c2d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	da0e      	bge.n	800c2fa <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c2dc:	78fb      	ldrb	r3, [r7, #3]
 800c2de:	f003 0207 	and.w	r2, r3, #7
 800c2e2:	4613      	mov	r3, r2
 800c2e4:	009b      	lsls	r3, r3, #2
 800c2e6:	4413      	add	r3, r2
 800c2e8:	00db      	lsls	r3, r3, #3
 800c2ea:	3310      	adds	r3, #16
 800c2ec:	687a      	ldr	r2, [r7, #4]
 800c2ee:	4413      	add	r3, r2
 800c2f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	2201      	movs	r2, #1
 800c2f6:	705a      	strb	r2, [r3, #1]
 800c2f8:	e00c      	b.n	800c314 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c2fa:	78fa      	ldrb	r2, [r7, #3]
 800c2fc:	4613      	mov	r3, r2
 800c2fe:	009b      	lsls	r3, r3, #2
 800c300:	4413      	add	r3, r2
 800c302:	00db      	lsls	r3, r3, #3
 800c304:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c308:	687a      	ldr	r2, [r7, #4]
 800c30a:	4413      	add	r3, r2
 800c30c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	2200      	movs	r2, #0
 800c312:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2201      	movs	r2, #1
 800c318:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c31a:	78fb      	ldrb	r3, [r7, #3]
 800c31c:	f003 0307 	and.w	r3, r3, #7
 800c320:	b2da      	uxtb	r2, r3
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c32c:	2b01      	cmp	r3, #1
 800c32e:	d101      	bne.n	800c334 <HAL_PCD_EP_SetStall+0x7e>
 800c330:	2302      	movs	r3, #2
 800c332:	e00e      	b.n	800c352 <HAL_PCD_EP_SetStall+0x9c>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2201      	movs	r2, #1
 800c338:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	68f9      	ldr	r1, [r7, #12]
 800c342:	4618      	mov	r0, r3
 800c344:	f006 f8b0 	bl	80124a8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2200      	movs	r2, #0
 800c34c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c350:	2300      	movs	r3, #0
}
 800c352:	4618      	mov	r0, r3
 800c354:	3710      	adds	r7, #16
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}

0800c35a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c35a:	b580      	push	{r7, lr}
 800c35c:	b084      	sub	sp, #16
 800c35e:	af00      	add	r7, sp, #0
 800c360:	6078      	str	r0, [r7, #4]
 800c362:	460b      	mov	r3, r1
 800c364:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c366:	78fb      	ldrb	r3, [r7, #3]
 800c368:	f003 030f 	and.w	r3, r3, #15
 800c36c:	687a      	ldr	r2, [r7, #4]
 800c36e:	7912      	ldrb	r2, [r2, #4]
 800c370:	4293      	cmp	r3, r2
 800c372:	d901      	bls.n	800c378 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c374:	2301      	movs	r3, #1
 800c376:	e040      	b.n	800c3fa <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c378:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	da0e      	bge.n	800c39e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c380:	78fb      	ldrb	r3, [r7, #3]
 800c382:	f003 0207 	and.w	r2, r3, #7
 800c386:	4613      	mov	r3, r2
 800c388:	009b      	lsls	r3, r3, #2
 800c38a:	4413      	add	r3, r2
 800c38c:	00db      	lsls	r3, r3, #3
 800c38e:	3310      	adds	r3, #16
 800c390:	687a      	ldr	r2, [r7, #4]
 800c392:	4413      	add	r3, r2
 800c394:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	2201      	movs	r2, #1
 800c39a:	705a      	strb	r2, [r3, #1]
 800c39c:	e00e      	b.n	800c3bc <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c39e:	78fb      	ldrb	r3, [r7, #3]
 800c3a0:	f003 0207 	and.w	r2, r3, #7
 800c3a4:	4613      	mov	r3, r2
 800c3a6:	009b      	lsls	r3, r3, #2
 800c3a8:	4413      	add	r3, r2
 800c3aa:	00db      	lsls	r3, r3, #3
 800c3ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c3b0:	687a      	ldr	r2, [r7, #4]
 800c3b2:	4413      	add	r3, r2
 800c3b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c3c2:	78fb      	ldrb	r3, [r7, #3]
 800c3c4:	f003 0307 	and.w	r3, r3, #7
 800c3c8:	b2da      	uxtb	r2, r3
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	d101      	bne.n	800c3dc <HAL_PCD_EP_ClrStall+0x82>
 800c3d8:	2302      	movs	r3, #2
 800c3da:	e00e      	b.n	800c3fa <HAL_PCD_EP_ClrStall+0xa0>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2201      	movs	r2, #1
 800c3e0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	68f9      	ldr	r1, [r7, #12]
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f006 f8ad 	bl	801254a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c3f8:	2300      	movs	r3, #0
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3710      	adds	r7, #16
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}

0800c402 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800c402:	b580      	push	{r7, lr}
 800c404:	b092      	sub	sp, #72	@ 0x48
 800c406:	af00      	add	r7, sp, #0
 800c408:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c40a:	e333      	b.n	800ca74 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c414:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800c416:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c418:	b2db      	uxtb	r3, r3
 800c41a:	f003 030f 	and.w	r3, r3, #15
 800c41e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800c422:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c426:	2b00      	cmp	r3, #0
 800c428:	f040 8108 	bne.w	800c63c <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800c42c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c42e:	f003 0310 	and.w	r3, r3, #16
 800c432:	2b00      	cmp	r3, #0
 800c434:	d14c      	bne.n	800c4d0 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	881b      	ldrh	r3, [r3, #0]
 800c43c:	b29b      	uxth	r3, r3
 800c43e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c446:	813b      	strh	r3, [r7, #8]
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681a      	ldr	r2, [r3, #0]
 800c44c:	893b      	ldrh	r3, [r7, #8]
 800c44e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c452:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c456:	b29b      	uxth	r3, r3
 800c458:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	3310      	adds	r3, #16
 800c45e:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c468:	b29b      	uxth	r3, r3
 800c46a:	461a      	mov	r2, r3
 800c46c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	00db      	lsls	r3, r3, #3
 800c472:	4413      	add	r3, r2
 800c474:	687a      	ldr	r2, [r7, #4]
 800c476:	6812      	ldr	r2, [r2, #0]
 800c478:	4413      	add	r3, r2
 800c47a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c47e:	881b      	ldrh	r3, [r3, #0]
 800c480:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c486:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800c488:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c48a:	695a      	ldr	r2, [r3, #20]
 800c48c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c48e:	69db      	ldr	r3, [r3, #28]
 800c490:	441a      	add	r2, r3
 800c492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c494:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800c496:	2100      	movs	r1, #0
 800c498:	6878      	ldr	r0, [r7, #4]
 800c49a:	f00b f958 	bl	801774e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	7b1b      	ldrb	r3, [r3, #12]
 800c4a2:	b2db      	uxtb	r3, r3
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	f000 82e5 	beq.w	800ca74 <PCD_EP_ISR_Handler+0x672>
 800c4aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4ac:	699b      	ldr	r3, [r3, #24]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	f040 82e0 	bne.w	800ca74 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	7b1b      	ldrb	r3, [r3, #12]
 800c4b8:	b2db      	uxtb	r3, r3
 800c4ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c4be:	b2da      	uxtb	r2, r3
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	731a      	strb	r2, [r3, #12]
 800c4ce:	e2d1      	b.n	800ca74 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c4d6:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	881b      	ldrh	r3, [r3, #0]
 800c4de:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800c4e0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c4e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d032      	beq.n	800c550 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c4f2:	b29b      	uxth	r3, r3
 800c4f4:	461a      	mov	r2, r3
 800c4f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	00db      	lsls	r3, r3, #3
 800c4fc:	4413      	add	r3, r2
 800c4fe:	687a      	ldr	r2, [r7, #4]
 800c500:	6812      	ldr	r2, [r2, #0]
 800c502:	4413      	add	r3, r2
 800c504:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c508:	881b      	ldrh	r3, [r3, #0]
 800c50a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c50e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c510:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6818      	ldr	r0, [r3, #0]
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800c51c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c51e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800c520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c522:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c524:	b29b      	uxth	r3, r3
 800c526:	f006 f937 	bl	8012798 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	881b      	ldrh	r3, [r3, #0]
 800c530:	b29a      	uxth	r2, r3
 800c532:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c536:	4013      	ands	r3, r2
 800c538:	817b      	strh	r3, [r7, #10]
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	897a      	ldrh	r2, [r7, #10]
 800c540:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c544:	b292      	uxth	r2, r2
 800c546:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800c548:	6878      	ldr	r0, [r7, #4]
 800c54a:	f00b f8d3 	bl	80176f4 <HAL_PCD_SetupStageCallback>
 800c54e:	e291      	b.n	800ca74 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c550:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800c554:	2b00      	cmp	r3, #0
 800c556:	f280 828d 	bge.w	800ca74 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	881b      	ldrh	r3, [r3, #0]
 800c560:	b29a      	uxth	r2, r3
 800c562:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c566:	4013      	ands	r3, r2
 800c568:	81fb      	strh	r3, [r7, #14]
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	89fa      	ldrh	r2, [r7, #14]
 800c570:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c574:	b292      	uxth	r2, r2
 800c576:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c580:	b29b      	uxth	r3, r3
 800c582:	461a      	mov	r2, r3
 800c584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c586:	781b      	ldrb	r3, [r3, #0]
 800c588:	00db      	lsls	r3, r3, #3
 800c58a:	4413      	add	r3, r2
 800c58c:	687a      	ldr	r2, [r7, #4]
 800c58e:	6812      	ldr	r2, [r2, #0]
 800c590:	4413      	add	r3, r2
 800c592:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c596:	881b      	ldrh	r3, [r3, #0]
 800c598:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c59c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c59e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800c5a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5a2:	69db      	ldr	r3, [r3, #28]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d019      	beq.n	800c5dc <PCD_EP_ISR_Handler+0x1da>
 800c5a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5aa:	695b      	ldr	r3, [r3, #20]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d015      	beq.n	800c5dc <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6818      	ldr	r0, [r3, #0]
 800c5b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5b6:	6959      	ldr	r1, [r3, #20]
 800c5b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5ba:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800c5bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5be:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800c5c0:	b29b      	uxth	r3, r3
 800c5c2:	f006 f8e9 	bl	8012798 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800c5c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5c8:	695a      	ldr	r2, [r3, #20]
 800c5ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5cc:	69db      	ldr	r3, [r3, #28]
 800c5ce:	441a      	add	r2, r3
 800c5d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5d2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800c5d4:	2100      	movs	r1, #0
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f00b f89e 	bl	8017718 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	881b      	ldrh	r3, [r3, #0]
 800c5e2:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800c5e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c5e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	f040 8242 	bne.w	800ca74 <PCD_EP_ISR_Handler+0x672>
 800c5f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c5f2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c5f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c5fa:	f000 823b 	beq.w	800ca74 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	881b      	ldrh	r3, [r3, #0]
 800c604:	b29b      	uxth	r3, r3
 800c606:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c60a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c60e:	81bb      	strh	r3, [r7, #12]
 800c610:	89bb      	ldrh	r3, [r7, #12]
 800c612:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c616:	81bb      	strh	r3, [r7, #12]
 800c618:	89bb      	ldrh	r3, [r7, #12]
 800c61a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c61e:	81bb      	strh	r3, [r7, #12]
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681a      	ldr	r2, [r3, #0]
 800c624:	89bb      	ldrh	r3, [r7, #12]
 800c626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c62a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c62e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c636:	b29b      	uxth	r3, r3
 800c638:	8013      	strh	r3, [r2, #0]
 800c63a:	e21b      	b.n	800ca74 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	461a      	mov	r2, r3
 800c642:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c646:	009b      	lsls	r3, r3, #2
 800c648:	4413      	add	r3, r2
 800c64a:	881b      	ldrh	r3, [r3, #0]
 800c64c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c64e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800c652:	2b00      	cmp	r3, #0
 800c654:	f280 80f1 	bge.w	800c83a <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	461a      	mov	r2, r3
 800c65e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c662:	009b      	lsls	r3, r3, #2
 800c664:	4413      	add	r3, r2
 800c666:	881b      	ldrh	r3, [r3, #0]
 800c668:	b29a      	uxth	r2, r3
 800c66a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c66e:	4013      	ands	r3, r2
 800c670:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	461a      	mov	r2, r3
 800c678:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c67c:	009b      	lsls	r3, r3, #2
 800c67e:	4413      	add	r3, r2
 800c680:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800c682:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c686:	b292      	uxth	r2, r2
 800c688:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800c68a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c68e:	4613      	mov	r3, r2
 800c690:	009b      	lsls	r3, r3, #2
 800c692:	4413      	add	r3, r2
 800c694:	00db      	lsls	r3, r3, #3
 800c696:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c69a:	687a      	ldr	r2, [r7, #4]
 800c69c:	4413      	add	r3, r2
 800c69e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800c6a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6a2:	7b1b      	ldrb	r3, [r3, #12]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d123      	bne.n	800c6f0 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c6b0:	b29b      	uxth	r3, r3
 800c6b2:	461a      	mov	r2, r3
 800c6b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6b6:	781b      	ldrb	r3, [r3, #0]
 800c6b8:	00db      	lsls	r3, r3, #3
 800c6ba:	4413      	add	r3, r2
 800c6bc:	687a      	ldr	r2, [r7, #4]
 800c6be:	6812      	ldr	r2, [r2, #0]
 800c6c0:	4413      	add	r3, r2
 800c6c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c6c6:	881b      	ldrh	r3, [r3, #0]
 800c6c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c6cc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800c6d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	f000 808b 	beq.w	800c7f0 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	6818      	ldr	r0, [r3, #0]
 800c6de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6e0:	6959      	ldr	r1, [r3, #20]
 800c6e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6e4:	88da      	ldrh	r2, [r3, #6]
 800c6e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c6ea:	f006 f855 	bl	8012798 <USB_ReadPMA>
 800c6ee:	e07f      	b.n	800c7f0 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800c6f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6f2:	78db      	ldrb	r3, [r3, #3]
 800c6f4:	2b02      	cmp	r3, #2
 800c6f6:	d109      	bne.n	800c70c <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800c6f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c6fa:	461a      	mov	r2, r3
 800c6fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f000 f9c6 	bl	800ca90 <HAL_PCD_EP_DB_Receive>
 800c704:	4603      	mov	r3, r0
 800c706:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800c70a:	e071      	b.n	800c7f0 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	461a      	mov	r2, r3
 800c712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c714:	781b      	ldrb	r3, [r3, #0]
 800c716:	009b      	lsls	r3, r3, #2
 800c718:	4413      	add	r3, r2
 800c71a:	881b      	ldrh	r3, [r3, #0]
 800c71c:	b29b      	uxth	r3, r3
 800c71e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c726:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	461a      	mov	r2, r3
 800c72e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c730:	781b      	ldrb	r3, [r3, #0]
 800c732:	009b      	lsls	r3, r3, #2
 800c734:	441a      	add	r2, r3
 800c736:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c73c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c744:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c748:	b29b      	uxth	r3, r3
 800c74a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	461a      	mov	r2, r3
 800c752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c754:	781b      	ldrb	r3, [r3, #0]
 800c756:	009b      	lsls	r3, r3, #2
 800c758:	4413      	add	r3, r2
 800c75a:	881b      	ldrh	r3, [r3, #0]
 800c75c:	b29b      	uxth	r3, r3
 800c75e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c762:	2b00      	cmp	r3, #0
 800c764:	d022      	beq.n	800c7ac <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c76e:	b29b      	uxth	r3, r3
 800c770:	461a      	mov	r2, r3
 800c772:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c774:	781b      	ldrb	r3, [r3, #0]
 800c776:	00db      	lsls	r3, r3, #3
 800c778:	4413      	add	r3, r2
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	6812      	ldr	r2, [r2, #0]
 800c77e:	4413      	add	r3, r2
 800c780:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c784:	881b      	ldrh	r3, [r3, #0]
 800c786:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c78a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800c78e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c792:	2b00      	cmp	r3, #0
 800c794:	d02c      	beq.n	800c7f0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	6818      	ldr	r0, [r3, #0]
 800c79a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c79c:	6959      	ldr	r1, [r3, #20]
 800c79e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7a0:	891a      	ldrh	r2, [r3, #8]
 800c7a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c7a6:	f005 fff7 	bl	8012798 <USB_ReadPMA>
 800c7aa:	e021      	b.n	800c7f0 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c7b4:	b29b      	uxth	r3, r3
 800c7b6:	461a      	mov	r2, r3
 800c7b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7ba:	781b      	ldrb	r3, [r3, #0]
 800c7bc:	00db      	lsls	r3, r3, #3
 800c7be:	4413      	add	r3, r2
 800c7c0:	687a      	ldr	r2, [r7, #4]
 800c7c2:	6812      	ldr	r2, [r2, #0]
 800c7c4:	4413      	add	r3, r2
 800c7c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c7ca:	881b      	ldrh	r3, [r3, #0]
 800c7cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c7d0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800c7d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d009      	beq.n	800c7f0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	6818      	ldr	r0, [r3, #0]
 800c7e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7e2:	6959      	ldr	r1, [r3, #20]
 800c7e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7e6:	895a      	ldrh	r2, [r3, #10]
 800c7e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c7ec:	f005 ffd4 	bl	8012798 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800c7f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7f2:	69da      	ldr	r2, [r3, #28]
 800c7f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c7f8:	441a      	add	r2, r3
 800c7fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7fc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800c7fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c800:	695a      	ldr	r2, [r3, #20]
 800c802:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c806:	441a      	add	r2, r3
 800c808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c80a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800c80c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c80e:	699b      	ldr	r3, [r3, #24]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d005      	beq.n	800c820 <PCD_EP_ISR_Handler+0x41e>
 800c814:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c81a:	691b      	ldr	r3, [r3, #16]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d206      	bcs.n	800c82e <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800c820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c822:	781b      	ldrb	r3, [r3, #0]
 800c824:	4619      	mov	r1, r3
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f00a ff76 	bl	8017718 <HAL_PCD_DataOutStageCallback>
 800c82c:	e005      	b.n	800c83a <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c834:	4618      	mov	r0, r3
 800c836:	f005 f888 	bl	801194a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800c83a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c83c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c840:	2b00      	cmp	r3, #0
 800c842:	f000 8117 	beq.w	800ca74 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800c846:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c84a:	4613      	mov	r3, r2
 800c84c:	009b      	lsls	r3, r3, #2
 800c84e:	4413      	add	r3, r2
 800c850:	00db      	lsls	r3, r3, #3
 800c852:	3310      	adds	r3, #16
 800c854:	687a      	ldr	r2, [r7, #4]
 800c856:	4413      	add	r3, r2
 800c858:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	461a      	mov	r2, r3
 800c860:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c864:	009b      	lsls	r3, r3, #2
 800c866:	4413      	add	r3, r2
 800c868:	881b      	ldrh	r3, [r3, #0]
 800c86a:	b29b      	uxth	r3, r3
 800c86c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c874:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	461a      	mov	r2, r3
 800c87c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c880:	009b      	lsls	r3, r3, #2
 800c882:	441a      	add	r2, r3
 800c884:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c886:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c88a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c88e:	b29b      	uxth	r3, r3
 800c890:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800c892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c894:	78db      	ldrb	r3, [r3, #3]
 800c896:	2b01      	cmp	r3, #1
 800c898:	f040 80a1 	bne.w	800c9de <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800c89c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c89e:	2200      	movs	r2, #0
 800c8a0:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800c8a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8a4:	7b1b      	ldrb	r3, [r3, #12]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	f000 8092 	beq.w	800c9d0 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c8ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c8ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d046      	beq.n	800c944 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c8b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8b8:	785b      	ldrb	r3, [r3, #1]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d126      	bne.n	800c90c <PCD_EP_ISR_Handler+0x50a>
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	617b      	str	r3, [r7, #20]
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8cc:	b29b      	uxth	r3, r3
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	697b      	ldr	r3, [r7, #20]
 800c8d2:	4413      	add	r3, r2
 800c8d4:	617b      	str	r3, [r7, #20]
 800c8d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8d8:	781b      	ldrb	r3, [r3, #0]
 800c8da:	00da      	lsls	r2, r3, #3
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	4413      	add	r3, r2
 800c8e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c8e4:	613b      	str	r3, [r7, #16]
 800c8e6:	693b      	ldr	r3, [r7, #16]
 800c8e8:	881b      	ldrh	r3, [r3, #0]
 800c8ea:	b29b      	uxth	r3, r3
 800c8ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8f0:	b29a      	uxth	r2, r3
 800c8f2:	693b      	ldr	r3, [r7, #16]
 800c8f4:	801a      	strh	r2, [r3, #0]
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	881b      	ldrh	r3, [r3, #0]
 800c8fa:	b29b      	uxth	r3, r3
 800c8fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c900:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c904:	b29a      	uxth	r2, r3
 800c906:	693b      	ldr	r3, [r7, #16]
 800c908:	801a      	strh	r2, [r3, #0]
 800c90a:	e061      	b.n	800c9d0 <PCD_EP_ISR_Handler+0x5ce>
 800c90c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c90e:	785b      	ldrb	r3, [r3, #1]
 800c910:	2b01      	cmp	r3, #1
 800c912:	d15d      	bne.n	800c9d0 <PCD_EP_ISR_Handler+0x5ce>
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	61fb      	str	r3, [r7, #28]
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c922:	b29b      	uxth	r3, r3
 800c924:	461a      	mov	r2, r3
 800c926:	69fb      	ldr	r3, [r7, #28]
 800c928:	4413      	add	r3, r2
 800c92a:	61fb      	str	r3, [r7, #28]
 800c92c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c92e:	781b      	ldrb	r3, [r3, #0]
 800c930:	00da      	lsls	r2, r3, #3
 800c932:	69fb      	ldr	r3, [r7, #28]
 800c934:	4413      	add	r3, r2
 800c936:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c93a:	61bb      	str	r3, [r7, #24]
 800c93c:	69bb      	ldr	r3, [r7, #24]
 800c93e:	2200      	movs	r2, #0
 800c940:	801a      	strh	r2, [r3, #0]
 800c942:	e045      	b.n	800c9d0 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c94a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c94c:	785b      	ldrb	r3, [r3, #1]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d126      	bne.n	800c9a0 <PCD_EP_ISR_Handler+0x59e>
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	627b      	str	r3, [r7, #36]	@ 0x24
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c960:	b29b      	uxth	r3, r3
 800c962:	461a      	mov	r2, r3
 800c964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c966:	4413      	add	r3, r2
 800c968:	627b      	str	r3, [r7, #36]	@ 0x24
 800c96a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c96c:	781b      	ldrb	r3, [r3, #0]
 800c96e:	00da      	lsls	r2, r3, #3
 800c970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c972:	4413      	add	r3, r2
 800c974:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c978:	623b      	str	r3, [r7, #32]
 800c97a:	6a3b      	ldr	r3, [r7, #32]
 800c97c:	881b      	ldrh	r3, [r3, #0]
 800c97e:	b29b      	uxth	r3, r3
 800c980:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c984:	b29a      	uxth	r2, r3
 800c986:	6a3b      	ldr	r3, [r7, #32]
 800c988:	801a      	strh	r2, [r3, #0]
 800c98a:	6a3b      	ldr	r3, [r7, #32]
 800c98c:	881b      	ldrh	r3, [r3, #0]
 800c98e:	b29b      	uxth	r3, r3
 800c990:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c994:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c998:	b29a      	uxth	r2, r3
 800c99a:	6a3b      	ldr	r3, [r7, #32]
 800c99c:	801a      	strh	r2, [r3, #0]
 800c99e:	e017      	b.n	800c9d0 <PCD_EP_ISR_Handler+0x5ce>
 800c9a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9a2:	785b      	ldrb	r3, [r3, #1]
 800c9a4:	2b01      	cmp	r3, #1
 800c9a6:	d113      	bne.n	800c9d0 <PCD_EP_ISR_Handler+0x5ce>
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9b0:	b29b      	uxth	r3, r3
 800c9b2:	461a      	mov	r2, r3
 800c9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9b6:	4413      	add	r3, r2
 800c9b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c9ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9bc:	781b      	ldrb	r3, [r3, #0]
 800c9be:	00da      	lsls	r2, r3, #3
 800c9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9c2:	4413      	add	r3, r2
 800c9c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c9c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c9d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9d2:	781b      	ldrb	r3, [r3, #0]
 800c9d4:	4619      	mov	r1, r3
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	f00a feb9 	bl	801774e <HAL_PCD_DataInStageCallback>
 800c9dc:	e04a      	b.n	800ca74 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800c9de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c9e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d13f      	bne.n	800ca68 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9f0:	b29b      	uxth	r3, r3
 800c9f2:	461a      	mov	r2, r3
 800c9f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9f6:	781b      	ldrb	r3, [r3, #0]
 800c9f8:	00db      	lsls	r3, r3, #3
 800c9fa:	4413      	add	r3, r2
 800c9fc:	687a      	ldr	r2, [r7, #4]
 800c9fe:	6812      	ldr	r2, [r2, #0]
 800ca00:	4413      	add	r3, r2
 800ca02:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ca06:	881b      	ldrh	r3, [r3, #0]
 800ca08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ca0c:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800ca0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca10:	699a      	ldr	r2, [r3, #24]
 800ca12:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ca14:	429a      	cmp	r2, r3
 800ca16:	d906      	bls.n	800ca26 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800ca18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca1a:	699a      	ldr	r2, [r3, #24]
 800ca1c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ca1e:	1ad2      	subs	r2, r2, r3
 800ca20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca22:	619a      	str	r2, [r3, #24]
 800ca24:	e002      	b.n	800ca2c <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800ca26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca28:	2200      	movs	r2, #0
 800ca2a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800ca2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca2e:	699b      	ldr	r3, [r3, #24]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d106      	bne.n	800ca42 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ca34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	4619      	mov	r1, r3
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f00a fe87 	bl	801774e <HAL_PCD_DataInStageCallback>
 800ca40:	e018      	b.n	800ca74 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800ca42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca44:	695a      	ldr	r2, [r3, #20]
 800ca46:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ca48:	441a      	add	r2, r3
 800ca4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca4c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800ca4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca50:	69da      	ldr	r2, [r3, #28]
 800ca52:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ca54:	441a      	add	r2, r3
 800ca56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca58:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ca60:	4618      	mov	r0, r3
 800ca62:	f004 ff72 	bl	801194a <USB_EPStartXfer>
 800ca66:	e005      	b.n	800ca74 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800ca68:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ca6e:	6878      	ldr	r0, [r7, #4]
 800ca70:	f000 f917 	bl	800cca2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ca7c:	b29b      	uxth	r3, r3
 800ca7e:	b21b      	sxth	r3, r3
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	f6ff acc3 	blt.w	800c40c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800ca86:	2300      	movs	r3, #0
}
 800ca88:	4618      	mov	r0, r3
 800ca8a:	3748      	adds	r7, #72	@ 0x48
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bd80      	pop	{r7, pc}

0800ca90 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b088      	sub	sp, #32
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	60f8      	str	r0, [r7, #12]
 800ca98:	60b9      	str	r1, [r7, #8]
 800ca9a:	4613      	mov	r3, r2
 800ca9c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ca9e:	88fb      	ldrh	r3, [r7, #6]
 800caa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d07c      	beq.n	800cba2 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cab0:	b29b      	uxth	r3, r3
 800cab2:	461a      	mov	r2, r3
 800cab4:	68bb      	ldr	r3, [r7, #8]
 800cab6:	781b      	ldrb	r3, [r3, #0]
 800cab8:	00db      	lsls	r3, r3, #3
 800caba:	4413      	add	r3, r2
 800cabc:	68fa      	ldr	r2, [r7, #12]
 800cabe:	6812      	ldr	r2, [r2, #0]
 800cac0:	4413      	add	r3, r2
 800cac2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cac6:	881b      	ldrh	r3, [r3, #0]
 800cac8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cacc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	699a      	ldr	r2, [r3, #24]
 800cad2:	8b7b      	ldrh	r3, [r7, #26]
 800cad4:	429a      	cmp	r2, r3
 800cad6:	d306      	bcc.n	800cae6 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	699a      	ldr	r2, [r3, #24]
 800cadc:	8b7b      	ldrh	r3, [r7, #26]
 800cade:	1ad2      	subs	r2, r2, r3
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	619a      	str	r2, [r3, #24]
 800cae4:	e002      	b.n	800caec <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	2200      	movs	r2, #0
 800caea:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	699b      	ldr	r3, [r3, #24]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d123      	bne.n	800cb3c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	461a      	mov	r2, r3
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	781b      	ldrb	r3, [r3, #0]
 800cafe:	009b      	lsls	r3, r3, #2
 800cb00:	4413      	add	r3, r2
 800cb02:	881b      	ldrh	r3, [r3, #0]
 800cb04:	b29b      	uxth	r3, r3
 800cb06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cb0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb0e:	833b      	strh	r3, [r7, #24]
 800cb10:	8b3b      	ldrh	r3, [r7, #24]
 800cb12:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cb16:	833b      	strh	r3, [r7, #24]
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	461a      	mov	r2, r3
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	781b      	ldrb	r3, [r3, #0]
 800cb22:	009b      	lsls	r3, r3, #2
 800cb24:	441a      	add	r2, r3
 800cb26:	8b3b      	ldrh	r3, [r7, #24]
 800cb28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb38:	b29b      	uxth	r3, r3
 800cb3a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800cb3c:	88fb      	ldrh	r3, [r7, #6]
 800cb3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d01f      	beq.n	800cb86 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	781b      	ldrb	r3, [r3, #0]
 800cb50:	009b      	lsls	r3, r3, #2
 800cb52:	4413      	add	r3, r2
 800cb54:	881b      	ldrh	r3, [r3, #0]
 800cb56:	b29b      	uxth	r3, r3
 800cb58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb60:	82fb      	strh	r3, [r7, #22]
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	461a      	mov	r2, r3
 800cb68:	68bb      	ldr	r3, [r7, #8]
 800cb6a:	781b      	ldrb	r3, [r3, #0]
 800cb6c:	009b      	lsls	r3, r3, #2
 800cb6e:	441a      	add	r2, r3
 800cb70:	8afb      	ldrh	r3, [r7, #22]
 800cb72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb7e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cb82:	b29b      	uxth	r3, r3
 800cb84:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800cb86:	8b7b      	ldrh	r3, [r7, #26]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	f000 8085 	beq.w	800cc98 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	6818      	ldr	r0, [r3, #0]
 800cb92:	68bb      	ldr	r3, [r7, #8]
 800cb94:	6959      	ldr	r1, [r3, #20]
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	891a      	ldrh	r2, [r3, #8]
 800cb9a:	8b7b      	ldrh	r3, [r7, #26]
 800cb9c:	f005 fdfc 	bl	8012798 <USB_ReadPMA>
 800cba0:	e07a      	b.n	800cc98 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cbaa:	b29b      	uxth	r3, r3
 800cbac:	461a      	mov	r2, r3
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	781b      	ldrb	r3, [r3, #0]
 800cbb2:	00db      	lsls	r3, r3, #3
 800cbb4:	4413      	add	r3, r2
 800cbb6:	68fa      	ldr	r2, [r7, #12]
 800cbb8:	6812      	ldr	r2, [r2, #0]
 800cbba:	4413      	add	r3, r2
 800cbbc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cbc0:	881b      	ldrh	r3, [r3, #0]
 800cbc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cbc6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	699a      	ldr	r2, [r3, #24]
 800cbcc:	8b7b      	ldrh	r3, [r7, #26]
 800cbce:	429a      	cmp	r2, r3
 800cbd0:	d306      	bcc.n	800cbe0 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	699a      	ldr	r2, [r3, #24]
 800cbd6:	8b7b      	ldrh	r3, [r7, #26]
 800cbd8:	1ad2      	subs	r2, r2, r3
 800cbda:	68bb      	ldr	r3, [r7, #8]
 800cbdc:	619a      	str	r2, [r3, #24]
 800cbde:	e002      	b.n	800cbe6 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800cbe6:	68bb      	ldr	r3, [r7, #8]
 800cbe8:	699b      	ldr	r3, [r3, #24]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d123      	bne.n	800cc36 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	461a      	mov	r2, r3
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	009b      	lsls	r3, r3, #2
 800cbfa:	4413      	add	r3, r2
 800cbfc:	881b      	ldrh	r3, [r3, #0]
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc08:	83fb      	strh	r3, [r7, #30]
 800cc0a:	8bfb      	ldrh	r3, [r7, #30]
 800cc0c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cc10:	83fb      	strh	r3, [r7, #30]
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	461a      	mov	r2, r3
 800cc18:	68bb      	ldr	r3, [r7, #8]
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	009b      	lsls	r3, r3, #2
 800cc1e:	441a      	add	r2, r3
 800cc20:	8bfb      	ldrh	r3, [r7, #30]
 800cc22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc32:	b29b      	uxth	r3, r3
 800cc34:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800cc36:	88fb      	ldrh	r3, [r7, #6]
 800cc38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d11f      	bne.n	800cc80 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	461a      	mov	r2, r3
 800cc46:	68bb      	ldr	r3, [r7, #8]
 800cc48:	781b      	ldrb	r3, [r3, #0]
 800cc4a:	009b      	lsls	r3, r3, #2
 800cc4c:	4413      	add	r3, r2
 800cc4e:	881b      	ldrh	r3, [r3, #0]
 800cc50:	b29b      	uxth	r3, r3
 800cc52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc5a:	83bb      	strh	r3, [r7, #28]
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	461a      	mov	r2, r3
 800cc62:	68bb      	ldr	r3, [r7, #8]
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	009b      	lsls	r3, r3, #2
 800cc68:	441a      	add	r2, r3
 800cc6a:	8bbb      	ldrh	r3, [r7, #28]
 800cc6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc78:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cc7c:	b29b      	uxth	r3, r3
 800cc7e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800cc80:	8b7b      	ldrh	r3, [r7, #26]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d008      	beq.n	800cc98 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	6818      	ldr	r0, [r3, #0]
 800cc8a:	68bb      	ldr	r3, [r7, #8]
 800cc8c:	6959      	ldr	r1, [r3, #20]
 800cc8e:	68bb      	ldr	r3, [r7, #8]
 800cc90:	895a      	ldrh	r2, [r3, #10]
 800cc92:	8b7b      	ldrh	r3, [r7, #26]
 800cc94:	f005 fd80 	bl	8012798 <USB_ReadPMA>
    }
  }

  return count;
 800cc98:	8b7b      	ldrh	r3, [r7, #26]
}
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	3720      	adds	r7, #32
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}

0800cca2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800cca2:	b580      	push	{r7, lr}
 800cca4:	b0a6      	sub	sp, #152	@ 0x98
 800cca6:	af00      	add	r7, sp, #0
 800cca8:	60f8      	str	r0, [r7, #12]
 800ccaa:	60b9      	str	r1, [r7, #8]
 800ccac:	4613      	mov	r3, r2
 800ccae:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ccb0:	88fb      	ldrh	r3, [r7, #6]
 800ccb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	f000 81f7 	beq.w	800d0aa <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ccc4:	b29b      	uxth	r3, r3
 800ccc6:	461a      	mov	r2, r3
 800ccc8:	68bb      	ldr	r3, [r7, #8]
 800ccca:	781b      	ldrb	r3, [r3, #0]
 800cccc:	00db      	lsls	r3, r3, #3
 800ccce:	4413      	add	r3, r2
 800ccd0:	68fa      	ldr	r2, [r7, #12]
 800ccd2:	6812      	ldr	r2, [r2, #0]
 800ccd4:	4413      	add	r3, r2
 800ccd6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ccda:	881b      	ldrh	r3, [r3, #0]
 800ccdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cce0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	699a      	ldr	r2, [r3, #24]
 800cce8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ccec:	429a      	cmp	r2, r3
 800ccee:	d907      	bls.n	800cd00 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800ccf0:	68bb      	ldr	r3, [r7, #8]
 800ccf2:	699a      	ldr	r2, [r3, #24]
 800ccf4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ccf8:	1ad2      	subs	r2, r2, r3
 800ccfa:	68bb      	ldr	r3, [r7, #8]
 800ccfc:	619a      	str	r2, [r3, #24]
 800ccfe:	e002      	b.n	800cd06 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800cd00:	68bb      	ldr	r3, [r7, #8]
 800cd02:	2200      	movs	r2, #0
 800cd04:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	699b      	ldr	r3, [r3, #24]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	f040 80e1 	bne.w	800ced2 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cd10:	68bb      	ldr	r3, [r7, #8]
 800cd12:	785b      	ldrb	r3, [r3, #1]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d126      	bne.n	800cd66 <HAL_PCD_EP_DB_Transmit+0xc4>
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	633b      	str	r3, [r7, #48]	@ 0x30
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	461a      	mov	r2, r3
 800cd2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd2c:	4413      	add	r3, r2
 800cd2e:	633b      	str	r3, [r7, #48]	@ 0x30
 800cd30:	68bb      	ldr	r3, [r7, #8]
 800cd32:	781b      	ldrb	r3, [r3, #0]
 800cd34:	00da      	lsls	r2, r3, #3
 800cd36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd38:	4413      	add	r3, r2
 800cd3a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cd40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd42:	881b      	ldrh	r3, [r3, #0]
 800cd44:	b29b      	uxth	r3, r3
 800cd46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd4a:	b29a      	uxth	r2, r3
 800cd4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd4e:	801a      	strh	r2, [r3, #0]
 800cd50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd52:	881b      	ldrh	r3, [r3, #0]
 800cd54:	b29b      	uxth	r3, r3
 800cd56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd5e:	b29a      	uxth	r2, r3
 800cd60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd62:	801a      	strh	r2, [r3, #0]
 800cd64:	e01a      	b.n	800cd9c <HAL_PCD_EP_DB_Transmit+0xfa>
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	785b      	ldrb	r3, [r3, #1]
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	d116      	bne.n	800cd9c <HAL_PCD_EP_DB_Transmit+0xfa>
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd7c:	b29b      	uxth	r3, r3
 800cd7e:	461a      	mov	r2, r3
 800cd80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd82:	4413      	add	r3, r2
 800cd84:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	00da      	lsls	r2, r3, #3
 800cd8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd8e:	4413      	add	r3, r2
 800cd90:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd94:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd98:	2200      	movs	r2, #0
 800cd9a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	785b      	ldrb	r3, [r3, #1]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d126      	bne.n	800cdf8 <HAL_PCD_EP_DB_Transmit+0x156>
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	623b      	str	r3, [r7, #32]
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdb8:	b29b      	uxth	r3, r3
 800cdba:	461a      	mov	r2, r3
 800cdbc:	6a3b      	ldr	r3, [r7, #32]
 800cdbe:	4413      	add	r3, r2
 800cdc0:	623b      	str	r3, [r7, #32]
 800cdc2:	68bb      	ldr	r3, [r7, #8]
 800cdc4:	781b      	ldrb	r3, [r3, #0]
 800cdc6:	00da      	lsls	r2, r3, #3
 800cdc8:	6a3b      	ldr	r3, [r7, #32]
 800cdca:	4413      	add	r3, r2
 800cdcc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cdd0:	61fb      	str	r3, [r7, #28]
 800cdd2:	69fb      	ldr	r3, [r7, #28]
 800cdd4:	881b      	ldrh	r3, [r3, #0]
 800cdd6:	b29b      	uxth	r3, r3
 800cdd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cddc:	b29a      	uxth	r2, r3
 800cdde:	69fb      	ldr	r3, [r7, #28]
 800cde0:	801a      	strh	r2, [r3, #0]
 800cde2:	69fb      	ldr	r3, [r7, #28]
 800cde4:	881b      	ldrh	r3, [r3, #0]
 800cde6:	b29b      	uxth	r3, r3
 800cde8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cdec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdf0:	b29a      	uxth	r2, r3
 800cdf2:	69fb      	ldr	r3, [r7, #28]
 800cdf4:	801a      	strh	r2, [r3, #0]
 800cdf6:	e017      	b.n	800ce28 <HAL_PCD_EP_DB_Transmit+0x186>
 800cdf8:	68bb      	ldr	r3, [r7, #8]
 800cdfa:	785b      	ldrb	r3, [r3, #1]
 800cdfc:	2b01      	cmp	r3, #1
 800cdfe:	d113      	bne.n	800ce28 <HAL_PCD_EP_DB_Transmit+0x186>
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce08:	b29b      	uxth	r3, r3
 800ce0a:	461a      	mov	r2, r3
 800ce0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce0e:	4413      	add	r3, r2
 800ce10:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	781b      	ldrb	r3, [r3, #0]
 800ce16:	00da      	lsls	r2, r3, #3
 800ce18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce1a:	4413      	add	r3, r2
 800ce1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ce20:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce24:	2200      	movs	r2, #0
 800ce26:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	78db      	ldrb	r3, [r3, #3]
 800ce2c:	2b02      	cmp	r3, #2
 800ce2e:	d123      	bne.n	800ce78 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	461a      	mov	r2, r3
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	781b      	ldrb	r3, [r3, #0]
 800ce3a:	009b      	lsls	r3, r3, #2
 800ce3c:	4413      	add	r3, r2
 800ce3e:	881b      	ldrh	r3, [r3, #0]
 800ce40:	b29b      	uxth	r3, r3
 800ce42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce4a:	837b      	strh	r3, [r7, #26]
 800ce4c:	8b7b      	ldrh	r3, [r7, #26]
 800ce4e:	f083 0320 	eor.w	r3, r3, #32
 800ce52:	837b      	strh	r3, [r7, #26]
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	461a      	mov	r2, r3
 800ce5a:	68bb      	ldr	r3, [r7, #8]
 800ce5c:	781b      	ldrb	r3, [r3, #0]
 800ce5e:	009b      	lsls	r3, r3, #2
 800ce60:	441a      	add	r2, r3
 800ce62:	8b7b      	ldrh	r3, [r7, #26]
 800ce64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce74:	b29b      	uxth	r3, r3
 800ce76:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	781b      	ldrb	r3, [r3, #0]
 800ce7c:	4619      	mov	r1, r3
 800ce7e:	68f8      	ldr	r0, [r7, #12]
 800ce80:	f00a fc65 	bl	801774e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ce84:	88fb      	ldrh	r3, [r7, #6]
 800ce86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d01f      	beq.n	800cece <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	461a      	mov	r2, r3
 800ce94:	68bb      	ldr	r3, [r7, #8]
 800ce96:	781b      	ldrb	r3, [r3, #0]
 800ce98:	009b      	lsls	r3, r3, #2
 800ce9a:	4413      	add	r3, r2
 800ce9c:	881b      	ldrh	r3, [r3, #0]
 800ce9e:	b29b      	uxth	r3, r3
 800cea0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cea8:	833b      	strh	r3, [r7, #24]
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	461a      	mov	r2, r3
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	781b      	ldrb	r3, [r3, #0]
 800ceb4:	009b      	lsls	r3, r3, #2
 800ceb6:	441a      	add	r2, r3
 800ceb8:	8b3b      	ldrh	r3, [r7, #24]
 800ceba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cebe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cec2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ceca:	b29b      	uxth	r3, r3
 800cecc:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800cece:	2300      	movs	r3, #0
 800ced0:	e31f      	b.n	800d512 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ced2:	88fb      	ldrh	r3, [r7, #6]
 800ced4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d021      	beq.n	800cf20 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	461a      	mov	r2, r3
 800cee2:	68bb      	ldr	r3, [r7, #8]
 800cee4:	781b      	ldrb	r3, [r3, #0]
 800cee6:	009b      	lsls	r3, r3, #2
 800cee8:	4413      	add	r3, r2
 800ceea:	881b      	ldrh	r3, [r3, #0]
 800ceec:	b29b      	uxth	r3, r3
 800ceee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cef6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	461a      	mov	r2, r3
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	781b      	ldrb	r3, [r3, #0]
 800cf04:	009b      	lsls	r3, r3, #2
 800cf06:	441a      	add	r2, r3
 800cf08:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cf0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cf18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf1c:	b29b      	uxth	r3, r3
 800cf1e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cf26:	2b01      	cmp	r3, #1
 800cf28:	f040 82ca 	bne.w	800d4c0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800cf2c:	68bb      	ldr	r3, [r7, #8]
 800cf2e:	695a      	ldr	r2, [r3, #20]
 800cf30:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cf34:	441a      	add	r2, r3
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800cf3a:	68bb      	ldr	r3, [r7, #8]
 800cf3c:	69da      	ldr	r2, [r3, #28]
 800cf3e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cf42:	441a      	add	r2, r3
 800cf44:	68bb      	ldr	r3, [r7, #8]
 800cf46:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800cf48:	68bb      	ldr	r3, [r7, #8]
 800cf4a:	6a1a      	ldr	r2, [r3, #32]
 800cf4c:	68bb      	ldr	r3, [r7, #8]
 800cf4e:	691b      	ldr	r3, [r3, #16]
 800cf50:	429a      	cmp	r2, r3
 800cf52:	d309      	bcc.n	800cf68 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	691b      	ldr	r3, [r3, #16]
 800cf58:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	6a1a      	ldr	r2, [r3, #32]
 800cf5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf60:	1ad2      	subs	r2, r2, r3
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	621a      	str	r2, [r3, #32]
 800cf66:	e015      	b.n	800cf94 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800cf68:	68bb      	ldr	r3, [r7, #8]
 800cf6a:	6a1b      	ldr	r3, [r3, #32]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d107      	bne.n	800cf80 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800cf70:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cf74:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800cf76:	68bb      	ldr	r3, [r7, #8]
 800cf78:	2200      	movs	r2, #0
 800cf7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800cf7e:	e009      	b.n	800cf94 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	2200      	movs	r2, #0
 800cf84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	6a1b      	ldr	r3, [r3, #32]
 800cf8c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800cf8e:	68bb      	ldr	r3, [r7, #8]
 800cf90:	2200      	movs	r2, #0
 800cf92:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800cf94:	68bb      	ldr	r3, [r7, #8]
 800cf96:	785b      	ldrb	r3, [r3, #1]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d15f      	bne.n	800d05c <HAL_PCD_EP_DB_Transmit+0x3ba>
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	643b      	str	r3, [r7, #64]	@ 0x40
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cfaa:	b29b      	uxth	r3, r3
 800cfac:	461a      	mov	r2, r3
 800cfae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfb0:	4413      	add	r3, r2
 800cfb2:	643b      	str	r3, [r7, #64]	@ 0x40
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	00da      	lsls	r2, r3, #3
 800cfba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfbc:	4413      	add	r3, r2
 800cfbe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cfc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cfc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfc6:	881b      	ldrh	r3, [r3, #0]
 800cfc8:	b29b      	uxth	r3, r3
 800cfca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cfce:	b29a      	uxth	r2, r3
 800cfd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfd2:	801a      	strh	r2, [r3, #0]
 800cfd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d10a      	bne.n	800cff0 <HAL_PCD_EP_DB_Transmit+0x34e>
 800cfda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfdc:	881b      	ldrh	r3, [r3, #0]
 800cfde:	b29b      	uxth	r3, r3
 800cfe0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cfe4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cfe8:	b29a      	uxth	r2, r3
 800cfea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfec:	801a      	strh	r2, [r3, #0]
 800cfee:	e051      	b.n	800d094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800cff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cff2:	2b3e      	cmp	r3, #62	@ 0x3e
 800cff4:	d816      	bhi.n	800d024 <HAL_PCD_EP_DB_Transmit+0x382>
 800cff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cff8:	085b      	lsrs	r3, r3, #1
 800cffa:	653b      	str	r3, [r7, #80]	@ 0x50
 800cffc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cffe:	f003 0301 	and.w	r3, r3, #1
 800d002:	2b00      	cmp	r3, #0
 800d004:	d002      	beq.n	800d00c <HAL_PCD_EP_DB_Transmit+0x36a>
 800d006:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d008:	3301      	adds	r3, #1
 800d00a:	653b      	str	r3, [r7, #80]	@ 0x50
 800d00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d00e:	881b      	ldrh	r3, [r3, #0]
 800d010:	b29a      	uxth	r2, r3
 800d012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d014:	b29b      	uxth	r3, r3
 800d016:	029b      	lsls	r3, r3, #10
 800d018:	b29b      	uxth	r3, r3
 800d01a:	4313      	orrs	r3, r2
 800d01c:	b29a      	uxth	r2, r3
 800d01e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d020:	801a      	strh	r2, [r3, #0]
 800d022:	e037      	b.n	800d094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d024:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d026:	095b      	lsrs	r3, r3, #5
 800d028:	653b      	str	r3, [r7, #80]	@ 0x50
 800d02a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d02c:	f003 031f 	and.w	r3, r3, #31
 800d030:	2b00      	cmp	r3, #0
 800d032:	d102      	bne.n	800d03a <HAL_PCD_EP_DB_Transmit+0x398>
 800d034:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d036:	3b01      	subs	r3, #1
 800d038:	653b      	str	r3, [r7, #80]	@ 0x50
 800d03a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d03c:	881b      	ldrh	r3, [r3, #0]
 800d03e:	b29a      	uxth	r2, r3
 800d040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d042:	b29b      	uxth	r3, r3
 800d044:	029b      	lsls	r3, r3, #10
 800d046:	b29b      	uxth	r3, r3
 800d048:	4313      	orrs	r3, r2
 800d04a:	b29b      	uxth	r3, r3
 800d04c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d050:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d054:	b29a      	uxth	r2, r3
 800d056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d058:	801a      	strh	r2, [r3, #0]
 800d05a:	e01b      	b.n	800d094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	785b      	ldrb	r3, [r3, #1]
 800d060:	2b01      	cmp	r3, #1
 800d062:	d117      	bne.n	800d094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d072:	b29b      	uxth	r3, r3
 800d074:	461a      	mov	r2, r3
 800d076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d078:	4413      	add	r3, r2
 800d07a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d07c:	68bb      	ldr	r3, [r7, #8]
 800d07e:	781b      	ldrb	r3, [r3, #0]
 800d080:	00da      	lsls	r2, r3, #3
 800d082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d084:	4413      	add	r3, r2
 800d086:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d08a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d08c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d08e:	b29a      	uxth	r2, r3
 800d090:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d092:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	6818      	ldr	r0, [r3, #0]
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	6959      	ldr	r1, [r3, #20]
 800d09c:	68bb      	ldr	r3, [r7, #8]
 800d09e:	891a      	ldrh	r2, [r3, #8]
 800d0a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	f005 fb35 	bl	8012712 <USB_WritePMA>
 800d0a8:	e20a      	b.n	800d4c0 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d0b2:	b29b      	uxth	r3, r3
 800d0b4:	461a      	mov	r2, r3
 800d0b6:	68bb      	ldr	r3, [r7, #8]
 800d0b8:	781b      	ldrb	r3, [r3, #0]
 800d0ba:	00db      	lsls	r3, r3, #3
 800d0bc:	4413      	add	r3, r2
 800d0be:	68fa      	ldr	r2, [r7, #12]
 800d0c0:	6812      	ldr	r2, [r2, #0]
 800d0c2:	4413      	add	r3, r2
 800d0c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d0c8:	881b      	ldrh	r3, [r3, #0]
 800d0ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d0ce:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	699a      	ldr	r2, [r3, #24]
 800d0d6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d0da:	429a      	cmp	r2, r3
 800d0dc:	d307      	bcc.n	800d0ee <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	699a      	ldr	r2, [r3, #24]
 800d0e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d0e6:	1ad2      	subs	r2, r2, r3
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	619a      	str	r2, [r3, #24]
 800d0ec:	e002      	b.n	800d0f4 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	699b      	ldr	r3, [r3, #24]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	f040 80f6 	bne.w	800d2ea <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d0fe:	68bb      	ldr	r3, [r7, #8]
 800d100:	785b      	ldrb	r3, [r3, #1]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d126      	bne.n	800d154 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	677b      	str	r3, [r7, #116]	@ 0x74
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d114:	b29b      	uxth	r3, r3
 800d116:	461a      	mov	r2, r3
 800d118:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d11a:	4413      	add	r3, r2
 800d11c:	677b      	str	r3, [r7, #116]	@ 0x74
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	781b      	ldrb	r3, [r3, #0]
 800d122:	00da      	lsls	r2, r3, #3
 800d124:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d126:	4413      	add	r3, r2
 800d128:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d12c:	673b      	str	r3, [r7, #112]	@ 0x70
 800d12e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d130:	881b      	ldrh	r3, [r3, #0]
 800d132:	b29b      	uxth	r3, r3
 800d134:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d138:	b29a      	uxth	r2, r3
 800d13a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d13c:	801a      	strh	r2, [r3, #0]
 800d13e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d140:	881b      	ldrh	r3, [r3, #0]
 800d142:	b29b      	uxth	r3, r3
 800d144:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d148:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d14c:	b29a      	uxth	r2, r3
 800d14e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d150:	801a      	strh	r2, [r3, #0]
 800d152:	e01a      	b.n	800d18a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	785b      	ldrb	r3, [r3, #1]
 800d158:	2b01      	cmp	r3, #1
 800d15a:	d116      	bne.n	800d18a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d16a:	b29b      	uxth	r3, r3
 800d16c:	461a      	mov	r2, r3
 800d16e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d170:	4413      	add	r3, r2
 800d172:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d174:	68bb      	ldr	r3, [r7, #8]
 800d176:	781b      	ldrb	r3, [r3, #0]
 800d178:	00da      	lsls	r2, r3, #3
 800d17a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d17c:	4413      	add	r3, r2
 800d17e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d182:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d184:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d186:	2200      	movs	r2, #0
 800d188:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	785b      	ldrb	r3, [r3, #1]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d12f      	bne.n	800d1fa <HAL_PCD_EP_DB_Transmit+0x558>
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1aa:	b29b      	uxth	r3, r3
 800d1ac:	461a      	mov	r2, r3
 800d1ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d1b2:	4413      	add	r3, r2
 800d1b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d1b8:	68bb      	ldr	r3, [r7, #8]
 800d1ba:	781b      	ldrb	r3, [r3, #0]
 800d1bc:	00da      	lsls	r2, r3, #3
 800d1be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d1c2:	4413      	add	r3, r2
 800d1c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d1c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d1cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d1d0:	881b      	ldrh	r3, [r3, #0]
 800d1d2:	b29b      	uxth	r3, r3
 800d1d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d1d8:	b29a      	uxth	r2, r3
 800d1da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d1de:	801a      	strh	r2, [r3, #0]
 800d1e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d1e4:	881b      	ldrh	r3, [r3, #0]
 800d1e6:	b29b      	uxth	r3, r3
 800d1e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1f0:	b29a      	uxth	r2, r3
 800d1f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d1f6:	801a      	strh	r2, [r3, #0]
 800d1f8:	e01c      	b.n	800d234 <HAL_PCD_EP_DB_Transmit+0x592>
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	785b      	ldrb	r3, [r3, #1]
 800d1fe:	2b01      	cmp	r3, #1
 800d200:	d118      	bne.n	800d234 <HAL_PCD_EP_DB_Transmit+0x592>
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d20a:	b29b      	uxth	r3, r3
 800d20c:	461a      	mov	r2, r3
 800d20e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d212:	4413      	add	r3, r2
 800d214:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	781b      	ldrb	r3, [r3, #0]
 800d21c:	00da      	lsls	r2, r3, #3
 800d21e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d222:	4413      	add	r3, r2
 800d224:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d228:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d22c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d230:	2200      	movs	r2, #0
 800d232:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	78db      	ldrb	r3, [r3, #3]
 800d238:	2b02      	cmp	r3, #2
 800d23a:	d127      	bne.n	800d28c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	461a      	mov	r2, r3
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	781b      	ldrb	r3, [r3, #0]
 800d246:	009b      	lsls	r3, r3, #2
 800d248:	4413      	add	r3, r2
 800d24a:	881b      	ldrh	r3, [r3, #0]
 800d24c:	b29b      	uxth	r3, r3
 800d24e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d252:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d256:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d25a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d25e:	f083 0320 	eor.w	r3, r3, #32
 800d262:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	461a      	mov	r2, r3
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	781b      	ldrb	r3, [r3, #0]
 800d270:	009b      	lsls	r3, r3, #2
 800d272:	441a      	add	r2, r3
 800d274:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d278:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d27c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d280:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d288:	b29b      	uxth	r3, r3
 800d28a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	781b      	ldrb	r3, [r3, #0]
 800d290:	4619      	mov	r1, r3
 800d292:	68f8      	ldr	r0, [r7, #12]
 800d294:	f00a fa5b 	bl	801774e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d298:	88fb      	ldrh	r3, [r7, #6]
 800d29a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d121      	bne.n	800d2e6 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	461a      	mov	r2, r3
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	009b      	lsls	r3, r3, #2
 800d2ae:	4413      	add	r3, r2
 800d2b0:	881b      	ldrh	r3, [r3, #0]
 800d2b2:	b29b      	uxth	r3, r3
 800d2b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2bc:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	461a      	mov	r2, r3
 800d2c6:	68bb      	ldr	r3, [r7, #8]
 800d2c8:	781b      	ldrb	r3, [r3, #0]
 800d2ca:	009b      	lsls	r3, r3, #2
 800d2cc:	441a      	add	r2, r3
 800d2ce:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d2d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d2de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2e2:	b29b      	uxth	r3, r3
 800d2e4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	e113      	b.n	800d512 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d2ea:	88fb      	ldrh	r3, [r7, #6]
 800d2ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d121      	bne.n	800d338 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	461a      	mov	r2, r3
 800d2fa:	68bb      	ldr	r3, [r7, #8]
 800d2fc:	781b      	ldrb	r3, [r3, #0]
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	4413      	add	r3, r2
 800d302:	881b      	ldrh	r3, [r3, #0]
 800d304:	b29b      	uxth	r3, r3
 800d306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d30a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d30e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	461a      	mov	r2, r3
 800d318:	68bb      	ldr	r3, [r7, #8]
 800d31a:	781b      	ldrb	r3, [r3, #0]
 800d31c:	009b      	lsls	r3, r3, #2
 800d31e:	441a      	add	r2, r3
 800d320:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d324:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d328:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d32c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d334:	b29b      	uxth	r3, r3
 800d336:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d33e:	2b01      	cmp	r3, #1
 800d340:	f040 80be 	bne.w	800d4c0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	695a      	ldr	r2, [r3, #20]
 800d348:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d34c:	441a      	add	r2, r3
 800d34e:	68bb      	ldr	r3, [r7, #8]
 800d350:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d352:	68bb      	ldr	r3, [r7, #8]
 800d354:	69da      	ldr	r2, [r3, #28]
 800d356:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d35a:	441a      	add	r2, r3
 800d35c:	68bb      	ldr	r3, [r7, #8]
 800d35e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d360:	68bb      	ldr	r3, [r7, #8]
 800d362:	6a1a      	ldr	r2, [r3, #32]
 800d364:	68bb      	ldr	r3, [r7, #8]
 800d366:	691b      	ldr	r3, [r3, #16]
 800d368:	429a      	cmp	r2, r3
 800d36a:	d309      	bcc.n	800d380 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	691b      	ldr	r3, [r3, #16]
 800d370:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	6a1a      	ldr	r2, [r3, #32]
 800d376:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d378:	1ad2      	subs	r2, r2, r3
 800d37a:	68bb      	ldr	r3, [r7, #8]
 800d37c:	621a      	str	r2, [r3, #32]
 800d37e:	e015      	b.n	800d3ac <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	6a1b      	ldr	r3, [r3, #32]
 800d384:	2b00      	cmp	r3, #0
 800d386:	d107      	bne.n	800d398 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800d388:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d38c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d38e:	68bb      	ldr	r3, [r7, #8]
 800d390:	2200      	movs	r2, #0
 800d392:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d396:	e009      	b.n	800d3ac <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	6a1b      	ldr	r3, [r3, #32]
 800d39c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	785b      	ldrb	r3, [r3, #1]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d15f      	bne.n	800d47a <HAL_PCD_EP_DB_Transmit+0x7d8>
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3c8:	b29b      	uxth	r3, r3
 800d3ca:	461a      	mov	r2, r3
 800d3cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3ce:	4413      	add	r3, r2
 800d3d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d3d2:	68bb      	ldr	r3, [r7, #8]
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	00da      	lsls	r2, r3, #3
 800d3d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3da:	4413      	add	r3, r2
 800d3dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d3e0:	667b      	str	r3, [r7, #100]	@ 0x64
 800d3e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3e4:	881b      	ldrh	r3, [r3, #0]
 800d3e6:	b29b      	uxth	r3, r3
 800d3e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d3ec:	b29a      	uxth	r2, r3
 800d3ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3f0:	801a      	strh	r2, [r3, #0]
 800d3f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d10a      	bne.n	800d40e <HAL_PCD_EP_DB_Transmit+0x76c>
 800d3f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3fa:	881b      	ldrh	r3, [r3, #0]
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d402:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d406:	b29a      	uxth	r2, r3
 800d408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d40a:	801a      	strh	r2, [r3, #0]
 800d40c:	e04e      	b.n	800d4ac <HAL_PCD_EP_DB_Transmit+0x80a>
 800d40e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d410:	2b3e      	cmp	r3, #62	@ 0x3e
 800d412:	d816      	bhi.n	800d442 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800d414:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d416:	085b      	lsrs	r3, r3, #1
 800d418:	663b      	str	r3, [r7, #96]	@ 0x60
 800d41a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d41c:	f003 0301 	and.w	r3, r3, #1
 800d420:	2b00      	cmp	r3, #0
 800d422:	d002      	beq.n	800d42a <HAL_PCD_EP_DB_Transmit+0x788>
 800d424:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d426:	3301      	adds	r3, #1
 800d428:	663b      	str	r3, [r7, #96]	@ 0x60
 800d42a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d42c:	881b      	ldrh	r3, [r3, #0]
 800d42e:	b29a      	uxth	r2, r3
 800d430:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d432:	b29b      	uxth	r3, r3
 800d434:	029b      	lsls	r3, r3, #10
 800d436:	b29b      	uxth	r3, r3
 800d438:	4313      	orrs	r3, r2
 800d43a:	b29a      	uxth	r2, r3
 800d43c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d43e:	801a      	strh	r2, [r3, #0]
 800d440:	e034      	b.n	800d4ac <HAL_PCD_EP_DB_Transmit+0x80a>
 800d442:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d444:	095b      	lsrs	r3, r3, #5
 800d446:	663b      	str	r3, [r7, #96]	@ 0x60
 800d448:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d44a:	f003 031f 	and.w	r3, r3, #31
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d102      	bne.n	800d458 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800d452:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d454:	3b01      	subs	r3, #1
 800d456:	663b      	str	r3, [r7, #96]	@ 0x60
 800d458:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d45a:	881b      	ldrh	r3, [r3, #0]
 800d45c:	b29a      	uxth	r2, r3
 800d45e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d460:	b29b      	uxth	r3, r3
 800d462:	029b      	lsls	r3, r3, #10
 800d464:	b29b      	uxth	r3, r3
 800d466:	4313      	orrs	r3, r2
 800d468:	b29b      	uxth	r3, r3
 800d46a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d46e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d472:	b29a      	uxth	r2, r3
 800d474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d476:	801a      	strh	r2, [r3, #0]
 800d478:	e018      	b.n	800d4ac <HAL_PCD_EP_DB_Transmit+0x80a>
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	785b      	ldrb	r3, [r3, #1]
 800d47e:	2b01      	cmp	r3, #1
 800d480:	d114      	bne.n	800d4ac <HAL_PCD_EP_DB_Transmit+0x80a>
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d48a:	b29b      	uxth	r3, r3
 800d48c:	461a      	mov	r2, r3
 800d48e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d490:	4413      	add	r3, r2
 800d492:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	781b      	ldrb	r3, [r3, #0]
 800d498:	00da      	lsls	r2, r3, #3
 800d49a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d49c:	4413      	add	r3, r2
 800d49e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d4a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d4a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d4a6:	b29a      	uxth	r2, r3
 800d4a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d4aa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	6818      	ldr	r0, [r3, #0]
 800d4b0:	68bb      	ldr	r3, [r7, #8]
 800d4b2:	6959      	ldr	r1, [r3, #20]
 800d4b4:	68bb      	ldr	r3, [r7, #8]
 800d4b6:	895a      	ldrh	r2, [r3, #10]
 800d4b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d4ba:	b29b      	uxth	r3, r3
 800d4bc:	f005 f929 	bl	8012712 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	461a      	mov	r2, r3
 800d4c6:	68bb      	ldr	r3, [r7, #8]
 800d4c8:	781b      	ldrb	r3, [r3, #0]
 800d4ca:	009b      	lsls	r3, r3, #2
 800d4cc:	4413      	add	r3, r2
 800d4ce:	881b      	ldrh	r3, [r3, #0]
 800d4d0:	b29b      	uxth	r3, r3
 800d4d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d4da:	82fb      	strh	r3, [r7, #22]
 800d4dc:	8afb      	ldrh	r3, [r7, #22]
 800d4de:	f083 0310 	eor.w	r3, r3, #16
 800d4e2:	82fb      	strh	r3, [r7, #22]
 800d4e4:	8afb      	ldrh	r3, [r7, #22]
 800d4e6:	f083 0320 	eor.w	r3, r3, #32
 800d4ea:	82fb      	strh	r3, [r7, #22]
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	461a      	mov	r2, r3
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	781b      	ldrb	r3, [r3, #0]
 800d4f6:	009b      	lsls	r3, r3, #2
 800d4f8:	441a      	add	r2, r3
 800d4fa:	8afb      	ldrh	r3, [r7, #22]
 800d4fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d500:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d504:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d508:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d50c:	b29b      	uxth	r3, r3
 800d50e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800d510:	2300      	movs	r3, #0
}
 800d512:	4618      	mov	r0, r3
 800d514:	3798      	adds	r7, #152	@ 0x98
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}

0800d51a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800d51a:	b480      	push	{r7}
 800d51c:	b087      	sub	sp, #28
 800d51e:	af00      	add	r7, sp, #0
 800d520:	60f8      	str	r0, [r7, #12]
 800d522:	607b      	str	r3, [r7, #4]
 800d524:	460b      	mov	r3, r1
 800d526:	817b      	strh	r3, [r7, #10]
 800d528:	4613      	mov	r3, r2
 800d52a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800d52c:	897b      	ldrh	r3, [r7, #10]
 800d52e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d532:	b29b      	uxth	r3, r3
 800d534:	2b00      	cmp	r3, #0
 800d536:	d00b      	beq.n	800d550 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d538:	897b      	ldrh	r3, [r7, #10]
 800d53a:	f003 0207 	and.w	r2, r3, #7
 800d53e:	4613      	mov	r3, r2
 800d540:	009b      	lsls	r3, r3, #2
 800d542:	4413      	add	r3, r2
 800d544:	00db      	lsls	r3, r3, #3
 800d546:	3310      	adds	r3, #16
 800d548:	68fa      	ldr	r2, [r7, #12]
 800d54a:	4413      	add	r3, r2
 800d54c:	617b      	str	r3, [r7, #20]
 800d54e:	e009      	b.n	800d564 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d550:	897a      	ldrh	r2, [r7, #10]
 800d552:	4613      	mov	r3, r2
 800d554:	009b      	lsls	r3, r3, #2
 800d556:	4413      	add	r3, r2
 800d558:	00db      	lsls	r3, r3, #3
 800d55a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d55e:	68fa      	ldr	r2, [r7, #12]
 800d560:	4413      	add	r3, r2
 800d562:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800d564:	893b      	ldrh	r3, [r7, #8]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d107      	bne.n	800d57a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800d56a:	697b      	ldr	r3, [r7, #20]
 800d56c:	2200      	movs	r2, #0
 800d56e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	b29a      	uxth	r2, r3
 800d574:	697b      	ldr	r3, [r7, #20]
 800d576:	80da      	strh	r2, [r3, #6]
 800d578:	e00b      	b.n	800d592 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800d57a:	697b      	ldr	r3, [r7, #20]
 800d57c:	2201      	movs	r2, #1
 800d57e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	b29a      	uxth	r2, r3
 800d584:	697b      	ldr	r3, [r7, #20]
 800d586:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	0c1b      	lsrs	r3, r3, #16
 800d58c:	b29a      	uxth	r2, r3
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d592:	2300      	movs	r3, #0
}
 800d594:	4618      	mov	r0, r3
 800d596:	371c      	adds	r7, #28
 800d598:	46bd      	mov	sp, r7
 800d59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59e:	4770      	bx	lr

0800d5a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d5a0:	b480      	push	{r7}
 800d5a2:	b085      	sub	sp, #20
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	2201      	movs	r2, #1
 800d5b2:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800d5c4:	b29b      	uxth	r3, r3
 800d5c6:	f043 0301 	orr.w	r3, r3, #1
 800d5ca:	b29a      	uxth	r2, r3
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800d5d8:	b29b      	uxth	r3, r3
 800d5da:	f043 0302 	orr.w	r3, r3, #2
 800d5de:	b29a      	uxth	r2, r3
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800d5e6:	2300      	movs	r3, #0
}
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	3714      	adds	r7, #20
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f2:	4770      	bx	lr

0800d5f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d5f4:	b480      	push	{r7}
 800d5f6:	b085      	sub	sp, #20
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d141      	bne.n	800d686 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d602:	4b4b      	ldr	r3, [pc, #300]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d60a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d60e:	d131      	bne.n	800d674 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d610:	4b47      	ldr	r3, [pc, #284]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d616:	4a46      	ldr	r2, [pc, #280]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d618:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d61c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d620:	4b43      	ldr	r3, [pc, #268]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d628:	4a41      	ldr	r2, [pc, #260]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d62a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d62e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d630:	4b40      	ldr	r3, [pc, #256]	@ (800d734 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	2232      	movs	r2, #50	@ 0x32
 800d636:	fb02 f303 	mul.w	r3, r2, r3
 800d63a:	4a3f      	ldr	r2, [pc, #252]	@ (800d738 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d63c:	fba2 2303 	umull	r2, r3, r2, r3
 800d640:	0c9b      	lsrs	r3, r3, #18
 800d642:	3301      	adds	r3, #1
 800d644:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d646:	e002      	b.n	800d64e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	3b01      	subs	r3, #1
 800d64c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d64e:	4b38      	ldr	r3, [pc, #224]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d650:	695b      	ldr	r3, [r3, #20]
 800d652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d65a:	d102      	bne.n	800d662 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d1f2      	bne.n	800d648 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d662:	4b33      	ldr	r3, [pc, #204]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d664:	695b      	ldr	r3, [r3, #20]
 800d666:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d66a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d66e:	d158      	bne.n	800d722 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d670:	2303      	movs	r3, #3
 800d672:	e057      	b.n	800d724 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d674:	4b2e      	ldr	r3, [pc, #184]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d67a:	4a2d      	ldr	r2, [pc, #180]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d67c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d680:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d684:	e04d      	b.n	800d722 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d68c:	d141      	bne.n	800d712 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d68e:	4b28      	ldr	r3, [pc, #160]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d69a:	d131      	bne.n	800d700 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d69c:	4b24      	ldr	r3, [pc, #144]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d69e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6a2:	4a23      	ldr	r2, [pc, #140]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d6a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d6ac:	4b20      	ldr	r3, [pc, #128]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d6b4:	4a1e      	ldr	r2, [pc, #120]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d6ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d6bc:	4b1d      	ldr	r3, [pc, #116]	@ (800d734 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2232      	movs	r2, #50	@ 0x32
 800d6c2:	fb02 f303 	mul.w	r3, r2, r3
 800d6c6:	4a1c      	ldr	r2, [pc, #112]	@ (800d738 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d6c8:	fba2 2303 	umull	r2, r3, r2, r3
 800d6cc:	0c9b      	lsrs	r3, r3, #18
 800d6ce:	3301      	adds	r3, #1
 800d6d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d6d2:	e002      	b.n	800d6da <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	3b01      	subs	r3, #1
 800d6d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d6da:	4b15      	ldr	r3, [pc, #84]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6dc:	695b      	ldr	r3, [r3, #20]
 800d6de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d6e6:	d102      	bne.n	800d6ee <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d1f2      	bne.n	800d6d4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d6ee:	4b10      	ldr	r3, [pc, #64]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6f0:	695b      	ldr	r3, [r3, #20]
 800d6f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d6fa:	d112      	bne.n	800d722 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d6fc:	2303      	movs	r3, #3
 800d6fe:	e011      	b.n	800d724 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d700:	4b0b      	ldr	r3, [pc, #44]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d706:	4a0a      	ldr	r2, [pc, #40]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d708:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d70c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d710:	e007      	b.n	800d722 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d712:	4b07      	ldr	r3, [pc, #28]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d71a:	4a05      	ldr	r2, [pc, #20]	@ (800d730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d71c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d720:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d722:	2300      	movs	r3, #0
}
 800d724:	4618      	mov	r0, r3
 800d726:	3714      	adds	r7, #20
 800d728:	46bd      	mov	sp, r7
 800d72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72e:	4770      	bx	lr
 800d730:	40007000 	.word	0x40007000
 800d734:	20000004 	.word	0x20000004
 800d738:	431bde83 	.word	0x431bde83

0800d73c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d73c:	b480      	push	{r7}
 800d73e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d740:	4b05      	ldr	r3, [pc, #20]	@ (800d758 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d742:	689b      	ldr	r3, [r3, #8]
 800d744:	4a04      	ldr	r2, [pc, #16]	@ (800d758 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d746:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d74a:	6093      	str	r3, [r2, #8]
}
 800d74c:	bf00      	nop
 800d74e:	46bd      	mov	sp, r7
 800d750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d754:	4770      	bx	lr
 800d756:	bf00      	nop
 800d758:	40007000 	.word	0x40007000

0800d75c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b088      	sub	sp, #32
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d101      	bne.n	800d76e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d76a:	2301      	movs	r3, #1
 800d76c:	e2fe      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	f003 0301 	and.w	r3, r3, #1
 800d776:	2b00      	cmp	r3, #0
 800d778:	d075      	beq.n	800d866 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d77a:	4b97      	ldr	r3, [pc, #604]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d77c:	689b      	ldr	r3, [r3, #8]
 800d77e:	f003 030c 	and.w	r3, r3, #12
 800d782:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d784:	4b94      	ldr	r3, [pc, #592]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d786:	68db      	ldr	r3, [r3, #12]
 800d788:	f003 0303 	and.w	r3, r3, #3
 800d78c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d78e:	69bb      	ldr	r3, [r7, #24]
 800d790:	2b0c      	cmp	r3, #12
 800d792:	d102      	bne.n	800d79a <HAL_RCC_OscConfig+0x3e>
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	2b03      	cmp	r3, #3
 800d798:	d002      	beq.n	800d7a0 <HAL_RCC_OscConfig+0x44>
 800d79a:	69bb      	ldr	r3, [r7, #24]
 800d79c:	2b08      	cmp	r3, #8
 800d79e:	d10b      	bne.n	800d7b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d7a0:	4b8d      	ldr	r3, [pc, #564]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d05b      	beq.n	800d864 <HAL_RCC_OscConfig+0x108>
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	685b      	ldr	r3, [r3, #4]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d157      	bne.n	800d864 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d7b4:	2301      	movs	r3, #1
 800d7b6:	e2d9      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	685b      	ldr	r3, [r3, #4]
 800d7bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7c0:	d106      	bne.n	800d7d0 <HAL_RCC_OscConfig+0x74>
 800d7c2:	4b85      	ldr	r3, [pc, #532]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	4a84      	ldr	r2, [pc, #528]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d7c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d7cc:	6013      	str	r3, [r2, #0]
 800d7ce:	e01d      	b.n	800d80c <HAL_RCC_OscConfig+0xb0>
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	685b      	ldr	r3, [r3, #4]
 800d7d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d7d8:	d10c      	bne.n	800d7f4 <HAL_RCC_OscConfig+0x98>
 800d7da:	4b7f      	ldr	r3, [pc, #508]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	4a7e      	ldr	r2, [pc, #504]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d7e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d7e4:	6013      	str	r3, [r2, #0]
 800d7e6:	4b7c      	ldr	r3, [pc, #496]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	4a7b      	ldr	r2, [pc, #492]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d7ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d7f0:	6013      	str	r3, [r2, #0]
 800d7f2:	e00b      	b.n	800d80c <HAL_RCC_OscConfig+0xb0>
 800d7f4:	4b78      	ldr	r3, [pc, #480]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	4a77      	ldr	r2, [pc, #476]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d7fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d7fe:	6013      	str	r3, [r2, #0]
 800d800:	4b75      	ldr	r3, [pc, #468]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	4a74      	ldr	r2, [pc, #464]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d806:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d80a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	685b      	ldr	r3, [r3, #4]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d013      	beq.n	800d83c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d814:	f7fa fdd6 	bl	80083c4 <HAL_GetTick>
 800d818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d81a:	e008      	b.n	800d82e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d81c:	f7fa fdd2 	bl	80083c4 <HAL_GetTick>
 800d820:	4602      	mov	r2, r0
 800d822:	693b      	ldr	r3, [r7, #16]
 800d824:	1ad3      	subs	r3, r2, r3
 800d826:	2b64      	cmp	r3, #100	@ 0x64
 800d828:	d901      	bls.n	800d82e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d82a:	2303      	movs	r3, #3
 800d82c:	e29e      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d82e:	4b6a      	ldr	r3, [pc, #424]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d836:	2b00      	cmp	r3, #0
 800d838:	d0f0      	beq.n	800d81c <HAL_RCC_OscConfig+0xc0>
 800d83a:	e014      	b.n	800d866 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d83c:	f7fa fdc2 	bl	80083c4 <HAL_GetTick>
 800d840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d842:	e008      	b.n	800d856 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d844:	f7fa fdbe 	bl	80083c4 <HAL_GetTick>
 800d848:	4602      	mov	r2, r0
 800d84a:	693b      	ldr	r3, [r7, #16]
 800d84c:	1ad3      	subs	r3, r2, r3
 800d84e:	2b64      	cmp	r3, #100	@ 0x64
 800d850:	d901      	bls.n	800d856 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d852:	2303      	movs	r3, #3
 800d854:	e28a      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d856:	4b60      	ldr	r3, [pc, #384]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d1f0      	bne.n	800d844 <HAL_RCC_OscConfig+0xe8>
 800d862:	e000      	b.n	800d866 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d864:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f003 0302 	and.w	r3, r3, #2
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d075      	beq.n	800d95e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d872:	4b59      	ldr	r3, [pc, #356]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d874:	689b      	ldr	r3, [r3, #8]
 800d876:	f003 030c 	and.w	r3, r3, #12
 800d87a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d87c:	4b56      	ldr	r3, [pc, #344]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d87e:	68db      	ldr	r3, [r3, #12]
 800d880:	f003 0303 	and.w	r3, r3, #3
 800d884:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d886:	69bb      	ldr	r3, [r7, #24]
 800d888:	2b0c      	cmp	r3, #12
 800d88a:	d102      	bne.n	800d892 <HAL_RCC_OscConfig+0x136>
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	2b02      	cmp	r3, #2
 800d890:	d002      	beq.n	800d898 <HAL_RCC_OscConfig+0x13c>
 800d892:	69bb      	ldr	r3, [r7, #24]
 800d894:	2b04      	cmp	r3, #4
 800d896:	d11f      	bne.n	800d8d8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d898:	4b4f      	ldr	r3, [pc, #316]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d005      	beq.n	800d8b0 <HAL_RCC_OscConfig+0x154>
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	68db      	ldr	r3, [r3, #12]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d101      	bne.n	800d8b0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	e25d      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d8b0:	4b49      	ldr	r3, [pc, #292]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d8b2:	685b      	ldr	r3, [r3, #4]
 800d8b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	691b      	ldr	r3, [r3, #16]
 800d8bc:	061b      	lsls	r3, r3, #24
 800d8be:	4946      	ldr	r1, [pc, #280]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d8c0:	4313      	orrs	r3, r2
 800d8c2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d8c4:	4b45      	ldr	r3, [pc, #276]	@ (800d9dc <HAL_RCC_OscConfig+0x280>)
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	f7fa fd2f 	bl	800832c <HAL_InitTick>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d043      	beq.n	800d95c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	e249      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	68db      	ldr	r3, [r3, #12]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d023      	beq.n	800d928 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d8e0:	4b3d      	ldr	r3, [pc, #244]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	4a3c      	ldr	r2, [pc, #240]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d8e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d8ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8ec:	f7fa fd6a 	bl	80083c4 <HAL_GetTick>
 800d8f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d8f2:	e008      	b.n	800d906 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d8f4:	f7fa fd66 	bl	80083c4 <HAL_GetTick>
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	1ad3      	subs	r3, r2, r3
 800d8fe:	2b02      	cmp	r3, #2
 800d900:	d901      	bls.n	800d906 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d902:	2303      	movs	r3, #3
 800d904:	e232      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d906:	4b34      	ldr	r3, [pc, #208]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d0f0      	beq.n	800d8f4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d912:	4b31      	ldr	r3, [pc, #196]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d914:	685b      	ldr	r3, [r3, #4]
 800d916:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	691b      	ldr	r3, [r3, #16]
 800d91e:	061b      	lsls	r3, r3, #24
 800d920:	492d      	ldr	r1, [pc, #180]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d922:	4313      	orrs	r3, r2
 800d924:	604b      	str	r3, [r1, #4]
 800d926:	e01a      	b.n	800d95e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d928:	4b2b      	ldr	r3, [pc, #172]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	4a2a      	ldr	r2, [pc, #168]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d92e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d934:	f7fa fd46 	bl	80083c4 <HAL_GetTick>
 800d938:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d93a:	e008      	b.n	800d94e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d93c:	f7fa fd42 	bl	80083c4 <HAL_GetTick>
 800d940:	4602      	mov	r2, r0
 800d942:	693b      	ldr	r3, [r7, #16]
 800d944:	1ad3      	subs	r3, r2, r3
 800d946:	2b02      	cmp	r3, #2
 800d948:	d901      	bls.n	800d94e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d94a:	2303      	movs	r3, #3
 800d94c:	e20e      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d94e:	4b22      	ldr	r3, [pc, #136]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d956:	2b00      	cmp	r3, #0
 800d958:	d1f0      	bne.n	800d93c <HAL_RCC_OscConfig+0x1e0>
 800d95a:	e000      	b.n	800d95e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d95c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	f003 0308 	and.w	r3, r3, #8
 800d966:	2b00      	cmp	r3, #0
 800d968:	d041      	beq.n	800d9ee <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	695b      	ldr	r3, [r3, #20]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d01c      	beq.n	800d9ac <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d972:	4b19      	ldr	r3, [pc, #100]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d974:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d978:	4a17      	ldr	r2, [pc, #92]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d97a:	f043 0301 	orr.w	r3, r3, #1
 800d97e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d982:	f7fa fd1f 	bl	80083c4 <HAL_GetTick>
 800d986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d988:	e008      	b.n	800d99c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d98a:	f7fa fd1b 	bl	80083c4 <HAL_GetTick>
 800d98e:	4602      	mov	r2, r0
 800d990:	693b      	ldr	r3, [r7, #16]
 800d992:	1ad3      	subs	r3, r2, r3
 800d994:	2b02      	cmp	r3, #2
 800d996:	d901      	bls.n	800d99c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d998:	2303      	movs	r3, #3
 800d99a:	e1e7      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d99c:	4b0e      	ldr	r3, [pc, #56]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d99e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d9a2:	f003 0302 	and.w	r3, r3, #2
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d0ef      	beq.n	800d98a <HAL_RCC_OscConfig+0x22e>
 800d9aa:	e020      	b.n	800d9ee <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d9ac:	4b0a      	ldr	r3, [pc, #40]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d9ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d9b2:	4a09      	ldr	r2, [pc, #36]	@ (800d9d8 <HAL_RCC_OscConfig+0x27c>)
 800d9b4:	f023 0301 	bic.w	r3, r3, #1
 800d9b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d9bc:	f7fa fd02 	bl	80083c4 <HAL_GetTick>
 800d9c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d9c2:	e00d      	b.n	800d9e0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d9c4:	f7fa fcfe 	bl	80083c4 <HAL_GetTick>
 800d9c8:	4602      	mov	r2, r0
 800d9ca:	693b      	ldr	r3, [r7, #16]
 800d9cc:	1ad3      	subs	r3, r2, r3
 800d9ce:	2b02      	cmp	r3, #2
 800d9d0:	d906      	bls.n	800d9e0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d9d2:	2303      	movs	r3, #3
 800d9d4:	e1ca      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
 800d9d6:	bf00      	nop
 800d9d8:	40021000 	.word	0x40021000
 800d9dc:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d9e0:	4b8c      	ldr	r3, [pc, #560]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800d9e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d9e6:	f003 0302 	and.w	r3, r3, #2
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d1ea      	bne.n	800d9c4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	f003 0304 	and.w	r3, r3, #4
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	f000 80a6 	beq.w	800db48 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800da00:	4b84      	ldr	r3, [pc, #528]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800da02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d101      	bne.n	800da10 <HAL_RCC_OscConfig+0x2b4>
 800da0c:	2301      	movs	r3, #1
 800da0e:	e000      	b.n	800da12 <HAL_RCC_OscConfig+0x2b6>
 800da10:	2300      	movs	r3, #0
 800da12:	2b00      	cmp	r3, #0
 800da14:	d00d      	beq.n	800da32 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800da16:	4b7f      	ldr	r3, [pc, #508]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800da18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da1a:	4a7e      	ldr	r2, [pc, #504]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800da1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da20:	6593      	str	r3, [r2, #88]	@ 0x58
 800da22:	4b7c      	ldr	r3, [pc, #496]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800da24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800da2a:	60fb      	str	r3, [r7, #12]
 800da2c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800da2e:	2301      	movs	r3, #1
 800da30:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da32:	4b79      	ldr	r3, [pc, #484]	@ (800dc18 <HAL_RCC_OscConfig+0x4bc>)
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d118      	bne.n	800da70 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800da3e:	4b76      	ldr	r3, [pc, #472]	@ (800dc18 <HAL_RCC_OscConfig+0x4bc>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	4a75      	ldr	r2, [pc, #468]	@ (800dc18 <HAL_RCC_OscConfig+0x4bc>)
 800da44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800da48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800da4a:	f7fa fcbb 	bl	80083c4 <HAL_GetTick>
 800da4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da50:	e008      	b.n	800da64 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800da52:	f7fa fcb7 	bl	80083c4 <HAL_GetTick>
 800da56:	4602      	mov	r2, r0
 800da58:	693b      	ldr	r3, [r7, #16]
 800da5a:	1ad3      	subs	r3, r2, r3
 800da5c:	2b02      	cmp	r3, #2
 800da5e:	d901      	bls.n	800da64 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800da60:	2303      	movs	r3, #3
 800da62:	e183      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da64:	4b6c      	ldr	r3, [pc, #432]	@ (800dc18 <HAL_RCC_OscConfig+0x4bc>)
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d0f0      	beq.n	800da52 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	689b      	ldr	r3, [r3, #8]
 800da74:	2b01      	cmp	r3, #1
 800da76:	d108      	bne.n	800da8a <HAL_RCC_OscConfig+0x32e>
 800da78:	4b66      	ldr	r3, [pc, #408]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800da7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da7e:	4a65      	ldr	r2, [pc, #404]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800da80:	f043 0301 	orr.w	r3, r3, #1
 800da84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da88:	e024      	b.n	800dad4 <HAL_RCC_OscConfig+0x378>
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	689b      	ldr	r3, [r3, #8]
 800da8e:	2b05      	cmp	r3, #5
 800da90:	d110      	bne.n	800dab4 <HAL_RCC_OscConfig+0x358>
 800da92:	4b60      	ldr	r3, [pc, #384]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800da94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da98:	4a5e      	ldr	r2, [pc, #376]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800da9a:	f043 0304 	orr.w	r3, r3, #4
 800da9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800daa2:	4b5c      	ldr	r3, [pc, #368]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800daa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800daa8:	4a5a      	ldr	r2, [pc, #360]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800daaa:	f043 0301 	orr.w	r3, r3, #1
 800daae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800dab2:	e00f      	b.n	800dad4 <HAL_RCC_OscConfig+0x378>
 800dab4:	4b57      	ldr	r3, [pc, #348]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800dab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800daba:	4a56      	ldr	r2, [pc, #344]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800dabc:	f023 0301 	bic.w	r3, r3, #1
 800dac0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800dac4:	4b53      	ldr	r3, [pc, #332]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800dac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800daca:	4a52      	ldr	r2, [pc, #328]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800dacc:	f023 0304 	bic.w	r3, r3, #4
 800dad0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	689b      	ldr	r3, [r3, #8]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d016      	beq.n	800db0a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dadc:	f7fa fc72 	bl	80083c4 <HAL_GetTick>
 800dae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dae2:	e00a      	b.n	800dafa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dae4:	f7fa fc6e 	bl	80083c4 <HAL_GetTick>
 800dae8:	4602      	mov	r2, r0
 800daea:	693b      	ldr	r3, [r7, #16]
 800daec:	1ad3      	subs	r3, r2, r3
 800daee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800daf2:	4293      	cmp	r3, r2
 800daf4:	d901      	bls.n	800dafa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800daf6:	2303      	movs	r3, #3
 800daf8:	e138      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dafa:	4b46      	ldr	r3, [pc, #280]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800dafc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db00:	f003 0302 	and.w	r3, r3, #2
 800db04:	2b00      	cmp	r3, #0
 800db06:	d0ed      	beq.n	800dae4 <HAL_RCC_OscConfig+0x388>
 800db08:	e015      	b.n	800db36 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db0a:	f7fa fc5b 	bl	80083c4 <HAL_GetTick>
 800db0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800db10:	e00a      	b.n	800db28 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800db12:	f7fa fc57 	bl	80083c4 <HAL_GetTick>
 800db16:	4602      	mov	r2, r0
 800db18:	693b      	ldr	r3, [r7, #16]
 800db1a:	1ad3      	subs	r3, r2, r3
 800db1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db20:	4293      	cmp	r3, r2
 800db22:	d901      	bls.n	800db28 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800db24:	2303      	movs	r3, #3
 800db26:	e121      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800db28:	4b3a      	ldr	r3, [pc, #232]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800db2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db2e:	f003 0302 	and.w	r3, r3, #2
 800db32:	2b00      	cmp	r3, #0
 800db34:	d1ed      	bne.n	800db12 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800db36:	7ffb      	ldrb	r3, [r7, #31]
 800db38:	2b01      	cmp	r3, #1
 800db3a:	d105      	bne.n	800db48 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800db3c:	4b35      	ldr	r3, [pc, #212]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800db3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db40:	4a34      	ldr	r2, [pc, #208]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800db42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800db46:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	f003 0320 	and.w	r3, r3, #32
 800db50:	2b00      	cmp	r3, #0
 800db52:	d03c      	beq.n	800dbce <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	699b      	ldr	r3, [r3, #24]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d01c      	beq.n	800db96 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800db5c:	4b2d      	ldr	r3, [pc, #180]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800db5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db62:	4a2c      	ldr	r2, [pc, #176]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800db64:	f043 0301 	orr.w	r3, r3, #1
 800db68:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db6c:	f7fa fc2a 	bl	80083c4 <HAL_GetTick>
 800db70:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800db72:	e008      	b.n	800db86 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800db74:	f7fa fc26 	bl	80083c4 <HAL_GetTick>
 800db78:	4602      	mov	r2, r0
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	1ad3      	subs	r3, r2, r3
 800db7e:	2b02      	cmp	r3, #2
 800db80:	d901      	bls.n	800db86 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800db82:	2303      	movs	r3, #3
 800db84:	e0f2      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800db86:	4b23      	ldr	r3, [pc, #140]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800db88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db8c:	f003 0302 	and.w	r3, r3, #2
 800db90:	2b00      	cmp	r3, #0
 800db92:	d0ef      	beq.n	800db74 <HAL_RCC_OscConfig+0x418>
 800db94:	e01b      	b.n	800dbce <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800db96:	4b1f      	ldr	r3, [pc, #124]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800db98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db9c:	4a1d      	ldr	r2, [pc, #116]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800db9e:	f023 0301 	bic.w	r3, r3, #1
 800dba2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dba6:	f7fa fc0d 	bl	80083c4 <HAL_GetTick>
 800dbaa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800dbac:	e008      	b.n	800dbc0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dbae:	f7fa fc09 	bl	80083c4 <HAL_GetTick>
 800dbb2:	4602      	mov	r2, r0
 800dbb4:	693b      	ldr	r3, [r7, #16]
 800dbb6:	1ad3      	subs	r3, r2, r3
 800dbb8:	2b02      	cmp	r3, #2
 800dbba:	d901      	bls.n	800dbc0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800dbbc:	2303      	movs	r3, #3
 800dbbe:	e0d5      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800dbc0:	4b14      	ldr	r3, [pc, #80]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800dbc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dbc6:	f003 0302 	and.w	r3, r3, #2
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d1ef      	bne.n	800dbae <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	69db      	ldr	r3, [r3, #28]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	f000 80c9 	beq.w	800dd6a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800dbd8:	4b0e      	ldr	r3, [pc, #56]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800dbda:	689b      	ldr	r3, [r3, #8]
 800dbdc:	f003 030c 	and.w	r3, r3, #12
 800dbe0:	2b0c      	cmp	r3, #12
 800dbe2:	f000 8083 	beq.w	800dcec <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	69db      	ldr	r3, [r3, #28]
 800dbea:	2b02      	cmp	r3, #2
 800dbec:	d15e      	bne.n	800dcac <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dbee:	4b09      	ldr	r3, [pc, #36]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	4a08      	ldr	r2, [pc, #32]	@ (800dc14 <HAL_RCC_OscConfig+0x4b8>)
 800dbf4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dbf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbfa:	f7fa fbe3 	bl	80083c4 <HAL_GetTick>
 800dbfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc00:	e00c      	b.n	800dc1c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc02:	f7fa fbdf 	bl	80083c4 <HAL_GetTick>
 800dc06:	4602      	mov	r2, r0
 800dc08:	693b      	ldr	r3, [r7, #16]
 800dc0a:	1ad3      	subs	r3, r2, r3
 800dc0c:	2b02      	cmp	r3, #2
 800dc0e:	d905      	bls.n	800dc1c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800dc10:	2303      	movs	r3, #3
 800dc12:	e0ab      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
 800dc14:	40021000 	.word	0x40021000
 800dc18:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc1c:	4b55      	ldr	r3, [pc, #340]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d1ec      	bne.n	800dc02 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800dc28:	4b52      	ldr	r3, [pc, #328]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dc2a:	68da      	ldr	r2, [r3, #12]
 800dc2c:	4b52      	ldr	r3, [pc, #328]	@ (800dd78 <HAL_RCC_OscConfig+0x61c>)
 800dc2e:	4013      	ands	r3, r2
 800dc30:	687a      	ldr	r2, [r7, #4]
 800dc32:	6a11      	ldr	r1, [r2, #32]
 800dc34:	687a      	ldr	r2, [r7, #4]
 800dc36:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800dc38:	3a01      	subs	r2, #1
 800dc3a:	0112      	lsls	r2, r2, #4
 800dc3c:	4311      	orrs	r1, r2
 800dc3e:	687a      	ldr	r2, [r7, #4]
 800dc40:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800dc42:	0212      	lsls	r2, r2, #8
 800dc44:	4311      	orrs	r1, r2
 800dc46:	687a      	ldr	r2, [r7, #4]
 800dc48:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800dc4a:	0852      	lsrs	r2, r2, #1
 800dc4c:	3a01      	subs	r2, #1
 800dc4e:	0552      	lsls	r2, r2, #21
 800dc50:	4311      	orrs	r1, r2
 800dc52:	687a      	ldr	r2, [r7, #4]
 800dc54:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800dc56:	0852      	lsrs	r2, r2, #1
 800dc58:	3a01      	subs	r2, #1
 800dc5a:	0652      	lsls	r2, r2, #25
 800dc5c:	4311      	orrs	r1, r2
 800dc5e:	687a      	ldr	r2, [r7, #4]
 800dc60:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800dc62:	06d2      	lsls	r2, r2, #27
 800dc64:	430a      	orrs	r2, r1
 800dc66:	4943      	ldr	r1, [pc, #268]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dc68:	4313      	orrs	r3, r2
 800dc6a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dc6c:	4b41      	ldr	r3, [pc, #260]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	4a40      	ldr	r2, [pc, #256]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dc72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dc76:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800dc78:	4b3e      	ldr	r3, [pc, #248]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dc7a:	68db      	ldr	r3, [r3, #12]
 800dc7c:	4a3d      	ldr	r2, [pc, #244]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dc7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dc82:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc84:	f7fa fb9e 	bl	80083c4 <HAL_GetTick>
 800dc88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dc8a:	e008      	b.n	800dc9e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc8c:	f7fa fb9a 	bl	80083c4 <HAL_GetTick>
 800dc90:	4602      	mov	r2, r0
 800dc92:	693b      	ldr	r3, [r7, #16]
 800dc94:	1ad3      	subs	r3, r2, r3
 800dc96:	2b02      	cmp	r3, #2
 800dc98:	d901      	bls.n	800dc9e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800dc9a:	2303      	movs	r3, #3
 800dc9c:	e066      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dc9e:	4b35      	ldr	r3, [pc, #212]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d0f0      	beq.n	800dc8c <HAL_RCC_OscConfig+0x530>
 800dcaa:	e05e      	b.n	800dd6a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dcac:	4b31      	ldr	r3, [pc, #196]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	4a30      	ldr	r2, [pc, #192]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dcb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dcb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dcb8:	f7fa fb84 	bl	80083c4 <HAL_GetTick>
 800dcbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dcbe:	e008      	b.n	800dcd2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dcc0:	f7fa fb80 	bl	80083c4 <HAL_GetTick>
 800dcc4:	4602      	mov	r2, r0
 800dcc6:	693b      	ldr	r3, [r7, #16]
 800dcc8:	1ad3      	subs	r3, r2, r3
 800dcca:	2b02      	cmp	r3, #2
 800dccc:	d901      	bls.n	800dcd2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800dcce:	2303      	movs	r3, #3
 800dcd0:	e04c      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dcd2:	4b28      	ldr	r3, [pc, #160]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d1f0      	bne.n	800dcc0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800dcde:	4b25      	ldr	r3, [pc, #148]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dce0:	68da      	ldr	r2, [r3, #12]
 800dce2:	4924      	ldr	r1, [pc, #144]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dce4:	4b25      	ldr	r3, [pc, #148]	@ (800dd7c <HAL_RCC_OscConfig+0x620>)
 800dce6:	4013      	ands	r3, r2
 800dce8:	60cb      	str	r3, [r1, #12]
 800dcea:	e03e      	b.n	800dd6a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	69db      	ldr	r3, [r3, #28]
 800dcf0:	2b01      	cmp	r3, #1
 800dcf2:	d101      	bne.n	800dcf8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800dcf4:	2301      	movs	r3, #1
 800dcf6:	e039      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800dcf8:	4b1e      	ldr	r3, [pc, #120]	@ (800dd74 <HAL_RCC_OscConfig+0x618>)
 800dcfa:	68db      	ldr	r3, [r3, #12]
 800dcfc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dcfe:	697b      	ldr	r3, [r7, #20]
 800dd00:	f003 0203 	and.w	r2, r3, #3
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	6a1b      	ldr	r3, [r3, #32]
 800dd08:	429a      	cmp	r2, r3
 800dd0a:	d12c      	bne.n	800dd66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dd0c:	697b      	ldr	r3, [r7, #20]
 800dd0e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd16:	3b01      	subs	r3, #1
 800dd18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dd1a:	429a      	cmp	r2, r3
 800dd1c:	d123      	bne.n	800dd66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dd1e:	697b      	ldr	r3, [r7, #20]
 800dd20:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd28:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dd2a:	429a      	cmp	r2, r3
 800dd2c:	d11b      	bne.n	800dd66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dd2e:	697b      	ldr	r3, [r7, #20]
 800dd30:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd38:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dd3a:	429a      	cmp	r2, r3
 800dd3c:	d113      	bne.n	800dd66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dd3e:	697b      	ldr	r3, [r7, #20]
 800dd40:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd48:	085b      	lsrs	r3, r3, #1
 800dd4a:	3b01      	subs	r3, #1
 800dd4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dd4e:	429a      	cmp	r2, r3
 800dd50:	d109      	bne.n	800dd66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800dd52:	697b      	ldr	r3, [r7, #20]
 800dd54:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd5c:	085b      	lsrs	r3, r3, #1
 800dd5e:	3b01      	subs	r3, #1
 800dd60:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dd62:	429a      	cmp	r2, r3
 800dd64:	d001      	beq.n	800dd6a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800dd66:	2301      	movs	r3, #1
 800dd68:	e000      	b.n	800dd6c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800dd6a:	2300      	movs	r3, #0
}
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	3720      	adds	r7, #32
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}
 800dd74:	40021000 	.word	0x40021000
 800dd78:	019f800c 	.word	0x019f800c
 800dd7c:	feeefffc 	.word	0xfeeefffc

0800dd80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b086      	sub	sp, #24
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
 800dd88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d101      	bne.n	800dd98 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800dd94:	2301      	movs	r3, #1
 800dd96:	e11e      	b.n	800dfd6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dd98:	4b91      	ldr	r3, [pc, #580]	@ (800dfe0 <HAL_RCC_ClockConfig+0x260>)
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	f003 030f 	and.w	r3, r3, #15
 800dda0:	683a      	ldr	r2, [r7, #0]
 800dda2:	429a      	cmp	r2, r3
 800dda4:	d910      	bls.n	800ddc8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dda6:	4b8e      	ldr	r3, [pc, #568]	@ (800dfe0 <HAL_RCC_ClockConfig+0x260>)
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	f023 020f 	bic.w	r2, r3, #15
 800ddae:	498c      	ldr	r1, [pc, #560]	@ (800dfe0 <HAL_RCC_ClockConfig+0x260>)
 800ddb0:	683b      	ldr	r3, [r7, #0]
 800ddb2:	4313      	orrs	r3, r2
 800ddb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ddb6:	4b8a      	ldr	r3, [pc, #552]	@ (800dfe0 <HAL_RCC_ClockConfig+0x260>)
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	f003 030f 	and.w	r3, r3, #15
 800ddbe:	683a      	ldr	r2, [r7, #0]
 800ddc0:	429a      	cmp	r2, r3
 800ddc2:	d001      	beq.n	800ddc8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	e106      	b.n	800dfd6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	f003 0301 	and.w	r3, r3, #1
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d073      	beq.n	800debc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	685b      	ldr	r3, [r3, #4]
 800ddd8:	2b03      	cmp	r3, #3
 800ddda:	d129      	bne.n	800de30 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dddc:	4b81      	ldr	r3, [pc, #516]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d101      	bne.n	800ddec <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800dde8:	2301      	movs	r3, #1
 800ddea:	e0f4      	b.n	800dfd6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800ddec:	f000 f99e 	bl	800e12c <RCC_GetSysClockFreqFromPLLSource>
 800ddf0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800ddf2:	693b      	ldr	r3, [r7, #16]
 800ddf4:	4a7c      	ldr	r2, [pc, #496]	@ (800dfe8 <HAL_RCC_ClockConfig+0x268>)
 800ddf6:	4293      	cmp	r3, r2
 800ddf8:	d93f      	bls.n	800de7a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ddfa:	4b7a      	ldr	r3, [pc, #488]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800ddfc:	689b      	ldr	r3, [r3, #8]
 800ddfe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800de02:	2b00      	cmp	r3, #0
 800de04:	d009      	beq.n	800de1a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d033      	beq.n	800de7a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800de16:	2b00      	cmp	r3, #0
 800de18:	d12f      	bne.n	800de7a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800de1a:	4b72      	ldr	r3, [pc, #456]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800de1c:	689b      	ldr	r3, [r3, #8]
 800de1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800de22:	4a70      	ldr	r2, [pc, #448]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800de24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de28:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800de2a:	2380      	movs	r3, #128	@ 0x80
 800de2c:	617b      	str	r3, [r7, #20]
 800de2e:	e024      	b.n	800de7a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	685b      	ldr	r3, [r3, #4]
 800de34:	2b02      	cmp	r3, #2
 800de36:	d107      	bne.n	800de48 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800de38:	4b6a      	ldr	r3, [pc, #424]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de40:	2b00      	cmp	r3, #0
 800de42:	d109      	bne.n	800de58 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800de44:	2301      	movs	r3, #1
 800de46:	e0c6      	b.n	800dfd6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800de48:	4b66      	ldr	r3, [pc, #408]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800de50:	2b00      	cmp	r3, #0
 800de52:	d101      	bne.n	800de58 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800de54:	2301      	movs	r3, #1
 800de56:	e0be      	b.n	800dfd6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800de58:	f000 f8ce 	bl	800dff8 <HAL_RCC_GetSysClockFreq>
 800de5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800de5e:	693b      	ldr	r3, [r7, #16]
 800de60:	4a61      	ldr	r2, [pc, #388]	@ (800dfe8 <HAL_RCC_ClockConfig+0x268>)
 800de62:	4293      	cmp	r3, r2
 800de64:	d909      	bls.n	800de7a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800de66:	4b5f      	ldr	r3, [pc, #380]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800de68:	689b      	ldr	r3, [r3, #8]
 800de6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800de6e:	4a5d      	ldr	r2, [pc, #372]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800de70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de74:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800de76:	2380      	movs	r3, #128	@ 0x80
 800de78:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800de7a:	4b5a      	ldr	r3, [pc, #360]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800de7c:	689b      	ldr	r3, [r3, #8]
 800de7e:	f023 0203 	bic.w	r2, r3, #3
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	685b      	ldr	r3, [r3, #4]
 800de86:	4957      	ldr	r1, [pc, #348]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800de88:	4313      	orrs	r3, r2
 800de8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de8c:	f7fa fa9a 	bl	80083c4 <HAL_GetTick>
 800de90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800de92:	e00a      	b.n	800deaa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800de94:	f7fa fa96 	bl	80083c4 <HAL_GetTick>
 800de98:	4602      	mov	r2, r0
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	1ad3      	subs	r3, r2, r3
 800de9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d901      	bls.n	800deaa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800dea6:	2303      	movs	r3, #3
 800dea8:	e095      	b.n	800dfd6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800deaa:	4b4e      	ldr	r3, [pc, #312]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800deac:	689b      	ldr	r3, [r3, #8]
 800deae:	f003 020c 	and.w	r2, r3, #12
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	685b      	ldr	r3, [r3, #4]
 800deb6:	009b      	lsls	r3, r3, #2
 800deb8:	429a      	cmp	r2, r3
 800deba:	d1eb      	bne.n	800de94 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	f003 0302 	and.w	r3, r3, #2
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d023      	beq.n	800df10 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	f003 0304 	and.w	r3, r3, #4
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d005      	beq.n	800dee0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ded4:	4b43      	ldr	r3, [pc, #268]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800ded6:	689b      	ldr	r3, [r3, #8]
 800ded8:	4a42      	ldr	r2, [pc, #264]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800deda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dede:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	f003 0308 	and.w	r3, r3, #8
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d007      	beq.n	800defc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800deec:	4b3d      	ldr	r3, [pc, #244]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800deee:	689b      	ldr	r3, [r3, #8]
 800def0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800def4:	4a3b      	ldr	r2, [pc, #236]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800def6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800defa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800defc:	4b39      	ldr	r3, [pc, #228]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800defe:	689b      	ldr	r3, [r3, #8]
 800df00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	689b      	ldr	r3, [r3, #8]
 800df08:	4936      	ldr	r1, [pc, #216]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800df0a:	4313      	orrs	r3, r2
 800df0c:	608b      	str	r3, [r1, #8]
 800df0e:	e008      	b.n	800df22 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800df10:	697b      	ldr	r3, [r7, #20]
 800df12:	2b80      	cmp	r3, #128	@ 0x80
 800df14:	d105      	bne.n	800df22 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800df16:	4b33      	ldr	r3, [pc, #204]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800df18:	689b      	ldr	r3, [r3, #8]
 800df1a:	4a32      	ldr	r2, [pc, #200]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800df1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800df20:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800df22:	4b2f      	ldr	r3, [pc, #188]	@ (800dfe0 <HAL_RCC_ClockConfig+0x260>)
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	f003 030f 	and.w	r3, r3, #15
 800df2a:	683a      	ldr	r2, [r7, #0]
 800df2c:	429a      	cmp	r2, r3
 800df2e:	d21d      	bcs.n	800df6c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800df30:	4b2b      	ldr	r3, [pc, #172]	@ (800dfe0 <HAL_RCC_ClockConfig+0x260>)
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	f023 020f 	bic.w	r2, r3, #15
 800df38:	4929      	ldr	r1, [pc, #164]	@ (800dfe0 <HAL_RCC_ClockConfig+0x260>)
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	4313      	orrs	r3, r2
 800df3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800df40:	f7fa fa40 	bl	80083c4 <HAL_GetTick>
 800df44:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800df46:	e00a      	b.n	800df5e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800df48:	f7fa fa3c 	bl	80083c4 <HAL_GetTick>
 800df4c:	4602      	mov	r2, r0
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	1ad3      	subs	r3, r2, r3
 800df52:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df56:	4293      	cmp	r3, r2
 800df58:	d901      	bls.n	800df5e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800df5a:	2303      	movs	r3, #3
 800df5c:	e03b      	b.n	800dfd6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800df5e:	4b20      	ldr	r3, [pc, #128]	@ (800dfe0 <HAL_RCC_ClockConfig+0x260>)
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	f003 030f 	and.w	r3, r3, #15
 800df66:	683a      	ldr	r2, [r7, #0]
 800df68:	429a      	cmp	r2, r3
 800df6a:	d1ed      	bne.n	800df48 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	f003 0304 	and.w	r3, r3, #4
 800df74:	2b00      	cmp	r3, #0
 800df76:	d008      	beq.n	800df8a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800df78:	4b1a      	ldr	r3, [pc, #104]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800df7a:	689b      	ldr	r3, [r3, #8]
 800df7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	68db      	ldr	r3, [r3, #12]
 800df84:	4917      	ldr	r1, [pc, #92]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800df86:	4313      	orrs	r3, r2
 800df88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	f003 0308 	and.w	r3, r3, #8
 800df92:	2b00      	cmp	r3, #0
 800df94:	d009      	beq.n	800dfaa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800df96:	4b13      	ldr	r3, [pc, #76]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800df98:	689b      	ldr	r3, [r3, #8]
 800df9a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	691b      	ldr	r3, [r3, #16]
 800dfa2:	00db      	lsls	r3, r3, #3
 800dfa4:	490f      	ldr	r1, [pc, #60]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800dfa6:	4313      	orrs	r3, r2
 800dfa8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800dfaa:	f000 f825 	bl	800dff8 <HAL_RCC_GetSysClockFreq>
 800dfae:	4602      	mov	r2, r0
 800dfb0:	4b0c      	ldr	r3, [pc, #48]	@ (800dfe4 <HAL_RCC_ClockConfig+0x264>)
 800dfb2:	689b      	ldr	r3, [r3, #8]
 800dfb4:	091b      	lsrs	r3, r3, #4
 800dfb6:	f003 030f 	and.w	r3, r3, #15
 800dfba:	490c      	ldr	r1, [pc, #48]	@ (800dfec <HAL_RCC_ClockConfig+0x26c>)
 800dfbc:	5ccb      	ldrb	r3, [r1, r3]
 800dfbe:	f003 031f 	and.w	r3, r3, #31
 800dfc2:	fa22 f303 	lsr.w	r3, r2, r3
 800dfc6:	4a0a      	ldr	r2, [pc, #40]	@ (800dff0 <HAL_RCC_ClockConfig+0x270>)
 800dfc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800dfca:	4b0a      	ldr	r3, [pc, #40]	@ (800dff4 <HAL_RCC_ClockConfig+0x274>)
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	4618      	mov	r0, r3
 800dfd0:	f7fa f9ac 	bl	800832c <HAL_InitTick>
 800dfd4:	4603      	mov	r3, r0
}
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	3718      	adds	r7, #24
 800dfda:	46bd      	mov	sp, r7
 800dfdc:	bd80      	pop	{r7, pc}
 800dfde:	bf00      	nop
 800dfe0:	40022000 	.word	0x40022000
 800dfe4:	40021000 	.word	0x40021000
 800dfe8:	04c4b400 	.word	0x04c4b400
 800dfec:	0801c8e0 	.word	0x0801c8e0
 800dff0:	20000004 	.word	0x20000004
 800dff4:	2000000c 	.word	0x2000000c

0800dff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dff8:	b480      	push	{r7}
 800dffa:	b087      	sub	sp, #28
 800dffc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800dffe:	4b2c      	ldr	r3, [pc, #176]	@ (800e0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e000:	689b      	ldr	r3, [r3, #8]
 800e002:	f003 030c 	and.w	r3, r3, #12
 800e006:	2b04      	cmp	r3, #4
 800e008:	d102      	bne.n	800e010 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e00a:	4b2a      	ldr	r3, [pc, #168]	@ (800e0b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e00c:	613b      	str	r3, [r7, #16]
 800e00e:	e047      	b.n	800e0a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e010:	4b27      	ldr	r3, [pc, #156]	@ (800e0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e012:	689b      	ldr	r3, [r3, #8]
 800e014:	f003 030c 	and.w	r3, r3, #12
 800e018:	2b08      	cmp	r3, #8
 800e01a:	d102      	bne.n	800e022 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800e01c:	4b26      	ldr	r3, [pc, #152]	@ (800e0b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e01e:	613b      	str	r3, [r7, #16]
 800e020:	e03e      	b.n	800e0a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800e022:	4b23      	ldr	r3, [pc, #140]	@ (800e0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e024:	689b      	ldr	r3, [r3, #8]
 800e026:	f003 030c 	and.w	r3, r3, #12
 800e02a:	2b0c      	cmp	r3, #12
 800e02c:	d136      	bne.n	800e09c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e02e:	4b20      	ldr	r3, [pc, #128]	@ (800e0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e030:	68db      	ldr	r3, [r3, #12]
 800e032:	f003 0303 	and.w	r3, r3, #3
 800e036:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e038:	4b1d      	ldr	r3, [pc, #116]	@ (800e0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e03a:	68db      	ldr	r3, [r3, #12]
 800e03c:	091b      	lsrs	r3, r3, #4
 800e03e:	f003 030f 	and.w	r3, r3, #15
 800e042:	3301      	adds	r3, #1
 800e044:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	2b03      	cmp	r3, #3
 800e04a:	d10c      	bne.n	800e066 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e04c:	4a1a      	ldr	r2, [pc, #104]	@ (800e0b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e04e:	68bb      	ldr	r3, [r7, #8]
 800e050:	fbb2 f3f3 	udiv	r3, r2, r3
 800e054:	4a16      	ldr	r2, [pc, #88]	@ (800e0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e056:	68d2      	ldr	r2, [r2, #12]
 800e058:	0a12      	lsrs	r2, r2, #8
 800e05a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e05e:	fb02 f303 	mul.w	r3, r2, r3
 800e062:	617b      	str	r3, [r7, #20]
      break;
 800e064:	e00c      	b.n	800e080 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e066:	4a13      	ldr	r2, [pc, #76]	@ (800e0b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e068:	68bb      	ldr	r3, [r7, #8]
 800e06a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e06e:	4a10      	ldr	r2, [pc, #64]	@ (800e0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e070:	68d2      	ldr	r2, [r2, #12]
 800e072:	0a12      	lsrs	r2, r2, #8
 800e074:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e078:	fb02 f303 	mul.w	r3, r2, r3
 800e07c:	617b      	str	r3, [r7, #20]
      break;
 800e07e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e080:	4b0b      	ldr	r3, [pc, #44]	@ (800e0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e082:	68db      	ldr	r3, [r3, #12]
 800e084:	0e5b      	lsrs	r3, r3, #25
 800e086:	f003 0303 	and.w	r3, r3, #3
 800e08a:	3301      	adds	r3, #1
 800e08c:	005b      	lsls	r3, r3, #1
 800e08e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e090:	697a      	ldr	r2, [r7, #20]
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	fbb2 f3f3 	udiv	r3, r2, r3
 800e098:	613b      	str	r3, [r7, #16]
 800e09a:	e001      	b.n	800e0a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e09c:	2300      	movs	r3, #0
 800e09e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e0a0:	693b      	ldr	r3, [r7, #16]
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	371c      	adds	r7, #28
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ac:	4770      	bx	lr
 800e0ae:	bf00      	nop
 800e0b0:	40021000 	.word	0x40021000
 800e0b4:	00f42400 	.word	0x00f42400
 800e0b8:	007a1200 	.word	0x007a1200

0800e0bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e0bc:	b480      	push	{r7}
 800e0be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e0c0:	4b03      	ldr	r3, [pc, #12]	@ (800e0d0 <HAL_RCC_GetHCLKFreq+0x14>)
 800e0c2:	681b      	ldr	r3, [r3, #0]
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0cc:	4770      	bx	lr
 800e0ce:	bf00      	nop
 800e0d0:	20000004 	.word	0x20000004

0800e0d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e0d8:	f7ff fff0 	bl	800e0bc <HAL_RCC_GetHCLKFreq>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	4b06      	ldr	r3, [pc, #24]	@ (800e0f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e0e0:	689b      	ldr	r3, [r3, #8]
 800e0e2:	0a1b      	lsrs	r3, r3, #8
 800e0e4:	f003 0307 	and.w	r3, r3, #7
 800e0e8:	4904      	ldr	r1, [pc, #16]	@ (800e0fc <HAL_RCC_GetPCLK1Freq+0x28>)
 800e0ea:	5ccb      	ldrb	r3, [r1, r3]
 800e0ec:	f003 031f 	and.w	r3, r3, #31
 800e0f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	bd80      	pop	{r7, pc}
 800e0f8:	40021000 	.word	0x40021000
 800e0fc:	0801c8f0 	.word	0x0801c8f0

0800e100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e100:	b580      	push	{r7, lr}
 800e102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e104:	f7ff ffda 	bl	800e0bc <HAL_RCC_GetHCLKFreq>
 800e108:	4602      	mov	r2, r0
 800e10a:	4b06      	ldr	r3, [pc, #24]	@ (800e124 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e10c:	689b      	ldr	r3, [r3, #8]
 800e10e:	0adb      	lsrs	r3, r3, #11
 800e110:	f003 0307 	and.w	r3, r3, #7
 800e114:	4904      	ldr	r1, [pc, #16]	@ (800e128 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e116:	5ccb      	ldrb	r3, [r1, r3]
 800e118:	f003 031f 	and.w	r3, r3, #31
 800e11c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e120:	4618      	mov	r0, r3
 800e122:	bd80      	pop	{r7, pc}
 800e124:	40021000 	.word	0x40021000
 800e128:	0801c8f0 	.word	0x0801c8f0

0800e12c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e12c:	b480      	push	{r7}
 800e12e:	b087      	sub	sp, #28
 800e130:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e132:	4b1e      	ldr	r3, [pc, #120]	@ (800e1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e134:	68db      	ldr	r3, [r3, #12]
 800e136:	f003 0303 	and.w	r3, r3, #3
 800e13a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e13c:	4b1b      	ldr	r3, [pc, #108]	@ (800e1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e13e:	68db      	ldr	r3, [r3, #12]
 800e140:	091b      	lsrs	r3, r3, #4
 800e142:	f003 030f 	and.w	r3, r3, #15
 800e146:	3301      	adds	r3, #1
 800e148:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e14a:	693b      	ldr	r3, [r7, #16]
 800e14c:	2b03      	cmp	r3, #3
 800e14e:	d10c      	bne.n	800e16a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e150:	4a17      	ldr	r2, [pc, #92]	@ (800e1b0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	fbb2 f3f3 	udiv	r3, r2, r3
 800e158:	4a14      	ldr	r2, [pc, #80]	@ (800e1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e15a:	68d2      	ldr	r2, [r2, #12]
 800e15c:	0a12      	lsrs	r2, r2, #8
 800e15e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e162:	fb02 f303 	mul.w	r3, r2, r3
 800e166:	617b      	str	r3, [r7, #20]
    break;
 800e168:	e00c      	b.n	800e184 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e16a:	4a12      	ldr	r2, [pc, #72]	@ (800e1b4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e172:	4a0e      	ldr	r2, [pc, #56]	@ (800e1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e174:	68d2      	ldr	r2, [r2, #12]
 800e176:	0a12      	lsrs	r2, r2, #8
 800e178:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e17c:	fb02 f303 	mul.w	r3, r2, r3
 800e180:	617b      	str	r3, [r7, #20]
    break;
 800e182:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e184:	4b09      	ldr	r3, [pc, #36]	@ (800e1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e186:	68db      	ldr	r3, [r3, #12]
 800e188:	0e5b      	lsrs	r3, r3, #25
 800e18a:	f003 0303 	and.w	r3, r3, #3
 800e18e:	3301      	adds	r3, #1
 800e190:	005b      	lsls	r3, r3, #1
 800e192:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800e194:	697a      	ldr	r2, [r7, #20]
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	fbb2 f3f3 	udiv	r3, r2, r3
 800e19c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800e19e:	687b      	ldr	r3, [r7, #4]
}
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	371c      	adds	r7, #28
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1aa:	4770      	bx	lr
 800e1ac:	40021000 	.word	0x40021000
 800e1b0:	007a1200 	.word	0x007a1200
 800e1b4:	00f42400 	.word	0x00f42400

0800e1b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b086      	sub	sp, #24
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	f000 8098 	beq.w	800e306 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e1da:	4b43      	ldr	r3, [pc, #268]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d10d      	bne.n	800e202 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e1e6:	4b40      	ldr	r3, [pc, #256]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1ea:	4a3f      	ldr	r2, [pc, #252]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e1f0:	6593      	str	r3, [r2, #88]	@ 0x58
 800e1f2:	4b3d      	ldr	r3, [pc, #244]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e1fa:	60bb      	str	r3, [r7, #8]
 800e1fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e1fe:	2301      	movs	r3, #1
 800e200:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e202:	4b3a      	ldr	r3, [pc, #232]	@ (800e2ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	4a39      	ldr	r2, [pc, #228]	@ (800e2ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e208:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e20c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e20e:	f7fa f8d9 	bl	80083c4 <HAL_GetTick>
 800e212:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e214:	e009      	b.n	800e22a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e216:	f7fa f8d5 	bl	80083c4 <HAL_GetTick>
 800e21a:	4602      	mov	r2, r0
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	1ad3      	subs	r3, r2, r3
 800e220:	2b02      	cmp	r3, #2
 800e222:	d902      	bls.n	800e22a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e224:	2303      	movs	r3, #3
 800e226:	74fb      	strb	r3, [r7, #19]
        break;
 800e228:	e005      	b.n	800e236 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e22a:	4b30      	ldr	r3, [pc, #192]	@ (800e2ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e232:	2b00      	cmp	r3, #0
 800e234:	d0ef      	beq.n	800e216 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e236:	7cfb      	ldrb	r3, [r7, #19]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d159      	bne.n	800e2f0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e23c:	4b2a      	ldr	r3, [pc, #168]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e23e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e246:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e248:	697b      	ldr	r3, [r7, #20]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d01e      	beq.n	800e28c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e252:	697a      	ldr	r2, [r7, #20]
 800e254:	429a      	cmp	r2, r3
 800e256:	d019      	beq.n	800e28c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e258:	4b23      	ldr	r3, [pc, #140]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e25a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e25e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e262:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e264:	4b20      	ldr	r3, [pc, #128]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e26a:	4a1f      	ldr	r2, [pc, #124]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e26c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e274:	4b1c      	ldr	r3, [pc, #112]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e27a:	4a1b      	ldr	r2, [pc, #108]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e27c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e280:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e284:	4a18      	ldr	r2, [pc, #96]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e286:	697b      	ldr	r3, [r7, #20]
 800e288:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e28c:	697b      	ldr	r3, [r7, #20]
 800e28e:	f003 0301 	and.w	r3, r3, #1
 800e292:	2b00      	cmp	r3, #0
 800e294:	d016      	beq.n	800e2c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e296:	f7fa f895 	bl	80083c4 <HAL_GetTick>
 800e29a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e29c:	e00b      	b.n	800e2b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e29e:	f7fa f891 	bl	80083c4 <HAL_GetTick>
 800e2a2:	4602      	mov	r2, r0
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	1ad3      	subs	r3, r2, r3
 800e2a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e2ac:	4293      	cmp	r3, r2
 800e2ae:	d902      	bls.n	800e2b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e2b0:	2303      	movs	r3, #3
 800e2b2:	74fb      	strb	r3, [r7, #19]
            break;
 800e2b4:	e006      	b.n	800e2c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e2b6:	4b0c      	ldr	r3, [pc, #48]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e2b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2bc:	f003 0302 	and.w	r3, r3, #2
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d0ec      	beq.n	800e29e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e2c4:	7cfb      	ldrb	r3, [r7, #19]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d10b      	bne.n	800e2e2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e2ca:	4b07      	ldr	r3, [pc, #28]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e2cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2d8:	4903      	ldr	r1, [pc, #12]	@ (800e2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e2da:	4313      	orrs	r3, r2
 800e2dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e2e0:	e008      	b.n	800e2f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e2e2:	7cfb      	ldrb	r3, [r7, #19]
 800e2e4:	74bb      	strb	r3, [r7, #18]
 800e2e6:	e005      	b.n	800e2f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e2e8:	40021000 	.word	0x40021000
 800e2ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e2f0:	7cfb      	ldrb	r3, [r7, #19]
 800e2f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e2f4:	7c7b      	ldrb	r3, [r7, #17]
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	d105      	bne.n	800e306 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e2fa:	4ba6      	ldr	r3, [pc, #664]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2fe:	4aa5      	ldr	r2, [pc, #660]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e300:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e304:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	f003 0301 	and.w	r3, r3, #1
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d00a      	beq.n	800e328 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e312:	4ba0      	ldr	r3, [pc, #640]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e318:	f023 0203 	bic.w	r2, r3, #3
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	685b      	ldr	r3, [r3, #4]
 800e320:	499c      	ldr	r1, [pc, #624]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e322:	4313      	orrs	r3, r2
 800e324:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	f003 0302 	and.w	r3, r3, #2
 800e330:	2b00      	cmp	r3, #0
 800e332:	d00a      	beq.n	800e34a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e334:	4b97      	ldr	r3, [pc, #604]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e33a:	f023 020c 	bic.w	r2, r3, #12
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	689b      	ldr	r3, [r3, #8]
 800e342:	4994      	ldr	r1, [pc, #592]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e344:	4313      	orrs	r3, r2
 800e346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	f003 0304 	and.w	r3, r3, #4
 800e352:	2b00      	cmp	r3, #0
 800e354:	d00a      	beq.n	800e36c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e356:	4b8f      	ldr	r3, [pc, #572]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e35c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	68db      	ldr	r3, [r3, #12]
 800e364:	498b      	ldr	r1, [pc, #556]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e366:	4313      	orrs	r3, r2
 800e368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	f003 0308 	and.w	r3, r3, #8
 800e374:	2b00      	cmp	r3, #0
 800e376:	d00a      	beq.n	800e38e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e378:	4b86      	ldr	r3, [pc, #536]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e37a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e37e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	691b      	ldr	r3, [r3, #16]
 800e386:	4983      	ldr	r1, [pc, #524]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e388:	4313      	orrs	r3, r2
 800e38a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	f003 0320 	and.w	r3, r3, #32
 800e396:	2b00      	cmp	r3, #0
 800e398:	d00a      	beq.n	800e3b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e39a:	4b7e      	ldr	r3, [pc, #504]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e39c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	695b      	ldr	r3, [r3, #20]
 800e3a8:	497a      	ldr	r1, [pc, #488]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e3aa:	4313      	orrs	r3, r2
 800e3ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d00a      	beq.n	800e3d2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e3bc:	4b75      	ldr	r3, [pc, #468]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e3be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3c2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	699b      	ldr	r3, [r3, #24]
 800e3ca:	4972      	ldr	r1, [pc, #456]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e3cc:	4313      	orrs	r3, r2
 800e3ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d00a      	beq.n	800e3f4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e3de:	4b6d      	ldr	r3, [pc, #436]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e3e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	69db      	ldr	r3, [r3, #28]
 800e3ec:	4969      	ldr	r1, [pc, #420]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e3ee:	4313      	orrs	r3, r2
 800e3f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d00a      	beq.n	800e416 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e400:	4b64      	ldr	r3, [pc, #400]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e406:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	6a1b      	ldr	r3, [r3, #32]
 800e40e:	4961      	ldr	r1, [pc, #388]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e410:	4313      	orrs	r3, r2
 800e412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d00a      	beq.n	800e438 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e422:	4b5c      	ldr	r3, [pc, #368]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e428:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e430:	4958      	ldr	r1, [pc, #352]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e432:	4313      	orrs	r3, r2
 800e434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e440:	2b00      	cmp	r3, #0
 800e442:	d015      	beq.n	800e470 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e444:	4b53      	ldr	r3, [pc, #332]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e44a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e452:	4950      	ldr	r1, [pc, #320]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e454:	4313      	orrs	r3, r2
 800e456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e45e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e462:	d105      	bne.n	800e470 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e464:	4b4b      	ldr	r3, [pc, #300]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e466:	68db      	ldr	r3, [r3, #12]
 800e468:	4a4a      	ldr	r2, [pc, #296]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e46a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e46e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d015      	beq.n	800e4a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e47c:	4b45      	ldr	r3, [pc, #276]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e47e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e482:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e48a:	4942      	ldr	r1, [pc, #264]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e48c:	4313      	orrs	r3, r2
 800e48e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e496:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e49a:	d105      	bne.n	800e4a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e49c:	4b3d      	ldr	r3, [pc, #244]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e49e:	68db      	ldr	r3, [r3, #12]
 800e4a0:	4a3c      	ldr	r2, [pc, #240]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e4a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4a6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d015      	beq.n	800e4e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e4b4:	4b37      	ldr	r3, [pc, #220]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e4b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4ba:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4c2:	4934      	ldr	r1, [pc, #208]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e4c4:	4313      	orrs	r3, r2
 800e4c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e4d2:	d105      	bne.n	800e4e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e4d4:	4b2f      	ldr	r3, [pc, #188]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e4d6:	68db      	ldr	r3, [r3, #12]
 800e4d8:	4a2e      	ldr	r2, [pc, #184]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e4da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4de:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d015      	beq.n	800e518 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e4ec:	4b29      	ldr	r3, [pc, #164]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e4ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4fa:	4926      	ldr	r1, [pc, #152]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e4fc:	4313      	orrs	r3, r2
 800e4fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e506:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e50a:	d105      	bne.n	800e518 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e50c:	4b21      	ldr	r3, [pc, #132]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	4a20      	ldr	r2, [pc, #128]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e516:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e520:	2b00      	cmp	r3, #0
 800e522:	d015      	beq.n	800e550 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e524:	4b1b      	ldr	r3, [pc, #108]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e52a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e532:	4918      	ldr	r1, [pc, #96]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e534:	4313      	orrs	r3, r2
 800e536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e53e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e542:	d105      	bne.n	800e550 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e544:	4b13      	ldr	r3, [pc, #76]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e546:	68db      	ldr	r3, [r3, #12]
 800e548:	4a12      	ldr	r2, [pc, #72]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e54a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e54e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d015      	beq.n	800e588 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e55c:	4b0d      	ldr	r3, [pc, #52]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e55e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e562:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e56a:	490a      	ldr	r1, [pc, #40]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e56c:	4313      	orrs	r3, r2
 800e56e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e576:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e57a:	d105      	bne.n	800e588 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e57c:	4b05      	ldr	r3, [pc, #20]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e57e:	68db      	ldr	r3, [r3, #12]
 800e580:	4a04      	ldr	r2, [pc, #16]	@ (800e594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e582:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e586:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e588:	7cbb      	ldrb	r3, [r7, #18]
}
 800e58a:	4618      	mov	r0, r3
 800e58c:	3718      	adds	r7, #24
 800e58e:	46bd      	mov	sp, r7
 800e590:	bd80      	pop	{r7, pc}
 800e592:	bf00      	nop
 800e594:	40021000 	.word	0x40021000

0800e598 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e598:	b580      	push	{r7, lr}
 800e59a:	b084      	sub	sp, #16
 800e59c:	af00      	add	r7, sp, #0
 800e59e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d101      	bne.n	800e5aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e5a6:	2301      	movs	r3, #1
 800e5a8:	e09d      	b.n	800e6e6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d108      	bne.n	800e5c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	685b      	ldr	r3, [r3, #4]
 800e5b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e5ba:	d009      	beq.n	800e5d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	2200      	movs	r2, #0
 800e5c0:	61da      	str	r2, [r3, #28]
 800e5c2:	e005      	b.n	800e5d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	2200      	movs	r2, #0
 800e5c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e5dc:	b2db      	uxtb	r3, r3
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d106      	bne.n	800e5f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	2200      	movs	r2, #0
 800e5e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e5ea:	6878      	ldr	r0, [r7, #4]
 800e5ec:	f7f6 fae8 	bl	8004bc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	2202      	movs	r2, #2
 800e5f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	681a      	ldr	r2, [r3, #0]
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e606:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	68db      	ldr	r3, [r3, #12]
 800e60c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e610:	d902      	bls.n	800e618 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e612:	2300      	movs	r3, #0
 800e614:	60fb      	str	r3, [r7, #12]
 800e616:	e002      	b.n	800e61e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e618:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e61c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	68db      	ldr	r3, [r3, #12]
 800e622:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e626:	d007      	beq.n	800e638 <HAL_SPI_Init+0xa0>
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	68db      	ldr	r3, [r3, #12]
 800e62c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e630:	d002      	beq.n	800e638 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	2200      	movs	r2, #0
 800e636:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	685b      	ldr	r3, [r3, #4]
 800e63c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	689b      	ldr	r3, [r3, #8]
 800e644:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e648:	431a      	orrs	r2, r3
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	691b      	ldr	r3, [r3, #16]
 800e64e:	f003 0302 	and.w	r3, r3, #2
 800e652:	431a      	orrs	r2, r3
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	695b      	ldr	r3, [r3, #20]
 800e658:	f003 0301 	and.w	r3, r3, #1
 800e65c:	431a      	orrs	r2, r3
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	699b      	ldr	r3, [r3, #24]
 800e662:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e666:	431a      	orrs	r2, r3
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	69db      	ldr	r3, [r3, #28]
 800e66c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e670:	431a      	orrs	r2, r3
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	6a1b      	ldr	r3, [r3, #32]
 800e676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e67a:	ea42 0103 	orr.w	r1, r2, r3
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e682:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	430a      	orrs	r2, r1
 800e68c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	699b      	ldr	r3, [r3, #24]
 800e692:	0c1b      	lsrs	r3, r3, #16
 800e694:	f003 0204 	and.w	r2, r3, #4
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e69c:	f003 0310 	and.w	r3, r3, #16
 800e6a0:	431a      	orrs	r2, r3
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6a6:	f003 0308 	and.w	r3, r3, #8
 800e6aa:	431a      	orrs	r2, r3
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	68db      	ldr	r3, [r3, #12]
 800e6b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e6b4:	ea42 0103 	orr.w	r1, r2, r3
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	430a      	orrs	r2, r1
 800e6c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	69da      	ldr	r2, [r3, #28]
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e6d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2200      	movs	r2, #0
 800e6da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	2201      	movs	r2, #1
 800e6e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e6e4:	2300      	movs	r3, #0
}
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	3710      	adds	r7, #16
 800e6ea:	46bd      	mov	sp, r7
 800e6ec:	bd80      	pop	{r7, pc}

0800e6ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e6ee:	b580      	push	{r7, lr}
 800e6f0:	b088      	sub	sp, #32
 800e6f2:	af00      	add	r7, sp, #0
 800e6f4:	60f8      	str	r0, [r7, #12]
 800e6f6:	60b9      	str	r1, [r7, #8]
 800e6f8:	603b      	str	r3, [r7, #0]
 800e6fa:	4613      	mov	r3, r2
 800e6fc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e6fe:	f7f9 fe61 	bl	80083c4 <HAL_GetTick>
 800e702:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e704:	88fb      	ldrh	r3, [r7, #6]
 800e706:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e70e:	b2db      	uxtb	r3, r3
 800e710:	2b01      	cmp	r3, #1
 800e712:	d001      	beq.n	800e718 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e714:	2302      	movs	r3, #2
 800e716:	e15c      	b.n	800e9d2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800e718:	68bb      	ldr	r3, [r7, #8]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d002      	beq.n	800e724 <HAL_SPI_Transmit+0x36>
 800e71e:	88fb      	ldrh	r3, [r7, #6]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d101      	bne.n	800e728 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e724:	2301      	movs	r3, #1
 800e726:	e154      	b.n	800e9d2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e72e:	2b01      	cmp	r3, #1
 800e730:	d101      	bne.n	800e736 <HAL_SPI_Transmit+0x48>
 800e732:	2302      	movs	r3, #2
 800e734:	e14d      	b.n	800e9d2 <HAL_SPI_Transmit+0x2e4>
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	2201      	movs	r2, #1
 800e73a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	2203      	movs	r2, #3
 800e742:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	2200      	movs	r2, #0
 800e74a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	68ba      	ldr	r2, [r7, #8]
 800e750:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	88fa      	ldrh	r2, [r7, #6]
 800e756:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	88fa      	ldrh	r2, [r7, #6]
 800e75c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	2200      	movs	r2, #0
 800e762:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	2200      	movs	r2, #0
 800e768:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	2200      	movs	r2, #0
 800e770:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	2200      	movs	r2, #0
 800e778:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	2200      	movs	r2, #0
 800e77e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	689b      	ldr	r3, [r3, #8]
 800e784:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e788:	d10f      	bne.n	800e7aa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	681a      	ldr	r2, [r3, #0]
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e798:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	681a      	ldr	r2, [r3, #0]
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e7a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7b4:	2b40      	cmp	r3, #64	@ 0x40
 800e7b6:	d007      	beq.n	800e7c8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	681a      	ldr	r2, [r3, #0]
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e7c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	68db      	ldr	r3, [r3, #12]
 800e7cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e7d0:	d952      	bls.n	800e878 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	685b      	ldr	r3, [r3, #4]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d002      	beq.n	800e7e0 <HAL_SPI_Transmit+0xf2>
 800e7da:	8b7b      	ldrh	r3, [r7, #26]
 800e7dc:	2b01      	cmp	r3, #1
 800e7de:	d145      	bne.n	800e86c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7e4:	881a      	ldrh	r2, [r3, #0]
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7f0:	1c9a      	adds	r2, r3, #2
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e7fa:	b29b      	uxth	r3, r3
 800e7fc:	3b01      	subs	r3, #1
 800e7fe:	b29a      	uxth	r2, r3
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e804:	e032      	b.n	800e86c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	689b      	ldr	r3, [r3, #8]
 800e80c:	f003 0302 	and.w	r3, r3, #2
 800e810:	2b02      	cmp	r3, #2
 800e812:	d112      	bne.n	800e83a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e818:	881a      	ldrh	r2, [r3, #0]
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e824:	1c9a      	adds	r2, r3, #2
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e82e:	b29b      	uxth	r3, r3
 800e830:	3b01      	subs	r3, #1
 800e832:	b29a      	uxth	r2, r3
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e838:	e018      	b.n	800e86c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e83a:	f7f9 fdc3 	bl	80083c4 <HAL_GetTick>
 800e83e:	4602      	mov	r2, r0
 800e840:	69fb      	ldr	r3, [r7, #28]
 800e842:	1ad3      	subs	r3, r2, r3
 800e844:	683a      	ldr	r2, [r7, #0]
 800e846:	429a      	cmp	r2, r3
 800e848:	d803      	bhi.n	800e852 <HAL_SPI_Transmit+0x164>
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e850:	d102      	bne.n	800e858 <HAL_SPI_Transmit+0x16a>
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d109      	bne.n	800e86c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	2201      	movs	r2, #1
 800e85c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	2200      	movs	r2, #0
 800e864:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e868:	2303      	movs	r3, #3
 800e86a:	e0b2      	b.n	800e9d2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e870:	b29b      	uxth	r3, r3
 800e872:	2b00      	cmp	r3, #0
 800e874:	d1c7      	bne.n	800e806 <HAL_SPI_Transmit+0x118>
 800e876:	e083      	b.n	800e980 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	685b      	ldr	r3, [r3, #4]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d002      	beq.n	800e886 <HAL_SPI_Transmit+0x198>
 800e880:	8b7b      	ldrh	r3, [r7, #26]
 800e882:	2b01      	cmp	r3, #1
 800e884:	d177      	bne.n	800e976 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e88a:	b29b      	uxth	r3, r3
 800e88c:	2b01      	cmp	r3, #1
 800e88e:	d912      	bls.n	800e8b6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e894:	881a      	ldrh	r2, [r3, #0]
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8a0:	1c9a      	adds	r2, r3, #2
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8aa:	b29b      	uxth	r3, r3
 800e8ac:	3b02      	subs	r3, #2
 800e8ae:	b29a      	uxth	r2, r3
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e8b4:	e05f      	b.n	800e976 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	330c      	adds	r3, #12
 800e8c0:	7812      	ldrb	r2, [r2, #0]
 800e8c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8c8:	1c5a      	adds	r2, r3, #1
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	3b01      	subs	r3, #1
 800e8d6:	b29a      	uxth	r2, r3
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e8dc:	e04b      	b.n	800e976 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	689b      	ldr	r3, [r3, #8]
 800e8e4:	f003 0302 	and.w	r3, r3, #2
 800e8e8:	2b02      	cmp	r3, #2
 800e8ea:	d12b      	bne.n	800e944 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8f0:	b29b      	uxth	r3, r3
 800e8f2:	2b01      	cmp	r3, #1
 800e8f4:	d912      	bls.n	800e91c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8fa:	881a      	ldrh	r2, [r3, #0]
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e906:	1c9a      	adds	r2, r3, #2
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e910:	b29b      	uxth	r3, r3
 800e912:	3b02      	subs	r3, #2
 800e914:	b29a      	uxth	r2, r3
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e91a:	e02c      	b.n	800e976 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	330c      	adds	r3, #12
 800e926:	7812      	ldrb	r2, [r2, #0]
 800e928:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e92e:	1c5a      	adds	r2, r3, #1
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e938:	b29b      	uxth	r3, r3
 800e93a:	3b01      	subs	r3, #1
 800e93c:	b29a      	uxth	r2, r3
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e942:	e018      	b.n	800e976 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e944:	f7f9 fd3e 	bl	80083c4 <HAL_GetTick>
 800e948:	4602      	mov	r2, r0
 800e94a:	69fb      	ldr	r3, [r7, #28]
 800e94c:	1ad3      	subs	r3, r2, r3
 800e94e:	683a      	ldr	r2, [r7, #0]
 800e950:	429a      	cmp	r2, r3
 800e952:	d803      	bhi.n	800e95c <HAL_SPI_Transmit+0x26e>
 800e954:	683b      	ldr	r3, [r7, #0]
 800e956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e95a:	d102      	bne.n	800e962 <HAL_SPI_Transmit+0x274>
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d109      	bne.n	800e976 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	2201      	movs	r2, #1
 800e966:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	2200      	movs	r2, #0
 800e96e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e972:	2303      	movs	r3, #3
 800e974:	e02d      	b.n	800e9d2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e97a:	b29b      	uxth	r3, r3
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d1ae      	bne.n	800e8de <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e980:	69fa      	ldr	r2, [r7, #28]
 800e982:	6839      	ldr	r1, [r7, #0]
 800e984:	68f8      	ldr	r0, [r7, #12]
 800e986:	f000 fb65 	bl	800f054 <SPI_EndRxTxTransaction>
 800e98a:	4603      	mov	r3, r0
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d002      	beq.n	800e996 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	2220      	movs	r2, #32
 800e994:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	689b      	ldr	r3, [r3, #8]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d10a      	bne.n	800e9b4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e99e:	2300      	movs	r3, #0
 800e9a0:	617b      	str	r3, [r7, #20]
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	68db      	ldr	r3, [r3, #12]
 800e9a8:	617b      	str	r3, [r7, #20]
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	689b      	ldr	r3, [r3, #8]
 800e9b0:	617b      	str	r3, [r7, #20]
 800e9b2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	2201      	movs	r2, #1
 800e9b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	2200      	movs	r2, #0
 800e9c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d001      	beq.n	800e9d0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800e9cc:	2301      	movs	r3, #1
 800e9ce:	e000      	b.n	800e9d2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800e9d0:	2300      	movs	r3, #0
  }
}
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	3720      	adds	r7, #32
 800e9d6:	46bd      	mov	sp, r7
 800e9d8:	bd80      	pop	{r7, pc}

0800e9da <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e9da:	b580      	push	{r7, lr}
 800e9dc:	b08a      	sub	sp, #40	@ 0x28
 800e9de:	af00      	add	r7, sp, #0
 800e9e0:	60f8      	str	r0, [r7, #12]
 800e9e2:	60b9      	str	r1, [r7, #8]
 800e9e4:	607a      	str	r2, [r7, #4]
 800e9e6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e9e8:	2301      	movs	r3, #1
 800e9ea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e9ec:	f7f9 fcea 	bl	80083c4 <HAL_GetTick>
 800e9f0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e9f8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	685b      	ldr	r3, [r3, #4]
 800e9fe:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800ea00:	887b      	ldrh	r3, [r7, #2]
 800ea02:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800ea04:	887b      	ldrh	r3, [r7, #2]
 800ea06:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ea08:	7ffb      	ldrb	r3, [r7, #31]
 800ea0a:	2b01      	cmp	r3, #1
 800ea0c:	d00c      	beq.n	800ea28 <HAL_SPI_TransmitReceive+0x4e>
 800ea0e:	69bb      	ldr	r3, [r7, #24]
 800ea10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ea14:	d106      	bne.n	800ea24 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	689b      	ldr	r3, [r3, #8]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d102      	bne.n	800ea24 <HAL_SPI_TransmitReceive+0x4a>
 800ea1e:	7ffb      	ldrb	r3, [r7, #31]
 800ea20:	2b04      	cmp	r3, #4
 800ea22:	d001      	beq.n	800ea28 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800ea24:	2302      	movs	r3, #2
 800ea26:	e1f3      	b.n	800ee10 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ea28:	68bb      	ldr	r3, [r7, #8]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d005      	beq.n	800ea3a <HAL_SPI_TransmitReceive+0x60>
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d002      	beq.n	800ea3a <HAL_SPI_TransmitReceive+0x60>
 800ea34:	887b      	ldrh	r3, [r7, #2]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d101      	bne.n	800ea3e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800ea3a:	2301      	movs	r3, #1
 800ea3c:	e1e8      	b.n	800ee10 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ea44:	2b01      	cmp	r3, #1
 800ea46:	d101      	bne.n	800ea4c <HAL_SPI_TransmitReceive+0x72>
 800ea48:	2302      	movs	r3, #2
 800ea4a:	e1e1      	b.n	800ee10 <HAL_SPI_TransmitReceive+0x436>
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	2201      	movs	r2, #1
 800ea50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ea5a:	b2db      	uxtb	r3, r3
 800ea5c:	2b04      	cmp	r3, #4
 800ea5e:	d003      	beq.n	800ea68 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	2205      	movs	r2, #5
 800ea64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	687a      	ldr	r2, [r7, #4]
 800ea72:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	887a      	ldrh	r2, [r7, #2]
 800ea78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	887a      	ldrh	r2, [r7, #2]
 800ea80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	68ba      	ldr	r2, [r7, #8]
 800ea88:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	887a      	ldrh	r2, [r7, #2]
 800ea8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	887a      	ldrh	r2, [r7, #2]
 800ea94:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	2200      	movs	r2, #0
 800ea9a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	68db      	ldr	r3, [r3, #12]
 800eaa6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eaaa:	d802      	bhi.n	800eab2 <HAL_SPI_TransmitReceive+0xd8>
 800eaac:	8abb      	ldrh	r3, [r7, #20]
 800eaae:	2b01      	cmp	r3, #1
 800eab0:	d908      	bls.n	800eac4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	685a      	ldr	r2, [r3, #4]
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800eac0:	605a      	str	r2, [r3, #4]
 800eac2:	e007      	b.n	800ead4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	685a      	ldr	r2, [r3, #4]
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ead2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eade:	2b40      	cmp	r3, #64	@ 0x40
 800eae0:	d007      	beq.n	800eaf2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	681a      	ldr	r2, [r3, #0]
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eaf0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	68db      	ldr	r3, [r3, #12]
 800eaf6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eafa:	f240 8083 	bls.w	800ec04 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	685b      	ldr	r3, [r3, #4]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d002      	beq.n	800eb0c <HAL_SPI_TransmitReceive+0x132>
 800eb06:	8afb      	ldrh	r3, [r7, #22]
 800eb08:	2b01      	cmp	r3, #1
 800eb0a:	d16f      	bne.n	800ebec <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb10:	881a      	ldrh	r2, [r3, #0]
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb1c:	1c9a      	adds	r2, r3, #2
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb26:	b29b      	uxth	r3, r3
 800eb28:	3b01      	subs	r3, #1
 800eb2a:	b29a      	uxth	r2, r3
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eb30:	e05c      	b.n	800ebec <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	689b      	ldr	r3, [r3, #8]
 800eb38:	f003 0302 	and.w	r3, r3, #2
 800eb3c:	2b02      	cmp	r3, #2
 800eb3e:	d11b      	bne.n	800eb78 <HAL_SPI_TransmitReceive+0x19e>
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb44:	b29b      	uxth	r3, r3
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d016      	beq.n	800eb78 <HAL_SPI_TransmitReceive+0x19e>
 800eb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb4c:	2b01      	cmp	r3, #1
 800eb4e:	d113      	bne.n	800eb78 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb54:	881a      	ldrh	r2, [r3, #0]
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb60:	1c9a      	adds	r2, r3, #2
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb6a:	b29b      	uxth	r3, r3
 800eb6c:	3b01      	subs	r3, #1
 800eb6e:	b29a      	uxth	r2, r3
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800eb74:	2300      	movs	r3, #0
 800eb76:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	689b      	ldr	r3, [r3, #8]
 800eb7e:	f003 0301 	and.w	r3, r3, #1
 800eb82:	2b01      	cmp	r3, #1
 800eb84:	d11c      	bne.n	800ebc0 <HAL_SPI_TransmitReceive+0x1e6>
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eb8c:	b29b      	uxth	r3, r3
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d016      	beq.n	800ebc0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	68da      	ldr	r2, [r3, #12]
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb9c:	b292      	uxth	r2, r2
 800eb9e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eba4:	1c9a      	adds	r2, r3, #2
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ebb0:	b29b      	uxth	r3, r3
 800ebb2:	3b01      	subs	r3, #1
 800ebb4:	b29a      	uxth	r2, r3
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ebbc:	2301      	movs	r3, #1
 800ebbe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ebc0:	f7f9 fc00 	bl	80083c4 <HAL_GetTick>
 800ebc4:	4602      	mov	r2, r0
 800ebc6:	6a3b      	ldr	r3, [r7, #32]
 800ebc8:	1ad3      	subs	r3, r2, r3
 800ebca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ebcc:	429a      	cmp	r2, r3
 800ebce:	d80d      	bhi.n	800ebec <HAL_SPI_TransmitReceive+0x212>
 800ebd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebd6:	d009      	beq.n	800ebec <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	2201      	movs	r2, #1
 800ebdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800ebe8:	2303      	movs	r3, #3
 800ebea:	e111      	b.n	800ee10 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ebf0:	b29b      	uxth	r3, r3
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d19d      	bne.n	800eb32 <HAL_SPI_TransmitReceive+0x158>
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ebfc:	b29b      	uxth	r3, r3
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d197      	bne.n	800eb32 <HAL_SPI_TransmitReceive+0x158>
 800ec02:	e0e5      	b.n	800edd0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	685b      	ldr	r3, [r3, #4]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d003      	beq.n	800ec14 <HAL_SPI_TransmitReceive+0x23a>
 800ec0c:	8afb      	ldrh	r3, [r7, #22]
 800ec0e:	2b01      	cmp	r3, #1
 800ec10:	f040 80d1 	bne.w	800edb6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec18:	b29b      	uxth	r3, r3
 800ec1a:	2b01      	cmp	r3, #1
 800ec1c:	d912      	bls.n	800ec44 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec22:	881a      	ldrh	r2, [r3, #0]
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec2e:	1c9a      	adds	r2, r3, #2
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec38:	b29b      	uxth	r3, r3
 800ec3a:	3b02      	subs	r3, #2
 800ec3c:	b29a      	uxth	r2, r3
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ec42:	e0b8      	b.n	800edb6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	330c      	adds	r3, #12
 800ec4e:	7812      	ldrb	r2, [r2, #0]
 800ec50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec56:	1c5a      	adds	r2, r3, #1
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec60:	b29b      	uxth	r3, r3
 800ec62:	3b01      	subs	r3, #1
 800ec64:	b29a      	uxth	r2, r3
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ec6a:	e0a4      	b.n	800edb6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	689b      	ldr	r3, [r3, #8]
 800ec72:	f003 0302 	and.w	r3, r3, #2
 800ec76:	2b02      	cmp	r3, #2
 800ec78:	d134      	bne.n	800ece4 <HAL_SPI_TransmitReceive+0x30a>
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec7e:	b29b      	uxth	r3, r3
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d02f      	beq.n	800ece4 <HAL_SPI_TransmitReceive+0x30a>
 800ec84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec86:	2b01      	cmp	r3, #1
 800ec88:	d12c      	bne.n	800ece4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec8e:	b29b      	uxth	r3, r3
 800ec90:	2b01      	cmp	r3, #1
 800ec92:	d912      	bls.n	800ecba <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec98:	881a      	ldrh	r2, [r3, #0]
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eca4:	1c9a      	adds	r2, r3, #2
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ecae:	b29b      	uxth	r3, r3
 800ecb0:	3b02      	subs	r3, #2
 800ecb2:	b29a      	uxth	r2, r3
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ecb8:	e012      	b.n	800ece0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	330c      	adds	r3, #12
 800ecc4:	7812      	ldrb	r2, [r2, #0]
 800ecc6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eccc:	1c5a      	adds	r2, r3, #1
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ecd6:	b29b      	uxth	r3, r3
 800ecd8:	3b01      	subs	r3, #1
 800ecda:	b29a      	uxth	r2, r3
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ece0:	2300      	movs	r3, #0
 800ece2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	689b      	ldr	r3, [r3, #8]
 800ecea:	f003 0301 	and.w	r3, r3, #1
 800ecee:	2b01      	cmp	r3, #1
 800ecf0:	d148      	bne.n	800ed84 <HAL_SPI_TransmitReceive+0x3aa>
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ecf8:	b29b      	uxth	r3, r3
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d042      	beq.n	800ed84 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed04:	b29b      	uxth	r3, r3
 800ed06:	2b01      	cmp	r3, #1
 800ed08:	d923      	bls.n	800ed52 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	68da      	ldr	r2, [r3, #12]
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed14:	b292      	uxth	r2, r2
 800ed16:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed1c:	1c9a      	adds	r2, r3, #2
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed28:	b29b      	uxth	r3, r3
 800ed2a:	3b02      	subs	r3, #2
 800ed2c:	b29a      	uxth	r2, r3
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed3a:	b29b      	uxth	r3, r3
 800ed3c:	2b01      	cmp	r3, #1
 800ed3e:	d81f      	bhi.n	800ed80 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	685a      	ldr	r2, [r3, #4]
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ed4e:	605a      	str	r2, [r3, #4]
 800ed50:	e016      	b.n	800ed80 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	f103 020c 	add.w	r2, r3, #12
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed5e:	7812      	ldrb	r2, [r2, #0]
 800ed60:	b2d2      	uxtb	r2, r2
 800ed62:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed68:	1c5a      	adds	r2, r3, #1
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed74:	b29b      	uxth	r3, r3
 800ed76:	3b01      	subs	r3, #1
 800ed78:	b29a      	uxth	r2, r3
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ed80:	2301      	movs	r3, #1
 800ed82:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ed84:	f7f9 fb1e 	bl	80083c4 <HAL_GetTick>
 800ed88:	4602      	mov	r2, r0
 800ed8a:	6a3b      	ldr	r3, [r7, #32]
 800ed8c:	1ad3      	subs	r3, r2, r3
 800ed8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ed90:	429a      	cmp	r2, r3
 800ed92:	d803      	bhi.n	800ed9c <HAL_SPI_TransmitReceive+0x3c2>
 800ed94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed9a:	d102      	bne.n	800eda2 <HAL_SPI_TransmitReceive+0x3c8>
 800ed9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d109      	bne.n	800edb6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	2201      	movs	r2, #1
 800eda6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	2200      	movs	r2, #0
 800edae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800edb2:	2303      	movs	r3, #3
 800edb4:	e02c      	b.n	800ee10 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800edba:	b29b      	uxth	r3, r3
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	f47f af55 	bne.w	800ec6c <HAL_SPI_TransmitReceive+0x292>
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800edc8:	b29b      	uxth	r3, r3
 800edca:	2b00      	cmp	r3, #0
 800edcc:	f47f af4e 	bne.w	800ec6c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800edd0:	6a3a      	ldr	r2, [r7, #32]
 800edd2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800edd4:	68f8      	ldr	r0, [r7, #12]
 800edd6:	f000 f93d 	bl	800f054 <SPI_EndRxTxTransaction>
 800edda:	4603      	mov	r3, r0
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d008      	beq.n	800edf2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	2220      	movs	r2, #32
 800ede4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	2200      	movs	r2, #0
 800edea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800edee:	2301      	movs	r3, #1
 800edf0:	e00e      	b.n	800ee10 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	2201      	movs	r2, #1
 800edf6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	2200      	movs	r2, #0
 800edfe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d001      	beq.n	800ee0e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800ee0a:	2301      	movs	r3, #1
 800ee0c:	e000      	b.n	800ee10 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800ee0e:	2300      	movs	r3, #0
  }
}
 800ee10:	4618      	mov	r0, r3
 800ee12:	3728      	adds	r7, #40	@ 0x28
 800ee14:	46bd      	mov	sp, r7
 800ee16:	bd80      	pop	{r7, pc}

0800ee18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	b088      	sub	sp, #32
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	60f8      	str	r0, [r7, #12]
 800ee20:	60b9      	str	r1, [r7, #8]
 800ee22:	603b      	str	r3, [r7, #0]
 800ee24:	4613      	mov	r3, r2
 800ee26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ee28:	f7f9 facc 	bl	80083c4 <HAL_GetTick>
 800ee2c:	4602      	mov	r2, r0
 800ee2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee30:	1a9b      	subs	r3, r3, r2
 800ee32:	683a      	ldr	r2, [r7, #0]
 800ee34:	4413      	add	r3, r2
 800ee36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ee38:	f7f9 fac4 	bl	80083c4 <HAL_GetTick>
 800ee3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ee3e:	4b39      	ldr	r3, [pc, #228]	@ (800ef24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	015b      	lsls	r3, r3, #5
 800ee44:	0d1b      	lsrs	r3, r3, #20
 800ee46:	69fa      	ldr	r2, [r7, #28]
 800ee48:	fb02 f303 	mul.w	r3, r2, r3
 800ee4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ee4e:	e054      	b.n	800eefa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee56:	d050      	beq.n	800eefa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ee58:	f7f9 fab4 	bl	80083c4 <HAL_GetTick>
 800ee5c:	4602      	mov	r2, r0
 800ee5e:	69bb      	ldr	r3, [r7, #24]
 800ee60:	1ad3      	subs	r3, r2, r3
 800ee62:	69fa      	ldr	r2, [r7, #28]
 800ee64:	429a      	cmp	r2, r3
 800ee66:	d902      	bls.n	800ee6e <SPI_WaitFlagStateUntilTimeout+0x56>
 800ee68:	69fb      	ldr	r3, [r7, #28]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d13d      	bne.n	800eeea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	685a      	ldr	r2, [r3, #4]
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ee7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	685b      	ldr	r3, [r3, #4]
 800ee82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ee86:	d111      	bne.n	800eeac <SPI_WaitFlagStateUntilTimeout+0x94>
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	689b      	ldr	r3, [r3, #8]
 800ee8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee90:	d004      	beq.n	800ee9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	689b      	ldr	r3, [r3, #8]
 800ee96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ee9a:	d107      	bne.n	800eeac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	681a      	ldr	r2, [r3, #0]
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eeaa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eeb4:	d10f      	bne.n	800eed6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	681a      	ldr	r2, [r3, #0]
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800eec4:	601a      	str	r2, [r3, #0]
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	681a      	ldr	r2, [r3, #0]
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800eed4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	2201      	movs	r2, #1
 800eeda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	2200      	movs	r2, #0
 800eee2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800eee6:	2303      	movs	r3, #3
 800eee8:	e017      	b.n	800ef1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800eeea:	697b      	ldr	r3, [r7, #20]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d101      	bne.n	800eef4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800eef0:	2300      	movs	r3, #0
 800eef2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800eef4:	697b      	ldr	r3, [r7, #20]
 800eef6:	3b01      	subs	r3, #1
 800eef8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	689a      	ldr	r2, [r3, #8]
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	4013      	ands	r3, r2
 800ef04:	68ba      	ldr	r2, [r7, #8]
 800ef06:	429a      	cmp	r2, r3
 800ef08:	bf0c      	ite	eq
 800ef0a:	2301      	moveq	r3, #1
 800ef0c:	2300      	movne	r3, #0
 800ef0e:	b2db      	uxtb	r3, r3
 800ef10:	461a      	mov	r2, r3
 800ef12:	79fb      	ldrb	r3, [r7, #7]
 800ef14:	429a      	cmp	r2, r3
 800ef16:	d19b      	bne.n	800ee50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ef18:	2300      	movs	r3, #0
}
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	3720      	adds	r7, #32
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}
 800ef22:	bf00      	nop
 800ef24:	20000004 	.word	0x20000004

0800ef28 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b08a      	sub	sp, #40	@ 0x28
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	60f8      	str	r0, [r7, #12]
 800ef30:	60b9      	str	r1, [r7, #8]
 800ef32:	607a      	str	r2, [r7, #4]
 800ef34:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ef36:	2300      	movs	r3, #0
 800ef38:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ef3a:	f7f9 fa43 	bl	80083c4 <HAL_GetTick>
 800ef3e:	4602      	mov	r2, r0
 800ef40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef42:	1a9b      	subs	r3, r3, r2
 800ef44:	683a      	ldr	r2, [r7, #0]
 800ef46:	4413      	add	r3, r2
 800ef48:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ef4a:	f7f9 fa3b 	bl	80083c4 <HAL_GetTick>
 800ef4e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	330c      	adds	r3, #12
 800ef56:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ef58:	4b3d      	ldr	r3, [pc, #244]	@ (800f050 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ef5a:	681a      	ldr	r2, [r3, #0]
 800ef5c:	4613      	mov	r3, r2
 800ef5e:	009b      	lsls	r3, r3, #2
 800ef60:	4413      	add	r3, r2
 800ef62:	00da      	lsls	r2, r3, #3
 800ef64:	1ad3      	subs	r3, r2, r3
 800ef66:	0d1b      	lsrs	r3, r3, #20
 800ef68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ef6a:	fb02 f303 	mul.w	r3, r2, r3
 800ef6e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ef70:	e060      	b.n	800f034 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ef72:	68bb      	ldr	r3, [r7, #8]
 800ef74:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ef78:	d107      	bne.n	800ef8a <SPI_WaitFifoStateUntilTimeout+0x62>
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d104      	bne.n	800ef8a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ef80:	69fb      	ldr	r3, [r7, #28]
 800ef82:	781b      	ldrb	r3, [r3, #0]
 800ef84:	b2db      	uxtb	r3, r3
 800ef86:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ef88:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ef8a:	683b      	ldr	r3, [r7, #0]
 800ef8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef90:	d050      	beq.n	800f034 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ef92:	f7f9 fa17 	bl	80083c4 <HAL_GetTick>
 800ef96:	4602      	mov	r2, r0
 800ef98:	6a3b      	ldr	r3, [r7, #32]
 800ef9a:	1ad3      	subs	r3, r2, r3
 800ef9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ef9e:	429a      	cmp	r2, r3
 800efa0:	d902      	bls.n	800efa8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800efa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d13d      	bne.n	800f024 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	685a      	ldr	r2, [r3, #4]
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800efb6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	685b      	ldr	r3, [r3, #4]
 800efbc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800efc0:	d111      	bne.n	800efe6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	689b      	ldr	r3, [r3, #8]
 800efc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800efca:	d004      	beq.n	800efd6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	689b      	ldr	r3, [r3, #8]
 800efd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800efd4:	d107      	bne.n	800efe6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	681a      	ldr	r2, [r3, #0]
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800efe4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800efee:	d10f      	bne.n	800f010 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	681a      	ldr	r2, [r3, #0]
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800effe:	601a      	str	r2, [r3, #0]
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	681a      	ldr	r2, [r3, #0]
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f00e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	2201      	movs	r2, #1
 800f014:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	2200      	movs	r2, #0
 800f01c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f020:	2303      	movs	r3, #3
 800f022:	e010      	b.n	800f046 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f024:	69bb      	ldr	r3, [r7, #24]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d101      	bne.n	800f02e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f02a:	2300      	movs	r3, #0
 800f02c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f02e:	69bb      	ldr	r3, [r7, #24]
 800f030:	3b01      	subs	r3, #1
 800f032:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	689a      	ldr	r2, [r3, #8]
 800f03a:	68bb      	ldr	r3, [r7, #8]
 800f03c:	4013      	ands	r3, r2
 800f03e:	687a      	ldr	r2, [r7, #4]
 800f040:	429a      	cmp	r2, r3
 800f042:	d196      	bne.n	800ef72 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f044:	2300      	movs	r3, #0
}
 800f046:	4618      	mov	r0, r3
 800f048:	3728      	adds	r7, #40	@ 0x28
 800f04a:	46bd      	mov	sp, r7
 800f04c:	bd80      	pop	{r7, pc}
 800f04e:	bf00      	nop
 800f050:	20000004 	.word	0x20000004

0800f054 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b086      	sub	sp, #24
 800f058:	af02      	add	r7, sp, #8
 800f05a:	60f8      	str	r0, [r7, #12]
 800f05c:	60b9      	str	r1, [r7, #8]
 800f05e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	9300      	str	r3, [sp, #0]
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	2200      	movs	r2, #0
 800f068:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800f06c:	68f8      	ldr	r0, [r7, #12]
 800f06e:	f7ff ff5b 	bl	800ef28 <SPI_WaitFifoStateUntilTimeout>
 800f072:	4603      	mov	r3, r0
 800f074:	2b00      	cmp	r3, #0
 800f076:	d007      	beq.n	800f088 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f07c:	f043 0220 	orr.w	r2, r3, #32
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f084:	2303      	movs	r3, #3
 800f086:	e027      	b.n	800f0d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	9300      	str	r3, [sp, #0]
 800f08c:	68bb      	ldr	r3, [r7, #8]
 800f08e:	2200      	movs	r2, #0
 800f090:	2180      	movs	r1, #128	@ 0x80
 800f092:	68f8      	ldr	r0, [r7, #12]
 800f094:	f7ff fec0 	bl	800ee18 <SPI_WaitFlagStateUntilTimeout>
 800f098:	4603      	mov	r3, r0
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d007      	beq.n	800f0ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f0a2:	f043 0220 	orr.w	r2, r3, #32
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f0aa:	2303      	movs	r3, #3
 800f0ac:	e014      	b.n	800f0d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	9300      	str	r3, [sp, #0]
 800f0b2:	68bb      	ldr	r3, [r7, #8]
 800f0b4:	2200      	movs	r2, #0
 800f0b6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800f0ba:	68f8      	ldr	r0, [r7, #12]
 800f0bc:	f7ff ff34 	bl	800ef28 <SPI_WaitFifoStateUntilTimeout>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d007      	beq.n	800f0d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f0ca:	f043 0220 	orr.w	r2, r3, #32
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f0d2:	2303      	movs	r3, #3
 800f0d4:	e000      	b.n	800f0d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f0d6:	2300      	movs	r3, #0
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3710      	adds	r7, #16
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}

0800f0e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b082      	sub	sp, #8
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d101      	bne.n	800f0f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f0ee:	2301      	movs	r3, #1
 800f0f0:	e042      	b.n	800f178 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d106      	bne.n	800f10a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	2200      	movs	r2, #0
 800f100:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f104:	6878      	ldr	r0, [r7, #4]
 800f106:	f7f5 fdbb 	bl	8004c80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	2224      	movs	r2, #36	@ 0x24
 800f10e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	681a      	ldr	r2, [r3, #0]
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	f022 0201 	bic.w	r2, r2, #1
 800f120:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f126:	2b00      	cmp	r3, #0
 800f128:	d002      	beq.n	800f130 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f12a:	6878      	ldr	r0, [r7, #4]
 800f12c:	f000 fede 	bl	800feec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f130:	6878      	ldr	r0, [r7, #4]
 800f132:	f000 fc0f 	bl	800f954 <UART_SetConfig>
 800f136:	4603      	mov	r3, r0
 800f138:	2b01      	cmp	r3, #1
 800f13a:	d101      	bne.n	800f140 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f13c:	2301      	movs	r3, #1
 800f13e:	e01b      	b.n	800f178 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	685a      	ldr	r2, [r3, #4]
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f14e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	689a      	ldr	r2, [r3, #8]
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f15e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	681a      	ldr	r2, [r3, #0]
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	f042 0201 	orr.w	r2, r2, #1
 800f16e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f170:	6878      	ldr	r0, [r7, #4]
 800f172:	f000 ff5d 	bl	8010030 <UART_CheckIdleState>
 800f176:	4603      	mov	r3, r0
}
 800f178:	4618      	mov	r0, r3
 800f17a:	3708      	adds	r7, #8
 800f17c:	46bd      	mov	sp, r7
 800f17e:	bd80      	pop	{r7, pc}

0800f180 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800f180:	b580      	push	{r7, lr}
 800f182:	b08a      	sub	sp, #40	@ 0x28
 800f184:	af00      	add	r7, sp, #0
 800f186:	60f8      	str	r0, [r7, #12]
 800f188:	60b9      	str	r1, [r7, #8]
 800f18a:	4613      	mov	r3, r2
 800f18c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f194:	2b20      	cmp	r3, #32
 800f196:	d167      	bne.n	800f268 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800f198:	68bb      	ldr	r3, [r7, #8]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d002      	beq.n	800f1a4 <HAL_UART_Transmit_DMA+0x24>
 800f19e:	88fb      	ldrh	r3, [r7, #6]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d101      	bne.n	800f1a8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800f1a4:	2301      	movs	r3, #1
 800f1a6:	e060      	b.n	800f26a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	68ba      	ldr	r2, [r7, #8]
 800f1ac:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	88fa      	ldrh	r2, [r7, #6]
 800f1b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	88fa      	ldrh	r2, [r7, #6]
 800f1ba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	2200      	movs	r2, #0
 800f1c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	2221      	movs	r2, #33	@ 0x21
 800f1ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d028      	beq.n	800f228 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1da:	4a26      	ldr	r2, [pc, #152]	@ (800f274 <HAL_UART_Transmit_DMA+0xf4>)
 800f1dc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1e2:	4a25      	ldr	r2, [pc, #148]	@ (800f278 <HAL_UART_Transmit_DMA+0xf8>)
 800f1e4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1ea:	4a24      	ldr	r2, [pc, #144]	@ (800f27c <HAL_UART_Transmit_DMA+0xfc>)
 800f1ec:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1f2:	2200      	movs	r2, #0
 800f1f4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f1fe:	4619      	mov	r1, r3
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	3328      	adds	r3, #40	@ 0x28
 800f206:	461a      	mov	r2, r3
 800f208:	88fb      	ldrh	r3, [r7, #6]
 800f20a:	f7fb f967 	bl	800a4dc <HAL_DMA_Start_IT>
 800f20e:	4603      	mov	r3, r0
 800f210:	2b00      	cmp	r3, #0
 800f212:	d009      	beq.n	800f228 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	2210      	movs	r2, #16
 800f218:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2220      	movs	r2, #32
 800f220:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800f224:	2301      	movs	r3, #1
 800f226:	e020      	b.n	800f26a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	2240      	movs	r2, #64	@ 0x40
 800f22e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	3308      	adds	r3, #8
 800f236:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f238:	697b      	ldr	r3, [r7, #20]
 800f23a:	e853 3f00 	ldrex	r3, [r3]
 800f23e:	613b      	str	r3, [r7, #16]
   return(result);
 800f240:	693b      	ldr	r3, [r7, #16]
 800f242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f246:	627b      	str	r3, [r7, #36]	@ 0x24
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	3308      	adds	r3, #8
 800f24e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f250:	623a      	str	r2, [r7, #32]
 800f252:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f254:	69f9      	ldr	r1, [r7, #28]
 800f256:	6a3a      	ldr	r2, [r7, #32]
 800f258:	e841 2300 	strex	r3, r2, [r1]
 800f25c:	61bb      	str	r3, [r7, #24]
   return(result);
 800f25e:	69bb      	ldr	r3, [r7, #24]
 800f260:	2b00      	cmp	r3, #0
 800f262:	d1e5      	bne.n	800f230 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800f264:	2300      	movs	r3, #0
 800f266:	e000      	b.n	800f26a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f268:	2302      	movs	r3, #2
  }
}
 800f26a:	4618      	mov	r0, r3
 800f26c:	3728      	adds	r7, #40	@ 0x28
 800f26e:	46bd      	mov	sp, r7
 800f270:	bd80      	pop	{r7, pc}
 800f272:	bf00      	nop
 800f274:	080104fb 	.word	0x080104fb
 800f278:	08010595 	.word	0x08010595
 800f27c:	0801071b 	.word	0x0801071b

0800f280 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f280:	b580      	push	{r7, lr}
 800f282:	b0ba      	sub	sp, #232	@ 0xe8
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	69db      	ldr	r3, [r3, #28]
 800f28e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	689b      	ldr	r3, [r3, #8]
 800f2a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f2a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f2aa:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f2ae:	4013      	ands	r3, r2
 800f2b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f2b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d11b      	bne.n	800f2f4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f2bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f2c0:	f003 0320 	and.w	r3, r3, #32
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d015      	beq.n	800f2f4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f2c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f2cc:	f003 0320 	and.w	r3, r3, #32
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d105      	bne.n	800f2e0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f2d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f2d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d009      	beq.n	800f2f4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	f000 8300 	beq.w	800f8ea <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f2ee:	6878      	ldr	r0, [r7, #4]
 800f2f0:	4798      	blx	r3
      }
      return;
 800f2f2:	e2fa      	b.n	800f8ea <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f2f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	f000 8123 	beq.w	800f544 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f2fe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f302:	4b8d      	ldr	r3, [pc, #564]	@ (800f538 <HAL_UART_IRQHandler+0x2b8>)
 800f304:	4013      	ands	r3, r2
 800f306:	2b00      	cmp	r3, #0
 800f308:	d106      	bne.n	800f318 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f30a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f30e:	4b8b      	ldr	r3, [pc, #556]	@ (800f53c <HAL_UART_IRQHandler+0x2bc>)
 800f310:	4013      	ands	r3, r2
 800f312:	2b00      	cmp	r3, #0
 800f314:	f000 8116 	beq.w	800f544 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f31c:	f003 0301 	and.w	r3, r3, #1
 800f320:	2b00      	cmp	r3, #0
 800f322:	d011      	beq.n	800f348 <HAL_UART_IRQHandler+0xc8>
 800f324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d00b      	beq.n	800f348 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	2201      	movs	r2, #1
 800f336:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f33e:	f043 0201 	orr.w	r2, r3, #1
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f34c:	f003 0302 	and.w	r3, r3, #2
 800f350:	2b00      	cmp	r3, #0
 800f352:	d011      	beq.n	800f378 <HAL_UART_IRQHandler+0xf8>
 800f354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f358:	f003 0301 	and.w	r3, r3, #1
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d00b      	beq.n	800f378 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	2202      	movs	r2, #2
 800f366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f36e:	f043 0204 	orr.w	r2, r3, #4
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f37c:	f003 0304 	and.w	r3, r3, #4
 800f380:	2b00      	cmp	r3, #0
 800f382:	d011      	beq.n	800f3a8 <HAL_UART_IRQHandler+0x128>
 800f384:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f388:	f003 0301 	and.w	r3, r3, #1
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d00b      	beq.n	800f3a8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	2204      	movs	r2, #4
 800f396:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f39e:	f043 0202 	orr.w	r2, r3, #2
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f3a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3ac:	f003 0308 	and.w	r3, r3, #8
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d017      	beq.n	800f3e4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f3b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3b8:	f003 0320 	and.w	r3, r3, #32
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d105      	bne.n	800f3cc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f3c0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f3c4:	4b5c      	ldr	r3, [pc, #368]	@ (800f538 <HAL_UART_IRQHandler+0x2b8>)
 800f3c6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d00b      	beq.n	800f3e4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	2208      	movs	r2, #8
 800f3d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3da:	f043 0208 	orr.w	r2, r3, #8
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f3e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d012      	beq.n	800f416 <HAL_UART_IRQHandler+0x196>
 800f3f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d00c      	beq.n	800f416 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f404:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f40c:	f043 0220 	orr.w	r2, r3, #32
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	f000 8266 	beq.w	800f8ee <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f426:	f003 0320 	and.w	r3, r3, #32
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d013      	beq.n	800f456 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f42e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f432:	f003 0320 	and.w	r3, r3, #32
 800f436:	2b00      	cmp	r3, #0
 800f438:	d105      	bne.n	800f446 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f43a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f43e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f442:	2b00      	cmp	r3, #0
 800f444:	d007      	beq.n	800f456 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d003      	beq.n	800f456 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f452:	6878      	ldr	r0, [r7, #4]
 800f454:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f45c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	689b      	ldr	r3, [r3, #8]
 800f466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f46a:	2b40      	cmp	r3, #64	@ 0x40
 800f46c:	d005      	beq.n	800f47a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f46e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f472:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f476:	2b00      	cmp	r3, #0
 800f478:	d054      	beq.n	800f524 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f000 ffd7 	bl	801042e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	689b      	ldr	r3, [r3, #8]
 800f486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f48a:	2b40      	cmp	r3, #64	@ 0x40
 800f48c:	d146      	bne.n	800f51c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	3308      	adds	r3, #8
 800f494:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f498:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f49c:	e853 3f00 	ldrex	r3, [r3]
 800f4a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f4a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f4a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	3308      	adds	r3, #8
 800f4b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f4ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f4be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f4c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f4ca:	e841 2300 	strex	r3, r2, [r1]
 800f4ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f4d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d1d9      	bne.n	800f48e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d017      	beq.n	800f514 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4ea:	4a15      	ldr	r2, [pc, #84]	@ (800f540 <HAL_UART_IRQHandler+0x2c0>)
 800f4ec:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4f4:	4618      	mov	r0, r3
 800f4f6:	f7fb f8c5 	bl	800a684 <HAL_DMA_Abort_IT>
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d019      	beq.n	800f534 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f508:	687a      	ldr	r2, [r7, #4]
 800f50a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f50e:	4610      	mov	r0, r2
 800f510:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f512:	e00f      	b.n	800f534 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f7f7 fff1 	bl	80074fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f51a:	e00b      	b.n	800f534 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f51c:	6878      	ldr	r0, [r7, #4]
 800f51e:	f7f7 ffed 	bl	80074fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f522:	e007      	b.n	800f534 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f524:	6878      	ldr	r0, [r7, #4]
 800f526:	f7f7 ffe9 	bl	80074fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2200      	movs	r2, #0
 800f52e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f532:	e1dc      	b.n	800f8ee <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f534:	bf00      	nop
    return;
 800f536:	e1da      	b.n	800f8ee <HAL_UART_IRQHandler+0x66e>
 800f538:	10000001 	.word	0x10000001
 800f53c:	04000120 	.word	0x04000120
 800f540:	0801079b 	.word	0x0801079b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f548:	2b01      	cmp	r3, #1
 800f54a:	f040 8170 	bne.w	800f82e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f54e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f552:	f003 0310 	and.w	r3, r3, #16
 800f556:	2b00      	cmp	r3, #0
 800f558:	f000 8169 	beq.w	800f82e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f55c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f560:	f003 0310 	and.w	r3, r3, #16
 800f564:	2b00      	cmp	r3, #0
 800f566:	f000 8162 	beq.w	800f82e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	2210      	movs	r2, #16
 800f570:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	689b      	ldr	r3, [r3, #8]
 800f578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f57c:	2b40      	cmp	r3, #64	@ 0x40
 800f57e:	f040 80d8 	bne.w	800f732 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	685b      	ldr	r3, [r3, #4]
 800f58c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f590:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f594:	2b00      	cmp	r3, #0
 800f596:	f000 80af 	beq.w	800f6f8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f5a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f5a4:	429a      	cmp	r2, r3
 800f5a6:	f080 80a7 	bcs.w	800f6f8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f5b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	681b      	ldr	r3, [r3, #0]
 800f5be:	f003 0320 	and.w	r3, r3, #32
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	f040 8087 	bne.w	800f6d6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f5d4:	e853 3f00 	ldrex	r3, [r3]
 800f5d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f5dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f5e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f5e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	461a      	mov	r2, r3
 800f5ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f5f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f5f6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f5fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f602:	e841 2300 	strex	r3, r2, [r1]
 800f606:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f60a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d1da      	bne.n	800f5c8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	3308      	adds	r3, #8
 800f618:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f61a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f61c:	e853 3f00 	ldrex	r3, [r3]
 800f620:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f622:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f624:	f023 0301 	bic.w	r3, r3, #1
 800f628:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	3308      	adds	r3, #8
 800f632:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f636:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f63a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f63c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f63e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f642:	e841 2300 	strex	r3, r2, [r1]
 800f646:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f648:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d1e1      	bne.n	800f612 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	3308      	adds	r3, #8
 800f654:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f656:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f658:	e853 3f00 	ldrex	r3, [r3]
 800f65c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f65e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f660:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f664:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	3308      	adds	r3, #8
 800f66e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f672:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f674:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f676:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f678:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f67a:	e841 2300 	strex	r3, r2, [r1]
 800f67e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f682:	2b00      	cmp	r3, #0
 800f684:	d1e3      	bne.n	800f64e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	2220      	movs	r2, #32
 800f68a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	2200      	movs	r2, #0
 800f692:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f69a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f69c:	e853 3f00 	ldrex	r3, [r3]
 800f6a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f6a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6a4:	f023 0310 	bic.w	r3, r3, #16
 800f6a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	461a      	mov	r2, r3
 800f6b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f6b8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f6bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f6be:	e841 2300 	strex	r3, r2, [r1]
 800f6c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f6c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d1e4      	bne.n	800f694 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6d0:	4618      	mov	r0, r3
 800f6d2:	f7fa ff7e 	bl	800a5d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	2202      	movs	r2, #2
 800f6da:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f6e8:	b29b      	uxth	r3, r3
 800f6ea:	1ad3      	subs	r3, r2, r3
 800f6ec:	b29b      	uxth	r3, r3
 800f6ee:	4619      	mov	r1, r3
 800f6f0:	6878      	ldr	r0, [r7, #4]
 800f6f2:	f7f7 fdaf 	bl	8007254 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f6f6:	e0fc      	b.n	800f8f2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f6fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f702:	429a      	cmp	r2, r3
 800f704:	f040 80f5 	bne.w	800f8f2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	f003 0320 	and.w	r3, r3, #32
 800f716:	2b20      	cmp	r3, #32
 800f718:	f040 80eb 	bne.w	800f8f2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	2202      	movs	r2, #2
 800f720:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f728:	4619      	mov	r1, r3
 800f72a:	6878      	ldr	r0, [r7, #4]
 800f72c:	f7f7 fd92 	bl	8007254 <HAL_UARTEx_RxEventCallback>
      return;
 800f730:	e0df      	b.n	800f8f2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f73e:	b29b      	uxth	r3, r3
 800f740:	1ad3      	subs	r3, r2, r3
 800f742:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f74c:	b29b      	uxth	r3, r3
 800f74e:	2b00      	cmp	r3, #0
 800f750:	f000 80d1 	beq.w	800f8f6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800f754:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f758:	2b00      	cmp	r3, #0
 800f75a:	f000 80cc 	beq.w	800f8f6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f766:	e853 3f00 	ldrex	r3, [r3]
 800f76a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f76c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f76e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f772:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	461a      	mov	r2, r3
 800f77c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f780:	647b      	str	r3, [r7, #68]	@ 0x44
 800f782:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f784:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f786:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f788:	e841 2300 	strex	r3, r2, [r1]
 800f78c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f78e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f790:	2b00      	cmp	r3, #0
 800f792:	d1e4      	bne.n	800f75e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	3308      	adds	r3, #8
 800f79a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f79c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f79e:	e853 3f00 	ldrex	r3, [r3]
 800f7a2:	623b      	str	r3, [r7, #32]
   return(result);
 800f7a4:	6a3b      	ldr	r3, [r7, #32]
 800f7a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f7aa:	f023 0301 	bic.w	r3, r3, #1
 800f7ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	3308      	adds	r3, #8
 800f7b8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f7bc:	633a      	str	r2, [r7, #48]	@ 0x30
 800f7be:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f7c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f7c4:	e841 2300 	strex	r3, r2, [r1]
 800f7c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f7ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d1e1      	bne.n	800f794 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	2220      	movs	r2, #32
 800f7d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2200      	movs	r2, #0
 800f7dc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7ea:	693b      	ldr	r3, [r7, #16]
 800f7ec:	e853 3f00 	ldrex	r3, [r3]
 800f7f0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f7f2:	68fb      	ldr	r3, [r7, #12]
 800f7f4:	f023 0310 	bic.w	r3, r3, #16
 800f7f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	461a      	mov	r2, r3
 800f802:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f806:	61fb      	str	r3, [r7, #28]
 800f808:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f80a:	69b9      	ldr	r1, [r7, #24]
 800f80c:	69fa      	ldr	r2, [r7, #28]
 800f80e:	e841 2300 	strex	r3, r2, [r1]
 800f812:	617b      	str	r3, [r7, #20]
   return(result);
 800f814:	697b      	ldr	r3, [r7, #20]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d1e4      	bne.n	800f7e4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	2202      	movs	r2, #2
 800f81e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f820:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f824:	4619      	mov	r1, r3
 800f826:	6878      	ldr	r0, [r7, #4]
 800f828:	f7f7 fd14 	bl	8007254 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f82c:	e063      	b.n	800f8f6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f82e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f832:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f836:	2b00      	cmp	r3, #0
 800f838:	d00e      	beq.n	800f858 <HAL_UART_IRQHandler+0x5d8>
 800f83a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f83e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f842:	2b00      	cmp	r3, #0
 800f844:	d008      	beq.n	800f858 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f84e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f850:	6878      	ldr	r0, [r7, #4]
 800f852:	f000 ffdf 	bl	8010814 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f856:	e051      	b.n	800f8fc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f85c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f860:	2b00      	cmp	r3, #0
 800f862:	d014      	beq.n	800f88e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f868:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d105      	bne.n	800f87c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f870:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f874:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d008      	beq.n	800f88e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f880:	2b00      	cmp	r3, #0
 800f882:	d03a      	beq.n	800f8fa <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f888:	6878      	ldr	r0, [r7, #4]
 800f88a:	4798      	blx	r3
    }
    return;
 800f88c:	e035      	b.n	800f8fa <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f88e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f896:	2b00      	cmp	r3, #0
 800f898:	d009      	beq.n	800f8ae <HAL_UART_IRQHandler+0x62e>
 800f89a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f89e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d003      	beq.n	800f8ae <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f8a6:	6878      	ldr	r0, [r7, #4]
 800f8a8:	f000 ff89 	bl	80107be <UART_EndTransmit_IT>
    return;
 800f8ac:	e026      	b.n	800f8fc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f8ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d009      	beq.n	800f8ce <HAL_UART_IRQHandler+0x64e>
 800f8ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d003      	beq.n	800f8ce <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	f000 ffb8 	bl	801083c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f8cc:	e016      	b.n	800f8fc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f8ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d010      	beq.n	800f8fc <HAL_UART_IRQHandler+0x67c>
 800f8da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	da0c      	bge.n	800f8fc <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f8e2:	6878      	ldr	r0, [r7, #4]
 800f8e4:	f000 ffa0 	bl	8010828 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f8e8:	e008      	b.n	800f8fc <HAL_UART_IRQHandler+0x67c>
      return;
 800f8ea:	bf00      	nop
 800f8ec:	e006      	b.n	800f8fc <HAL_UART_IRQHandler+0x67c>
    return;
 800f8ee:	bf00      	nop
 800f8f0:	e004      	b.n	800f8fc <HAL_UART_IRQHandler+0x67c>
      return;
 800f8f2:	bf00      	nop
 800f8f4:	e002      	b.n	800f8fc <HAL_UART_IRQHandler+0x67c>
      return;
 800f8f6:	bf00      	nop
 800f8f8:	e000      	b.n	800f8fc <HAL_UART_IRQHandler+0x67c>
    return;
 800f8fa:	bf00      	nop
  }
}
 800f8fc:	37e8      	adds	r7, #232	@ 0xe8
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}
 800f902:	bf00      	nop

0800f904 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f904:	b480      	push	{r7}
 800f906:	b083      	sub	sp, #12
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f90c:	bf00      	nop
 800f90e:	370c      	adds	r7, #12
 800f910:	46bd      	mov	sp, r7
 800f912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f916:	4770      	bx	lr

0800f918 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f918:	b480      	push	{r7}
 800f91a:	b083      	sub	sp, #12
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f920:	bf00      	nop
 800f922:	370c      	adds	r7, #12
 800f924:	46bd      	mov	sp, r7
 800f926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f92a:	4770      	bx	lr

0800f92c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f92c:	b480      	push	{r7}
 800f92e:	b083      	sub	sp, #12
 800f930:	af00      	add	r7, sp, #0
 800f932:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800f934:	bf00      	nop
 800f936:	370c      	adds	r7, #12
 800f938:	46bd      	mov	sp, r7
 800f93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f93e:	4770      	bx	lr

0800f940 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f940:	b480      	push	{r7}
 800f942:	b083      	sub	sp, #12
 800f944:	af00      	add	r7, sp, #0
 800f946:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f948:	bf00      	nop
 800f94a:	370c      	adds	r7, #12
 800f94c:	46bd      	mov	sp, r7
 800f94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f952:	4770      	bx	lr

0800f954 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f954:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f958:	b08c      	sub	sp, #48	@ 0x30
 800f95a:	af00      	add	r7, sp, #0
 800f95c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f95e:	2300      	movs	r3, #0
 800f960:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f964:	697b      	ldr	r3, [r7, #20]
 800f966:	689a      	ldr	r2, [r3, #8]
 800f968:	697b      	ldr	r3, [r7, #20]
 800f96a:	691b      	ldr	r3, [r3, #16]
 800f96c:	431a      	orrs	r2, r3
 800f96e:	697b      	ldr	r3, [r7, #20]
 800f970:	695b      	ldr	r3, [r3, #20]
 800f972:	431a      	orrs	r2, r3
 800f974:	697b      	ldr	r3, [r7, #20]
 800f976:	69db      	ldr	r3, [r3, #28]
 800f978:	4313      	orrs	r3, r2
 800f97a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f97c:	697b      	ldr	r3, [r7, #20]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	681a      	ldr	r2, [r3, #0]
 800f982:	4bab      	ldr	r3, [pc, #684]	@ (800fc30 <UART_SetConfig+0x2dc>)
 800f984:	4013      	ands	r3, r2
 800f986:	697a      	ldr	r2, [r7, #20]
 800f988:	6812      	ldr	r2, [r2, #0]
 800f98a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f98c:	430b      	orrs	r3, r1
 800f98e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f990:	697b      	ldr	r3, [r7, #20]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	685b      	ldr	r3, [r3, #4]
 800f996:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f99a:	697b      	ldr	r3, [r7, #20]
 800f99c:	68da      	ldr	r2, [r3, #12]
 800f99e:	697b      	ldr	r3, [r7, #20]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	430a      	orrs	r2, r1
 800f9a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f9a6:	697b      	ldr	r3, [r7, #20]
 800f9a8:	699b      	ldr	r3, [r3, #24]
 800f9aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f9ac:	697b      	ldr	r3, [r7, #20]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	4aa0      	ldr	r2, [pc, #640]	@ (800fc34 <UART_SetConfig+0x2e0>)
 800f9b2:	4293      	cmp	r3, r2
 800f9b4:	d004      	beq.n	800f9c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f9b6:	697b      	ldr	r3, [r7, #20]
 800f9b8:	6a1b      	ldr	r3, [r3, #32]
 800f9ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f9bc:	4313      	orrs	r3, r2
 800f9be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f9c0:	697b      	ldr	r3, [r7, #20]
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	689b      	ldr	r3, [r3, #8]
 800f9c6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f9ca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f9ce:	697a      	ldr	r2, [r7, #20]
 800f9d0:	6812      	ldr	r2, [r2, #0]
 800f9d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f9d4:	430b      	orrs	r3, r1
 800f9d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f9d8:	697b      	ldr	r3, [r7, #20]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f9de:	f023 010f 	bic.w	r1, r3, #15
 800f9e2:	697b      	ldr	r3, [r7, #20]
 800f9e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f9e6:	697b      	ldr	r3, [r7, #20]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	430a      	orrs	r2, r1
 800f9ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f9ee:	697b      	ldr	r3, [r7, #20]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	4a91      	ldr	r2, [pc, #580]	@ (800fc38 <UART_SetConfig+0x2e4>)
 800f9f4:	4293      	cmp	r3, r2
 800f9f6:	d125      	bne.n	800fa44 <UART_SetConfig+0xf0>
 800f9f8:	4b90      	ldr	r3, [pc, #576]	@ (800fc3c <UART_SetConfig+0x2e8>)
 800f9fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f9fe:	f003 0303 	and.w	r3, r3, #3
 800fa02:	2b03      	cmp	r3, #3
 800fa04:	d81a      	bhi.n	800fa3c <UART_SetConfig+0xe8>
 800fa06:	a201      	add	r2, pc, #4	@ (adr r2, 800fa0c <UART_SetConfig+0xb8>)
 800fa08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa0c:	0800fa1d 	.word	0x0800fa1d
 800fa10:	0800fa2d 	.word	0x0800fa2d
 800fa14:	0800fa25 	.word	0x0800fa25
 800fa18:	0800fa35 	.word	0x0800fa35
 800fa1c:	2301      	movs	r3, #1
 800fa1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa22:	e0d6      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fa24:	2302      	movs	r3, #2
 800fa26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa2a:	e0d2      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fa2c:	2304      	movs	r3, #4
 800fa2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa32:	e0ce      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fa34:	2308      	movs	r3, #8
 800fa36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa3a:	e0ca      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fa3c:	2310      	movs	r3, #16
 800fa3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa42:	e0c6      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fa44:	697b      	ldr	r3, [r7, #20]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	4a7d      	ldr	r2, [pc, #500]	@ (800fc40 <UART_SetConfig+0x2ec>)
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	d138      	bne.n	800fac0 <UART_SetConfig+0x16c>
 800fa4e:	4b7b      	ldr	r3, [pc, #492]	@ (800fc3c <UART_SetConfig+0x2e8>)
 800fa50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa54:	f003 030c 	and.w	r3, r3, #12
 800fa58:	2b0c      	cmp	r3, #12
 800fa5a:	d82d      	bhi.n	800fab8 <UART_SetConfig+0x164>
 800fa5c:	a201      	add	r2, pc, #4	@ (adr r2, 800fa64 <UART_SetConfig+0x110>)
 800fa5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa62:	bf00      	nop
 800fa64:	0800fa99 	.word	0x0800fa99
 800fa68:	0800fab9 	.word	0x0800fab9
 800fa6c:	0800fab9 	.word	0x0800fab9
 800fa70:	0800fab9 	.word	0x0800fab9
 800fa74:	0800faa9 	.word	0x0800faa9
 800fa78:	0800fab9 	.word	0x0800fab9
 800fa7c:	0800fab9 	.word	0x0800fab9
 800fa80:	0800fab9 	.word	0x0800fab9
 800fa84:	0800faa1 	.word	0x0800faa1
 800fa88:	0800fab9 	.word	0x0800fab9
 800fa8c:	0800fab9 	.word	0x0800fab9
 800fa90:	0800fab9 	.word	0x0800fab9
 800fa94:	0800fab1 	.word	0x0800fab1
 800fa98:	2300      	movs	r3, #0
 800fa9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa9e:	e098      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800faa0:	2302      	movs	r3, #2
 800faa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800faa6:	e094      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800faa8:	2304      	movs	r3, #4
 800faaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800faae:	e090      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fab0:	2308      	movs	r3, #8
 800fab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fab6:	e08c      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fab8:	2310      	movs	r3, #16
 800faba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fabe:	e088      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fac0:	697b      	ldr	r3, [r7, #20]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	4a5f      	ldr	r2, [pc, #380]	@ (800fc44 <UART_SetConfig+0x2f0>)
 800fac6:	4293      	cmp	r3, r2
 800fac8:	d125      	bne.n	800fb16 <UART_SetConfig+0x1c2>
 800faca:	4b5c      	ldr	r3, [pc, #368]	@ (800fc3c <UART_SetConfig+0x2e8>)
 800facc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fad0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800fad4:	2b30      	cmp	r3, #48	@ 0x30
 800fad6:	d016      	beq.n	800fb06 <UART_SetConfig+0x1b2>
 800fad8:	2b30      	cmp	r3, #48	@ 0x30
 800fada:	d818      	bhi.n	800fb0e <UART_SetConfig+0x1ba>
 800fadc:	2b20      	cmp	r3, #32
 800fade:	d00a      	beq.n	800faf6 <UART_SetConfig+0x1a2>
 800fae0:	2b20      	cmp	r3, #32
 800fae2:	d814      	bhi.n	800fb0e <UART_SetConfig+0x1ba>
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d002      	beq.n	800faee <UART_SetConfig+0x19a>
 800fae8:	2b10      	cmp	r3, #16
 800faea:	d008      	beq.n	800fafe <UART_SetConfig+0x1aa>
 800faec:	e00f      	b.n	800fb0e <UART_SetConfig+0x1ba>
 800faee:	2300      	movs	r3, #0
 800faf0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800faf4:	e06d      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800faf6:	2302      	movs	r3, #2
 800faf8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fafc:	e069      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fafe:	2304      	movs	r3, #4
 800fb00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb04:	e065      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fb06:	2308      	movs	r3, #8
 800fb08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb0c:	e061      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fb0e:	2310      	movs	r3, #16
 800fb10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb14:	e05d      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fb16:	697b      	ldr	r3, [r7, #20]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	4a4b      	ldr	r2, [pc, #300]	@ (800fc48 <UART_SetConfig+0x2f4>)
 800fb1c:	4293      	cmp	r3, r2
 800fb1e:	d125      	bne.n	800fb6c <UART_SetConfig+0x218>
 800fb20:	4b46      	ldr	r3, [pc, #280]	@ (800fc3c <UART_SetConfig+0x2e8>)
 800fb22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fb26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800fb2a:	2bc0      	cmp	r3, #192	@ 0xc0
 800fb2c:	d016      	beq.n	800fb5c <UART_SetConfig+0x208>
 800fb2e:	2bc0      	cmp	r3, #192	@ 0xc0
 800fb30:	d818      	bhi.n	800fb64 <UART_SetConfig+0x210>
 800fb32:	2b80      	cmp	r3, #128	@ 0x80
 800fb34:	d00a      	beq.n	800fb4c <UART_SetConfig+0x1f8>
 800fb36:	2b80      	cmp	r3, #128	@ 0x80
 800fb38:	d814      	bhi.n	800fb64 <UART_SetConfig+0x210>
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d002      	beq.n	800fb44 <UART_SetConfig+0x1f0>
 800fb3e:	2b40      	cmp	r3, #64	@ 0x40
 800fb40:	d008      	beq.n	800fb54 <UART_SetConfig+0x200>
 800fb42:	e00f      	b.n	800fb64 <UART_SetConfig+0x210>
 800fb44:	2300      	movs	r3, #0
 800fb46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb4a:	e042      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fb4c:	2302      	movs	r3, #2
 800fb4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb52:	e03e      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fb54:	2304      	movs	r3, #4
 800fb56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb5a:	e03a      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fb5c:	2308      	movs	r3, #8
 800fb5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb62:	e036      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fb64:	2310      	movs	r3, #16
 800fb66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb6a:	e032      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fb6c:	697b      	ldr	r3, [r7, #20]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	4a30      	ldr	r2, [pc, #192]	@ (800fc34 <UART_SetConfig+0x2e0>)
 800fb72:	4293      	cmp	r3, r2
 800fb74:	d12a      	bne.n	800fbcc <UART_SetConfig+0x278>
 800fb76:	4b31      	ldr	r3, [pc, #196]	@ (800fc3c <UART_SetConfig+0x2e8>)
 800fb78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fb7c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fb80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fb84:	d01a      	beq.n	800fbbc <UART_SetConfig+0x268>
 800fb86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fb8a:	d81b      	bhi.n	800fbc4 <UART_SetConfig+0x270>
 800fb8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fb90:	d00c      	beq.n	800fbac <UART_SetConfig+0x258>
 800fb92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fb96:	d815      	bhi.n	800fbc4 <UART_SetConfig+0x270>
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d003      	beq.n	800fba4 <UART_SetConfig+0x250>
 800fb9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fba0:	d008      	beq.n	800fbb4 <UART_SetConfig+0x260>
 800fba2:	e00f      	b.n	800fbc4 <UART_SetConfig+0x270>
 800fba4:	2300      	movs	r3, #0
 800fba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbaa:	e012      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fbac:	2302      	movs	r3, #2
 800fbae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbb2:	e00e      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fbb4:	2304      	movs	r3, #4
 800fbb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbba:	e00a      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fbbc:	2308      	movs	r3, #8
 800fbbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbc2:	e006      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fbc4:	2310      	movs	r3, #16
 800fbc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbca:	e002      	b.n	800fbd2 <UART_SetConfig+0x27e>
 800fbcc:	2310      	movs	r3, #16
 800fbce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fbd2:	697b      	ldr	r3, [r7, #20]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	4a17      	ldr	r2, [pc, #92]	@ (800fc34 <UART_SetConfig+0x2e0>)
 800fbd8:	4293      	cmp	r3, r2
 800fbda:	f040 80a8 	bne.w	800fd2e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fbde:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fbe2:	2b08      	cmp	r3, #8
 800fbe4:	d834      	bhi.n	800fc50 <UART_SetConfig+0x2fc>
 800fbe6:	a201      	add	r2, pc, #4	@ (adr r2, 800fbec <UART_SetConfig+0x298>)
 800fbe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbec:	0800fc11 	.word	0x0800fc11
 800fbf0:	0800fc51 	.word	0x0800fc51
 800fbf4:	0800fc19 	.word	0x0800fc19
 800fbf8:	0800fc51 	.word	0x0800fc51
 800fbfc:	0800fc1f 	.word	0x0800fc1f
 800fc00:	0800fc51 	.word	0x0800fc51
 800fc04:	0800fc51 	.word	0x0800fc51
 800fc08:	0800fc51 	.word	0x0800fc51
 800fc0c:	0800fc27 	.word	0x0800fc27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fc10:	f7fe fa60 	bl	800e0d4 <HAL_RCC_GetPCLK1Freq>
 800fc14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc16:	e021      	b.n	800fc5c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fc18:	4b0c      	ldr	r3, [pc, #48]	@ (800fc4c <UART_SetConfig+0x2f8>)
 800fc1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc1c:	e01e      	b.n	800fc5c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fc1e:	f7fe f9eb 	bl	800dff8 <HAL_RCC_GetSysClockFreq>
 800fc22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc24:	e01a      	b.n	800fc5c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fc26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc2c:	e016      	b.n	800fc5c <UART_SetConfig+0x308>
 800fc2e:	bf00      	nop
 800fc30:	cfff69f3 	.word	0xcfff69f3
 800fc34:	40008000 	.word	0x40008000
 800fc38:	40013800 	.word	0x40013800
 800fc3c:	40021000 	.word	0x40021000
 800fc40:	40004400 	.word	0x40004400
 800fc44:	40004800 	.word	0x40004800
 800fc48:	40004c00 	.word	0x40004c00
 800fc4c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800fc50:	2300      	movs	r3, #0
 800fc52:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fc54:	2301      	movs	r3, #1
 800fc56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fc5a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fc5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	f000 812a 	beq.w	800feb8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fc64:	697b      	ldr	r3, [r7, #20]
 800fc66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc68:	4a9e      	ldr	r2, [pc, #632]	@ (800fee4 <UART_SetConfig+0x590>)
 800fc6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fc6e:	461a      	mov	r2, r3
 800fc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc72:	fbb3 f3f2 	udiv	r3, r3, r2
 800fc76:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fc78:	697b      	ldr	r3, [r7, #20]
 800fc7a:	685a      	ldr	r2, [r3, #4]
 800fc7c:	4613      	mov	r3, r2
 800fc7e:	005b      	lsls	r3, r3, #1
 800fc80:	4413      	add	r3, r2
 800fc82:	69ba      	ldr	r2, [r7, #24]
 800fc84:	429a      	cmp	r2, r3
 800fc86:	d305      	bcc.n	800fc94 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fc88:	697b      	ldr	r3, [r7, #20]
 800fc8a:	685b      	ldr	r3, [r3, #4]
 800fc8c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fc8e:	69ba      	ldr	r2, [r7, #24]
 800fc90:	429a      	cmp	r2, r3
 800fc92:	d903      	bls.n	800fc9c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800fc94:	2301      	movs	r3, #1
 800fc96:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fc9a:	e10d      	b.n	800feb8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fc9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc9e:	2200      	movs	r2, #0
 800fca0:	60bb      	str	r3, [r7, #8]
 800fca2:	60fa      	str	r2, [r7, #12]
 800fca4:	697b      	ldr	r3, [r7, #20]
 800fca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fca8:	4a8e      	ldr	r2, [pc, #568]	@ (800fee4 <UART_SetConfig+0x590>)
 800fcaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fcae:	b29b      	uxth	r3, r3
 800fcb0:	2200      	movs	r2, #0
 800fcb2:	603b      	str	r3, [r7, #0]
 800fcb4:	607a      	str	r2, [r7, #4]
 800fcb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fcba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fcbe:	f7f0 ff9b 	bl	8000bf8 <__aeabi_uldivmod>
 800fcc2:	4602      	mov	r2, r0
 800fcc4:	460b      	mov	r3, r1
 800fcc6:	4610      	mov	r0, r2
 800fcc8:	4619      	mov	r1, r3
 800fcca:	f04f 0200 	mov.w	r2, #0
 800fcce:	f04f 0300 	mov.w	r3, #0
 800fcd2:	020b      	lsls	r3, r1, #8
 800fcd4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fcd8:	0202      	lsls	r2, r0, #8
 800fcda:	6979      	ldr	r1, [r7, #20]
 800fcdc:	6849      	ldr	r1, [r1, #4]
 800fcde:	0849      	lsrs	r1, r1, #1
 800fce0:	2000      	movs	r0, #0
 800fce2:	460c      	mov	r4, r1
 800fce4:	4605      	mov	r5, r0
 800fce6:	eb12 0804 	adds.w	r8, r2, r4
 800fcea:	eb43 0905 	adc.w	r9, r3, r5
 800fcee:	697b      	ldr	r3, [r7, #20]
 800fcf0:	685b      	ldr	r3, [r3, #4]
 800fcf2:	2200      	movs	r2, #0
 800fcf4:	469a      	mov	sl, r3
 800fcf6:	4693      	mov	fp, r2
 800fcf8:	4652      	mov	r2, sl
 800fcfa:	465b      	mov	r3, fp
 800fcfc:	4640      	mov	r0, r8
 800fcfe:	4649      	mov	r1, r9
 800fd00:	f7f0 ff7a 	bl	8000bf8 <__aeabi_uldivmod>
 800fd04:	4602      	mov	r2, r0
 800fd06:	460b      	mov	r3, r1
 800fd08:	4613      	mov	r3, r2
 800fd0a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fd0c:	6a3b      	ldr	r3, [r7, #32]
 800fd0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fd12:	d308      	bcc.n	800fd26 <UART_SetConfig+0x3d2>
 800fd14:	6a3b      	ldr	r3, [r7, #32]
 800fd16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fd1a:	d204      	bcs.n	800fd26 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800fd1c:	697b      	ldr	r3, [r7, #20]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	6a3a      	ldr	r2, [r7, #32]
 800fd22:	60da      	str	r2, [r3, #12]
 800fd24:	e0c8      	b.n	800feb8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800fd26:	2301      	movs	r3, #1
 800fd28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fd2c:	e0c4      	b.n	800feb8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fd2e:	697b      	ldr	r3, [r7, #20]
 800fd30:	69db      	ldr	r3, [r3, #28]
 800fd32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fd36:	d167      	bne.n	800fe08 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800fd38:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fd3c:	2b08      	cmp	r3, #8
 800fd3e:	d828      	bhi.n	800fd92 <UART_SetConfig+0x43e>
 800fd40:	a201      	add	r2, pc, #4	@ (adr r2, 800fd48 <UART_SetConfig+0x3f4>)
 800fd42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd46:	bf00      	nop
 800fd48:	0800fd6d 	.word	0x0800fd6d
 800fd4c:	0800fd75 	.word	0x0800fd75
 800fd50:	0800fd7d 	.word	0x0800fd7d
 800fd54:	0800fd93 	.word	0x0800fd93
 800fd58:	0800fd83 	.word	0x0800fd83
 800fd5c:	0800fd93 	.word	0x0800fd93
 800fd60:	0800fd93 	.word	0x0800fd93
 800fd64:	0800fd93 	.word	0x0800fd93
 800fd68:	0800fd8b 	.word	0x0800fd8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd6c:	f7fe f9b2 	bl	800e0d4 <HAL_RCC_GetPCLK1Freq>
 800fd70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd72:	e014      	b.n	800fd9e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fd74:	f7fe f9c4 	bl	800e100 <HAL_RCC_GetPCLK2Freq>
 800fd78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd7a:	e010      	b.n	800fd9e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fd7c:	4b5a      	ldr	r3, [pc, #360]	@ (800fee8 <UART_SetConfig+0x594>)
 800fd7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd80:	e00d      	b.n	800fd9e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fd82:	f7fe f939 	bl	800dff8 <HAL_RCC_GetSysClockFreq>
 800fd86:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd88:	e009      	b.n	800fd9e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fd8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fd8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd90:	e005      	b.n	800fd9e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800fd92:	2300      	movs	r3, #0
 800fd94:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fd96:	2301      	movs	r3, #1
 800fd98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fd9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fd9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	f000 8089 	beq.w	800feb8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fda6:	697b      	ldr	r3, [r7, #20]
 800fda8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fdaa:	4a4e      	ldr	r2, [pc, #312]	@ (800fee4 <UART_SetConfig+0x590>)
 800fdac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fdb0:	461a      	mov	r2, r3
 800fdb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdb4:	fbb3 f3f2 	udiv	r3, r3, r2
 800fdb8:	005a      	lsls	r2, r3, #1
 800fdba:	697b      	ldr	r3, [r7, #20]
 800fdbc:	685b      	ldr	r3, [r3, #4]
 800fdbe:	085b      	lsrs	r3, r3, #1
 800fdc0:	441a      	add	r2, r3
 800fdc2:	697b      	ldr	r3, [r7, #20]
 800fdc4:	685b      	ldr	r3, [r3, #4]
 800fdc6:	fbb2 f3f3 	udiv	r3, r2, r3
 800fdca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fdcc:	6a3b      	ldr	r3, [r7, #32]
 800fdce:	2b0f      	cmp	r3, #15
 800fdd0:	d916      	bls.n	800fe00 <UART_SetConfig+0x4ac>
 800fdd2:	6a3b      	ldr	r3, [r7, #32]
 800fdd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fdd8:	d212      	bcs.n	800fe00 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fdda:	6a3b      	ldr	r3, [r7, #32]
 800fddc:	b29b      	uxth	r3, r3
 800fdde:	f023 030f 	bic.w	r3, r3, #15
 800fde2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fde4:	6a3b      	ldr	r3, [r7, #32]
 800fde6:	085b      	lsrs	r3, r3, #1
 800fde8:	b29b      	uxth	r3, r3
 800fdea:	f003 0307 	and.w	r3, r3, #7
 800fdee:	b29a      	uxth	r2, r3
 800fdf0:	8bfb      	ldrh	r3, [r7, #30]
 800fdf2:	4313      	orrs	r3, r2
 800fdf4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800fdf6:	697b      	ldr	r3, [r7, #20]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	8bfa      	ldrh	r2, [r7, #30]
 800fdfc:	60da      	str	r2, [r3, #12]
 800fdfe:	e05b      	b.n	800feb8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800fe00:	2301      	movs	r3, #1
 800fe02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fe06:	e057      	b.n	800feb8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fe08:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fe0c:	2b08      	cmp	r3, #8
 800fe0e:	d828      	bhi.n	800fe62 <UART_SetConfig+0x50e>
 800fe10:	a201      	add	r2, pc, #4	@ (adr r2, 800fe18 <UART_SetConfig+0x4c4>)
 800fe12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe16:	bf00      	nop
 800fe18:	0800fe3d 	.word	0x0800fe3d
 800fe1c:	0800fe45 	.word	0x0800fe45
 800fe20:	0800fe4d 	.word	0x0800fe4d
 800fe24:	0800fe63 	.word	0x0800fe63
 800fe28:	0800fe53 	.word	0x0800fe53
 800fe2c:	0800fe63 	.word	0x0800fe63
 800fe30:	0800fe63 	.word	0x0800fe63
 800fe34:	0800fe63 	.word	0x0800fe63
 800fe38:	0800fe5b 	.word	0x0800fe5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fe3c:	f7fe f94a 	bl	800e0d4 <HAL_RCC_GetPCLK1Freq>
 800fe40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fe42:	e014      	b.n	800fe6e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fe44:	f7fe f95c 	bl	800e100 <HAL_RCC_GetPCLK2Freq>
 800fe48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fe4a:	e010      	b.n	800fe6e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fe4c:	4b26      	ldr	r3, [pc, #152]	@ (800fee8 <UART_SetConfig+0x594>)
 800fe4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fe50:	e00d      	b.n	800fe6e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fe52:	f7fe f8d1 	bl	800dff8 <HAL_RCC_GetSysClockFreq>
 800fe56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fe58:	e009      	b.n	800fe6e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fe5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fe5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fe60:	e005      	b.n	800fe6e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800fe62:	2300      	movs	r3, #0
 800fe64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fe66:	2301      	movs	r3, #1
 800fe68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fe6c:	bf00      	nop
    }

    if (pclk != 0U)
 800fe6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d021      	beq.n	800feb8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fe74:	697b      	ldr	r3, [r7, #20]
 800fe76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe78:	4a1a      	ldr	r2, [pc, #104]	@ (800fee4 <UART_SetConfig+0x590>)
 800fe7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fe7e:	461a      	mov	r2, r3
 800fe80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe82:	fbb3 f2f2 	udiv	r2, r3, r2
 800fe86:	697b      	ldr	r3, [r7, #20]
 800fe88:	685b      	ldr	r3, [r3, #4]
 800fe8a:	085b      	lsrs	r3, r3, #1
 800fe8c:	441a      	add	r2, r3
 800fe8e:	697b      	ldr	r3, [r7, #20]
 800fe90:	685b      	ldr	r3, [r3, #4]
 800fe92:	fbb2 f3f3 	udiv	r3, r2, r3
 800fe96:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fe98:	6a3b      	ldr	r3, [r7, #32]
 800fe9a:	2b0f      	cmp	r3, #15
 800fe9c:	d909      	bls.n	800feb2 <UART_SetConfig+0x55e>
 800fe9e:	6a3b      	ldr	r3, [r7, #32]
 800fea0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fea4:	d205      	bcs.n	800feb2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fea6:	6a3b      	ldr	r3, [r7, #32]
 800fea8:	b29a      	uxth	r2, r3
 800feaa:	697b      	ldr	r3, [r7, #20]
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	60da      	str	r2, [r3, #12]
 800feb0:	e002      	b.n	800feb8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800feb2:	2301      	movs	r3, #1
 800feb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800feb8:	697b      	ldr	r3, [r7, #20]
 800feba:	2201      	movs	r2, #1
 800febc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fec0:	697b      	ldr	r3, [r7, #20]
 800fec2:	2201      	movs	r2, #1
 800fec4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fec8:	697b      	ldr	r3, [r7, #20]
 800feca:	2200      	movs	r2, #0
 800fecc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fece:	697b      	ldr	r3, [r7, #20]
 800fed0:	2200      	movs	r2, #0
 800fed2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fed4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800fed8:	4618      	mov	r0, r3
 800feda:	3730      	adds	r7, #48	@ 0x30
 800fedc:	46bd      	mov	sp, r7
 800fede:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fee2:	bf00      	nop
 800fee4:	0801c8f8 	.word	0x0801c8f8
 800fee8:	00f42400 	.word	0x00f42400

0800feec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800feec:	b480      	push	{r7}
 800feee:	b083      	sub	sp, #12
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fef8:	f003 0308 	and.w	r3, r3, #8
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d00a      	beq.n	800ff16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	685b      	ldr	r3, [r3, #4]
 800ff06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	430a      	orrs	r2, r1
 800ff14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff1a:	f003 0301 	and.w	r3, r3, #1
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d00a      	beq.n	800ff38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	685b      	ldr	r3, [r3, #4]
 800ff28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	430a      	orrs	r2, r1
 800ff36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff3c:	f003 0302 	and.w	r3, r3, #2
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d00a      	beq.n	800ff5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	685b      	ldr	r3, [r3, #4]
 800ff4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	430a      	orrs	r2, r1
 800ff58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff5e:	f003 0304 	and.w	r3, r3, #4
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d00a      	beq.n	800ff7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	685b      	ldr	r3, [r3, #4]
 800ff6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	430a      	orrs	r2, r1
 800ff7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff80:	f003 0310 	and.w	r3, r3, #16
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d00a      	beq.n	800ff9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	689b      	ldr	r3, [r3, #8]
 800ff8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	430a      	orrs	r2, r1
 800ff9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ffa2:	f003 0320 	and.w	r3, r3, #32
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d00a      	beq.n	800ffc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	689b      	ldr	r3, [r3, #8]
 800ffb0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	430a      	orrs	r2, r1
 800ffbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ffc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d01a      	beq.n	8010002 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	685b      	ldr	r3, [r3, #4]
 800ffd2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	430a      	orrs	r2, r1
 800ffe0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ffe6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ffea:	d10a      	bne.n	8010002 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	685b      	ldr	r3, [r3, #4]
 800fff2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	430a      	orrs	r2, r1
 8010000:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801000a:	2b00      	cmp	r3, #0
 801000c:	d00a      	beq.n	8010024 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	685b      	ldr	r3, [r3, #4]
 8010014:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	430a      	orrs	r2, r1
 8010022:	605a      	str	r2, [r3, #4]
  }
}
 8010024:	bf00      	nop
 8010026:	370c      	adds	r7, #12
 8010028:	46bd      	mov	sp, r7
 801002a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801002e:	4770      	bx	lr

08010030 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010030:	b580      	push	{r7, lr}
 8010032:	b098      	sub	sp, #96	@ 0x60
 8010034:	af02      	add	r7, sp, #8
 8010036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	2200      	movs	r2, #0
 801003c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010040:	f7f8 f9c0 	bl	80083c4 <HAL_GetTick>
 8010044:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	f003 0308 	and.w	r3, r3, #8
 8010050:	2b08      	cmp	r3, #8
 8010052:	d12f      	bne.n	80100b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010054:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010058:	9300      	str	r3, [sp, #0]
 801005a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801005c:	2200      	movs	r2, #0
 801005e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010062:	6878      	ldr	r0, [r7, #4]
 8010064:	f000 f88e 	bl	8010184 <UART_WaitOnFlagUntilTimeout>
 8010068:	4603      	mov	r3, r0
 801006a:	2b00      	cmp	r3, #0
 801006c:	d022      	beq.n	80100b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010076:	e853 3f00 	ldrex	r3, [r3]
 801007a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801007c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801007e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010082:	653b      	str	r3, [r7, #80]	@ 0x50
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	461a      	mov	r2, r3
 801008a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801008c:	647b      	str	r3, [r7, #68]	@ 0x44
 801008e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010090:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010092:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010094:	e841 2300 	strex	r3, r2, [r1]
 8010098:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801009a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801009c:	2b00      	cmp	r3, #0
 801009e:	d1e6      	bne.n	801006e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	2220      	movs	r2, #32
 80100a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	2200      	movs	r2, #0
 80100ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80100b0:	2303      	movs	r3, #3
 80100b2:	e063      	b.n	801017c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	f003 0304 	and.w	r3, r3, #4
 80100be:	2b04      	cmp	r3, #4
 80100c0:	d149      	bne.n	8010156 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80100c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80100c6:	9300      	str	r3, [sp, #0]
 80100c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80100ca:	2200      	movs	r2, #0
 80100cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80100d0:	6878      	ldr	r0, [r7, #4]
 80100d2:	f000 f857 	bl	8010184 <UART_WaitOnFlagUntilTimeout>
 80100d6:	4603      	mov	r3, r0
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d03c      	beq.n	8010156 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e4:	e853 3f00 	ldrex	r3, [r3]
 80100e8:	623b      	str	r3, [r7, #32]
   return(result);
 80100ea:	6a3b      	ldr	r3, [r7, #32]
 80100ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80100f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	461a      	mov	r2, r3
 80100f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80100fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010102:	e841 2300 	strex	r3, r2, [r1]
 8010106:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801010a:	2b00      	cmp	r3, #0
 801010c:	d1e6      	bne.n	80100dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	3308      	adds	r3, #8
 8010114:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010116:	693b      	ldr	r3, [r7, #16]
 8010118:	e853 3f00 	ldrex	r3, [r3]
 801011c:	60fb      	str	r3, [r7, #12]
   return(result);
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	f023 0301 	bic.w	r3, r3, #1
 8010124:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	3308      	adds	r3, #8
 801012c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801012e:	61fa      	str	r2, [r7, #28]
 8010130:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010132:	69b9      	ldr	r1, [r7, #24]
 8010134:	69fa      	ldr	r2, [r7, #28]
 8010136:	e841 2300 	strex	r3, r2, [r1]
 801013a:	617b      	str	r3, [r7, #20]
   return(result);
 801013c:	697b      	ldr	r3, [r7, #20]
 801013e:	2b00      	cmp	r3, #0
 8010140:	d1e5      	bne.n	801010e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	2220      	movs	r2, #32
 8010146:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	2200      	movs	r2, #0
 801014e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010152:	2303      	movs	r3, #3
 8010154:	e012      	b.n	801017c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	2220      	movs	r2, #32
 801015a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	2220      	movs	r2, #32
 8010162:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	2200      	movs	r2, #0
 801016a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	2200      	movs	r2, #0
 8010170:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	2200      	movs	r2, #0
 8010176:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801017a:	2300      	movs	r3, #0
}
 801017c:	4618      	mov	r0, r3
 801017e:	3758      	adds	r7, #88	@ 0x58
 8010180:	46bd      	mov	sp, r7
 8010182:	bd80      	pop	{r7, pc}

08010184 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010184:	b580      	push	{r7, lr}
 8010186:	b084      	sub	sp, #16
 8010188:	af00      	add	r7, sp, #0
 801018a:	60f8      	str	r0, [r7, #12]
 801018c:	60b9      	str	r1, [r7, #8]
 801018e:	603b      	str	r3, [r7, #0]
 8010190:	4613      	mov	r3, r2
 8010192:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010194:	e04f      	b.n	8010236 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010196:	69bb      	ldr	r3, [r7, #24]
 8010198:	f1b3 3fff 	cmp.w	r3, #4294967295
 801019c:	d04b      	beq.n	8010236 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801019e:	f7f8 f911 	bl	80083c4 <HAL_GetTick>
 80101a2:	4602      	mov	r2, r0
 80101a4:	683b      	ldr	r3, [r7, #0]
 80101a6:	1ad3      	subs	r3, r2, r3
 80101a8:	69ba      	ldr	r2, [r7, #24]
 80101aa:	429a      	cmp	r2, r3
 80101ac:	d302      	bcc.n	80101b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80101ae:	69bb      	ldr	r3, [r7, #24]
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d101      	bne.n	80101b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80101b4:	2303      	movs	r3, #3
 80101b6:	e04e      	b.n	8010256 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	f003 0304 	and.w	r3, r3, #4
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d037      	beq.n	8010236 <UART_WaitOnFlagUntilTimeout+0xb2>
 80101c6:	68bb      	ldr	r3, [r7, #8]
 80101c8:	2b80      	cmp	r3, #128	@ 0x80
 80101ca:	d034      	beq.n	8010236 <UART_WaitOnFlagUntilTimeout+0xb2>
 80101cc:	68bb      	ldr	r3, [r7, #8]
 80101ce:	2b40      	cmp	r3, #64	@ 0x40
 80101d0:	d031      	beq.n	8010236 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	69db      	ldr	r3, [r3, #28]
 80101d8:	f003 0308 	and.w	r3, r3, #8
 80101dc:	2b08      	cmp	r3, #8
 80101de:	d110      	bne.n	8010202 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	2208      	movs	r2, #8
 80101e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80101e8:	68f8      	ldr	r0, [r7, #12]
 80101ea:	f000 f920 	bl	801042e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	2208      	movs	r2, #8
 80101f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	2200      	movs	r2, #0
 80101fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80101fe:	2301      	movs	r3, #1
 8010200:	e029      	b.n	8010256 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	69db      	ldr	r3, [r3, #28]
 8010208:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801020c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010210:	d111      	bne.n	8010236 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	681b      	ldr	r3, [r3, #0]
 8010216:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801021a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801021c:	68f8      	ldr	r0, [r7, #12]
 801021e:	f000 f906 	bl	801042e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	2220      	movs	r2, #32
 8010226:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	2200      	movs	r2, #0
 801022e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010232:	2303      	movs	r3, #3
 8010234:	e00f      	b.n	8010256 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	69da      	ldr	r2, [r3, #28]
 801023c:	68bb      	ldr	r3, [r7, #8]
 801023e:	4013      	ands	r3, r2
 8010240:	68ba      	ldr	r2, [r7, #8]
 8010242:	429a      	cmp	r2, r3
 8010244:	bf0c      	ite	eq
 8010246:	2301      	moveq	r3, #1
 8010248:	2300      	movne	r3, #0
 801024a:	b2db      	uxtb	r3, r3
 801024c:	461a      	mov	r2, r3
 801024e:	79fb      	ldrb	r3, [r7, #7]
 8010250:	429a      	cmp	r2, r3
 8010252:	d0a0      	beq.n	8010196 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010254:	2300      	movs	r3, #0
}
 8010256:	4618      	mov	r0, r3
 8010258:	3710      	adds	r7, #16
 801025a:	46bd      	mov	sp, r7
 801025c:	bd80      	pop	{r7, pc}
	...

08010260 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010260:	b580      	push	{r7, lr}
 8010262:	b096      	sub	sp, #88	@ 0x58
 8010264:	af00      	add	r7, sp, #0
 8010266:	60f8      	str	r0, [r7, #12]
 8010268:	60b9      	str	r1, [r7, #8]
 801026a:	4613      	mov	r3, r2
 801026c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	68ba      	ldr	r2, [r7, #8]
 8010272:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	88fa      	ldrh	r2, [r7, #6]
 8010278:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	2200      	movs	r2, #0
 8010280:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	2222      	movs	r2, #34	@ 0x22
 8010288:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 801028c:	68fb      	ldr	r3, [r7, #12]
 801028e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010292:	2b00      	cmp	r3, #0
 8010294:	d02d      	beq.n	80102f2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801029c:	4a40      	ldr	r2, [pc, #256]	@ (80103a0 <UART_Start_Receive_DMA+0x140>)
 801029e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80102a6:	4a3f      	ldr	r2, [pc, #252]	@ (80103a4 <UART_Start_Receive_DMA+0x144>)
 80102a8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80102b0:	4a3d      	ldr	r2, [pc, #244]	@ (80103a8 <UART_Start_Receive_DMA+0x148>)
 80102b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80102ba:	2200      	movs	r2, #0
 80102bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	3324      	adds	r3, #36	@ 0x24
 80102ca:	4619      	mov	r1, r3
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80102d0:	461a      	mov	r2, r3
 80102d2:	88fb      	ldrh	r3, [r7, #6]
 80102d4:	f7fa f902 	bl	800a4dc <HAL_DMA_Start_IT>
 80102d8:	4603      	mov	r3, r0
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d009      	beq.n	80102f2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	2210      	movs	r2, #16
 80102e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	2220      	movs	r2, #32
 80102ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80102ee:	2301      	movs	r3, #1
 80102f0:	e051      	b.n	8010396 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	691b      	ldr	r3, [r3, #16]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d018      	beq.n	801032c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010300:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010302:	e853 3f00 	ldrex	r3, [r3]
 8010306:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801030a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801030e:	657b      	str	r3, [r7, #84]	@ 0x54
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	461a      	mov	r2, r3
 8010316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010318:	64bb      	str	r3, [r7, #72]	@ 0x48
 801031a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801031c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801031e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010320:	e841 2300 	strex	r3, r2, [r1]
 8010324:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010328:	2b00      	cmp	r3, #0
 801032a:	d1e6      	bne.n	80102fa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	3308      	adds	r3, #8
 8010332:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010336:	e853 3f00 	ldrex	r3, [r3]
 801033a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801033c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801033e:	f043 0301 	orr.w	r3, r3, #1
 8010342:	653b      	str	r3, [r7, #80]	@ 0x50
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	3308      	adds	r3, #8
 801034a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801034c:	637a      	str	r2, [r7, #52]	@ 0x34
 801034e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010350:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010352:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010354:	e841 2300 	strex	r3, r2, [r1]
 8010358:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801035a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801035c:	2b00      	cmp	r3, #0
 801035e:	d1e5      	bne.n	801032c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	3308      	adds	r3, #8
 8010366:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010368:	697b      	ldr	r3, [r7, #20]
 801036a:	e853 3f00 	ldrex	r3, [r3]
 801036e:	613b      	str	r3, [r7, #16]
   return(result);
 8010370:	693b      	ldr	r3, [r7, #16]
 8010372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	3308      	adds	r3, #8
 801037e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010380:	623a      	str	r2, [r7, #32]
 8010382:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010384:	69f9      	ldr	r1, [r7, #28]
 8010386:	6a3a      	ldr	r2, [r7, #32]
 8010388:	e841 2300 	strex	r3, r2, [r1]
 801038c:	61bb      	str	r3, [r7, #24]
   return(result);
 801038e:	69bb      	ldr	r3, [r7, #24]
 8010390:	2b00      	cmp	r3, #0
 8010392:	d1e5      	bne.n	8010360 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010394:	2300      	movs	r3, #0
}
 8010396:	4618      	mov	r0, r3
 8010398:	3758      	adds	r7, #88	@ 0x58
 801039a:	46bd      	mov	sp, r7
 801039c:	bd80      	pop	{r7, pc}
 801039e:	bf00      	nop
 80103a0:	080105b1 	.word	0x080105b1
 80103a4:	080106dd 	.word	0x080106dd
 80103a8:	0801071b 	.word	0x0801071b

080103ac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80103ac:	b480      	push	{r7}
 80103ae:	b08f      	sub	sp, #60	@ 0x3c
 80103b0:	af00      	add	r7, sp, #0
 80103b2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103ba:	6a3b      	ldr	r3, [r7, #32]
 80103bc:	e853 3f00 	ldrex	r3, [r3]
 80103c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80103c2:	69fb      	ldr	r3, [r7, #28]
 80103c4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80103c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	461a      	mov	r2, r3
 80103d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80103d4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80103d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80103da:	e841 2300 	strex	r3, r2, [r1]
 80103de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80103e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d1e6      	bne.n	80103b4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	3308      	adds	r3, #8
 80103ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	e853 3f00 	ldrex	r3, [r3]
 80103f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80103f6:	68bb      	ldr	r3, [r7, #8]
 80103f8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80103fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	3308      	adds	r3, #8
 8010404:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010406:	61ba      	str	r2, [r7, #24]
 8010408:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801040a:	6979      	ldr	r1, [r7, #20]
 801040c:	69ba      	ldr	r2, [r7, #24]
 801040e:	e841 2300 	strex	r3, r2, [r1]
 8010412:	613b      	str	r3, [r7, #16]
   return(result);
 8010414:	693b      	ldr	r3, [r7, #16]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d1e5      	bne.n	80103e6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	2220      	movs	r2, #32
 801041e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010422:	bf00      	nop
 8010424:	373c      	adds	r7, #60	@ 0x3c
 8010426:	46bd      	mov	sp, r7
 8010428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042c:	4770      	bx	lr

0801042e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801042e:	b480      	push	{r7}
 8010430:	b095      	sub	sp, #84	@ 0x54
 8010432:	af00      	add	r7, sp, #0
 8010434:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801043c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801043e:	e853 3f00 	ldrex	r3, [r3]
 8010442:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010446:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801044a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	461a      	mov	r2, r3
 8010452:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010454:	643b      	str	r3, [r7, #64]	@ 0x40
 8010456:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010458:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801045a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801045c:	e841 2300 	strex	r3, r2, [r1]
 8010460:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010464:	2b00      	cmp	r3, #0
 8010466:	d1e6      	bne.n	8010436 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	3308      	adds	r3, #8
 801046e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010470:	6a3b      	ldr	r3, [r7, #32]
 8010472:	e853 3f00 	ldrex	r3, [r3]
 8010476:	61fb      	str	r3, [r7, #28]
   return(result);
 8010478:	69fb      	ldr	r3, [r7, #28]
 801047a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801047e:	f023 0301 	bic.w	r3, r3, #1
 8010482:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	3308      	adds	r3, #8
 801048a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801048c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801048e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010490:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010494:	e841 2300 	strex	r3, r2, [r1]
 8010498:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801049a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801049c:	2b00      	cmp	r3, #0
 801049e:	d1e3      	bne.n	8010468 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80104a4:	2b01      	cmp	r3, #1
 80104a6:	d118      	bne.n	80104da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	e853 3f00 	ldrex	r3, [r3]
 80104b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80104b6:	68bb      	ldr	r3, [r7, #8]
 80104b8:	f023 0310 	bic.w	r3, r3, #16
 80104bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	461a      	mov	r2, r3
 80104c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80104c6:	61bb      	str	r3, [r7, #24]
 80104c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104ca:	6979      	ldr	r1, [r7, #20]
 80104cc:	69ba      	ldr	r2, [r7, #24]
 80104ce:	e841 2300 	strex	r3, r2, [r1]
 80104d2:	613b      	str	r3, [r7, #16]
   return(result);
 80104d4:	693b      	ldr	r3, [r7, #16]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d1e6      	bne.n	80104a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	2220      	movs	r2, #32
 80104de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	2200      	movs	r2, #0
 80104e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	2200      	movs	r2, #0
 80104ec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80104ee:	bf00      	nop
 80104f0:	3754      	adds	r7, #84	@ 0x54
 80104f2:	46bd      	mov	sp, r7
 80104f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f8:	4770      	bx	lr

080104fa <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80104fa:	b580      	push	{r7, lr}
 80104fc:	b090      	sub	sp, #64	@ 0x40
 80104fe:	af00      	add	r7, sp, #0
 8010500:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010506:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	f003 0320 	and.w	r3, r3, #32
 8010512:	2b00      	cmp	r3, #0
 8010514:	d137      	bne.n	8010586 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8010516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010518:	2200      	movs	r2, #0
 801051a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801051e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	3308      	adds	r3, #8
 8010524:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010528:	e853 3f00 	ldrex	r3, [r3]
 801052c:	623b      	str	r3, [r7, #32]
   return(result);
 801052e:	6a3b      	ldr	r3, [r7, #32]
 8010530:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010534:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	3308      	adds	r3, #8
 801053c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801053e:	633a      	str	r2, [r7, #48]	@ 0x30
 8010540:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010542:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010544:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010546:	e841 2300 	strex	r3, r2, [r1]
 801054a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801054c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801054e:	2b00      	cmp	r3, #0
 8010550:	d1e5      	bne.n	801051e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010558:	693b      	ldr	r3, [r7, #16]
 801055a:	e853 3f00 	ldrex	r3, [r3]
 801055e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010566:	637b      	str	r3, [r7, #52]	@ 0x34
 8010568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	461a      	mov	r2, r3
 801056e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010570:	61fb      	str	r3, [r7, #28]
 8010572:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010574:	69b9      	ldr	r1, [r7, #24]
 8010576:	69fa      	ldr	r2, [r7, #28]
 8010578:	e841 2300 	strex	r3, r2, [r1]
 801057c:	617b      	str	r3, [r7, #20]
   return(result);
 801057e:	697b      	ldr	r3, [r7, #20]
 8010580:	2b00      	cmp	r3, #0
 8010582:	d1e6      	bne.n	8010552 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010584:	e002      	b.n	801058c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010586:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010588:	f7ff f9bc 	bl	800f904 <HAL_UART_TxCpltCallback>
}
 801058c:	bf00      	nop
 801058e:	3740      	adds	r7, #64	@ 0x40
 8010590:	46bd      	mov	sp, r7
 8010592:	bd80      	pop	{r7, pc}

08010594 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b084      	sub	sp, #16
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105a0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80105a2:	68f8      	ldr	r0, [r7, #12]
 80105a4:	f7ff f9b8 	bl	800f918 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80105a8:	bf00      	nop
 80105aa:	3710      	adds	r7, #16
 80105ac:	46bd      	mov	sp, r7
 80105ae:	bd80      	pop	{r7, pc}

080105b0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80105b0:	b580      	push	{r7, lr}
 80105b2:	b09c      	sub	sp, #112	@ 0x70
 80105b4:	af00      	add	r7, sp, #0
 80105b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105bc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	f003 0320 	and.w	r3, r3, #32
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d171      	bne.n	80106b0 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80105cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80105ce:	2200      	movs	r2, #0
 80105d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80105d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105dc:	e853 3f00 	ldrex	r3, [r3]
 80105e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80105e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80105e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80105e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80105ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	461a      	mov	r2, r3
 80105f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80105f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80105f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80105f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80105fa:	e841 2300 	strex	r3, r2, [r1]
 80105fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010600:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010602:	2b00      	cmp	r3, #0
 8010604:	d1e6      	bne.n	80105d4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010606:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	3308      	adds	r3, #8
 801060c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801060e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010610:	e853 3f00 	ldrex	r3, [r3]
 8010614:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010618:	f023 0301 	bic.w	r3, r3, #1
 801061c:	667b      	str	r3, [r7, #100]	@ 0x64
 801061e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	3308      	adds	r3, #8
 8010624:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010626:	647a      	str	r2, [r7, #68]	@ 0x44
 8010628:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801062a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801062c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801062e:	e841 2300 	strex	r3, r2, [r1]
 8010632:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010636:	2b00      	cmp	r3, #0
 8010638:	d1e5      	bne.n	8010606 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801063a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	3308      	adds	r3, #8
 8010640:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010644:	e853 3f00 	ldrex	r3, [r3]
 8010648:	623b      	str	r3, [r7, #32]
   return(result);
 801064a:	6a3b      	ldr	r3, [r7, #32]
 801064c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010650:	663b      	str	r3, [r7, #96]	@ 0x60
 8010652:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	3308      	adds	r3, #8
 8010658:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801065a:	633a      	str	r2, [r7, #48]	@ 0x30
 801065c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801065e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010662:	e841 2300 	strex	r3, r2, [r1]
 8010666:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801066a:	2b00      	cmp	r3, #0
 801066c:	d1e5      	bne.n	801063a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801066e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010670:	2220      	movs	r2, #32
 8010672:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010676:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010678:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801067a:	2b01      	cmp	r3, #1
 801067c:	d118      	bne.n	80106b0 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801067e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010684:	693b      	ldr	r3, [r7, #16]
 8010686:	e853 3f00 	ldrex	r3, [r3]
 801068a:	60fb      	str	r3, [r7, #12]
   return(result);
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	f023 0310 	bic.w	r3, r3, #16
 8010692:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010694:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	461a      	mov	r2, r3
 801069a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801069c:	61fb      	str	r3, [r7, #28]
 801069e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106a0:	69b9      	ldr	r1, [r7, #24]
 80106a2:	69fa      	ldr	r2, [r7, #28]
 80106a4:	e841 2300 	strex	r3, r2, [r1]
 80106a8:	617b      	str	r3, [r7, #20]
   return(result);
 80106aa:	697b      	ldr	r3, [r7, #20]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d1e6      	bne.n	801067e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80106b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106b2:	2200      	movs	r2, #0
 80106b4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80106b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80106ba:	2b01      	cmp	r3, #1
 80106bc:	d107      	bne.n	80106ce <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80106be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80106c4:	4619      	mov	r1, r3
 80106c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80106c8:	f7f6 fdc4 	bl	8007254 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80106cc:	e002      	b.n	80106d4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80106ce:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80106d0:	f7ff f92c 	bl	800f92c <HAL_UART_RxCpltCallback>
}
 80106d4:	bf00      	nop
 80106d6:	3770      	adds	r7, #112	@ 0x70
 80106d8:	46bd      	mov	sp, r7
 80106da:	bd80      	pop	{r7, pc}

080106dc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b084      	sub	sp, #16
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106e8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	2201      	movs	r2, #1
 80106ee:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80106f4:	2b01      	cmp	r3, #1
 80106f6:	d109      	bne.n	801070c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80106fe:	085b      	lsrs	r3, r3, #1
 8010700:	b29b      	uxth	r3, r3
 8010702:	4619      	mov	r1, r3
 8010704:	68f8      	ldr	r0, [r7, #12]
 8010706:	f7f6 fda5 	bl	8007254 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801070a:	e002      	b.n	8010712 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 801070c:	68f8      	ldr	r0, [r7, #12]
 801070e:	f7ff f917 	bl	800f940 <HAL_UART_RxHalfCpltCallback>
}
 8010712:	bf00      	nop
 8010714:	3710      	adds	r7, #16
 8010716:	46bd      	mov	sp, r7
 8010718:	bd80      	pop	{r7, pc}

0801071a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801071a:	b580      	push	{r7, lr}
 801071c:	b086      	sub	sp, #24
 801071e:	af00      	add	r7, sp, #0
 8010720:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010726:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010728:	697b      	ldr	r3, [r7, #20]
 801072a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801072e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010730:	697b      	ldr	r3, [r7, #20]
 8010732:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010736:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010738:	697b      	ldr	r3, [r7, #20]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	689b      	ldr	r3, [r3, #8]
 801073e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010742:	2b80      	cmp	r3, #128	@ 0x80
 8010744:	d109      	bne.n	801075a <UART_DMAError+0x40>
 8010746:	693b      	ldr	r3, [r7, #16]
 8010748:	2b21      	cmp	r3, #33	@ 0x21
 801074a:	d106      	bne.n	801075a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 801074c:	697b      	ldr	r3, [r7, #20]
 801074e:	2200      	movs	r2, #0
 8010750:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010754:	6978      	ldr	r0, [r7, #20]
 8010756:	f7ff fe29 	bl	80103ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801075a:	697b      	ldr	r3, [r7, #20]
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	689b      	ldr	r3, [r3, #8]
 8010760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010764:	2b40      	cmp	r3, #64	@ 0x40
 8010766:	d109      	bne.n	801077c <UART_DMAError+0x62>
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	2b22      	cmp	r3, #34	@ 0x22
 801076c:	d106      	bne.n	801077c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801076e:	697b      	ldr	r3, [r7, #20]
 8010770:	2200      	movs	r2, #0
 8010772:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010776:	6978      	ldr	r0, [r7, #20]
 8010778:	f7ff fe59 	bl	801042e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801077c:	697b      	ldr	r3, [r7, #20]
 801077e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010782:	f043 0210 	orr.w	r2, r3, #16
 8010786:	697b      	ldr	r3, [r7, #20]
 8010788:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801078c:	6978      	ldr	r0, [r7, #20]
 801078e:	f7f6 feb5 	bl	80074fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010792:	bf00      	nop
 8010794:	3718      	adds	r7, #24
 8010796:	46bd      	mov	sp, r7
 8010798:	bd80      	pop	{r7, pc}

0801079a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801079a:	b580      	push	{r7, lr}
 801079c:	b084      	sub	sp, #16
 801079e:	af00      	add	r7, sp, #0
 80107a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80107a8:	68fb      	ldr	r3, [r7, #12]
 80107aa:	2200      	movs	r2, #0
 80107ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80107b0:	68f8      	ldr	r0, [r7, #12]
 80107b2:	f7f6 fea3 	bl	80074fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80107b6:	bf00      	nop
 80107b8:	3710      	adds	r7, #16
 80107ba:	46bd      	mov	sp, r7
 80107bc:	bd80      	pop	{r7, pc}

080107be <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80107be:	b580      	push	{r7, lr}
 80107c0:	b088      	sub	sp, #32
 80107c2:	af00      	add	r7, sp, #0
 80107c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	e853 3f00 	ldrex	r3, [r3]
 80107d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80107d4:	68bb      	ldr	r3, [r7, #8]
 80107d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80107da:	61fb      	str	r3, [r7, #28]
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	461a      	mov	r2, r3
 80107e2:	69fb      	ldr	r3, [r7, #28]
 80107e4:	61bb      	str	r3, [r7, #24]
 80107e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107e8:	6979      	ldr	r1, [r7, #20]
 80107ea:	69ba      	ldr	r2, [r7, #24]
 80107ec:	e841 2300 	strex	r3, r2, [r1]
 80107f0:	613b      	str	r3, [r7, #16]
   return(result);
 80107f2:	693b      	ldr	r3, [r7, #16]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d1e6      	bne.n	80107c6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	2220      	movs	r2, #32
 80107fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	2200      	movs	r2, #0
 8010804:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010806:	6878      	ldr	r0, [r7, #4]
 8010808:	f7ff f87c 	bl	800f904 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801080c:	bf00      	nop
 801080e:	3720      	adds	r7, #32
 8010810:	46bd      	mov	sp, r7
 8010812:	bd80      	pop	{r7, pc}

08010814 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010814:	b480      	push	{r7}
 8010816:	b083      	sub	sp, #12
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801081c:	bf00      	nop
 801081e:	370c      	adds	r7, #12
 8010820:	46bd      	mov	sp, r7
 8010822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010826:	4770      	bx	lr

08010828 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010828:	b480      	push	{r7}
 801082a:	b083      	sub	sp, #12
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010830:	bf00      	nop
 8010832:	370c      	adds	r7, #12
 8010834:	46bd      	mov	sp, r7
 8010836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801083a:	4770      	bx	lr

0801083c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801083c:	b480      	push	{r7}
 801083e:	b083      	sub	sp, #12
 8010840:	af00      	add	r7, sp, #0
 8010842:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010844:	bf00      	nop
 8010846:	370c      	adds	r7, #12
 8010848:	46bd      	mov	sp, r7
 801084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801084e:	4770      	bx	lr

08010850 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010850:	b480      	push	{r7}
 8010852:	b085      	sub	sp, #20
 8010854:	af00      	add	r7, sp, #0
 8010856:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801085e:	2b01      	cmp	r3, #1
 8010860:	d101      	bne.n	8010866 <HAL_UARTEx_DisableFifoMode+0x16>
 8010862:	2302      	movs	r3, #2
 8010864:	e027      	b.n	80108b6 <HAL_UARTEx_DisableFifoMode+0x66>
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	2201      	movs	r2, #1
 801086a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	2224      	movs	r2, #36	@ 0x24
 8010872:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	681a      	ldr	r2, [r3, #0]
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	f022 0201 	bic.w	r2, r2, #1
 801088c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010894:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	2200      	movs	r2, #0
 801089a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	68fa      	ldr	r2, [r7, #12]
 80108a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	2220      	movs	r2, #32
 80108a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	2200      	movs	r2, #0
 80108b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80108b4:	2300      	movs	r3, #0
}
 80108b6:	4618      	mov	r0, r3
 80108b8:	3714      	adds	r7, #20
 80108ba:	46bd      	mov	sp, r7
 80108bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c0:	4770      	bx	lr

080108c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80108c2:	b580      	push	{r7, lr}
 80108c4:	b084      	sub	sp, #16
 80108c6:	af00      	add	r7, sp, #0
 80108c8:	6078      	str	r0, [r7, #4]
 80108ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80108d2:	2b01      	cmp	r3, #1
 80108d4:	d101      	bne.n	80108da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80108d6:	2302      	movs	r3, #2
 80108d8:	e02d      	b.n	8010936 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	2201      	movs	r2, #1
 80108de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	2224      	movs	r2, #36	@ 0x24
 80108e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	681a      	ldr	r2, [r3, #0]
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	f022 0201 	bic.w	r2, r2, #1
 8010900:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	689b      	ldr	r3, [r3, #8]
 8010908:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	683a      	ldr	r2, [r7, #0]
 8010912:	430a      	orrs	r2, r1
 8010914:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010916:	6878      	ldr	r0, [r7, #4]
 8010918:	f000 f8a4 	bl	8010a64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	68fa      	ldr	r2, [r7, #12]
 8010922:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	2220      	movs	r2, #32
 8010928:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	2200      	movs	r2, #0
 8010930:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010934:	2300      	movs	r3, #0
}
 8010936:	4618      	mov	r0, r3
 8010938:	3710      	adds	r7, #16
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}

0801093e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801093e:	b580      	push	{r7, lr}
 8010940:	b084      	sub	sp, #16
 8010942:	af00      	add	r7, sp, #0
 8010944:	6078      	str	r0, [r7, #4]
 8010946:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801094e:	2b01      	cmp	r3, #1
 8010950:	d101      	bne.n	8010956 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010952:	2302      	movs	r3, #2
 8010954:	e02d      	b.n	80109b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	2201      	movs	r2, #1
 801095a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	2224      	movs	r2, #36	@ 0x24
 8010962:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	681a      	ldr	r2, [r3, #0]
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	f022 0201 	bic.w	r2, r2, #1
 801097c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	689b      	ldr	r3, [r3, #8]
 8010984:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	683a      	ldr	r2, [r7, #0]
 801098e:	430a      	orrs	r2, r1
 8010990:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f000 f866 	bl	8010a64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	68fa      	ldr	r2, [r7, #12]
 801099e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	2220      	movs	r2, #32
 80109a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	2200      	movs	r2, #0
 80109ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80109b0:	2300      	movs	r3, #0
}
 80109b2:	4618      	mov	r0, r3
 80109b4:	3710      	adds	r7, #16
 80109b6:	46bd      	mov	sp, r7
 80109b8:	bd80      	pop	{r7, pc}

080109ba <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80109ba:	b580      	push	{r7, lr}
 80109bc:	b08c      	sub	sp, #48	@ 0x30
 80109be:	af00      	add	r7, sp, #0
 80109c0:	60f8      	str	r0, [r7, #12]
 80109c2:	60b9      	str	r1, [r7, #8]
 80109c4:	4613      	mov	r3, r2
 80109c6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80109ce:	2b20      	cmp	r3, #32
 80109d0:	d142      	bne.n	8010a58 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80109d2:	68bb      	ldr	r3, [r7, #8]
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d002      	beq.n	80109de <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80109d8:	88fb      	ldrh	r3, [r7, #6]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d101      	bne.n	80109e2 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80109de:	2301      	movs	r3, #1
 80109e0:	e03b      	b.n	8010a5a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	2201      	movs	r2, #1
 80109e6:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	2200      	movs	r2, #0
 80109ec:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80109ee:	88fb      	ldrh	r3, [r7, #6]
 80109f0:	461a      	mov	r2, r3
 80109f2:	68b9      	ldr	r1, [r7, #8]
 80109f4:	68f8      	ldr	r0, [r7, #12]
 80109f6:	f7ff fc33 	bl	8010260 <UART_Start_Receive_DMA>
 80109fa:	4603      	mov	r3, r0
 80109fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8010a00:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d124      	bne.n	8010a52 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010a0c:	2b01      	cmp	r3, #1
 8010a0e:	d11d      	bne.n	8010a4c <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	2210      	movs	r2, #16
 8010a16:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	681b      	ldr	r3, [r3, #0]
 8010a1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a1e:	69bb      	ldr	r3, [r7, #24]
 8010a20:	e853 3f00 	ldrex	r3, [r3]
 8010a24:	617b      	str	r3, [r7, #20]
   return(result);
 8010a26:	697b      	ldr	r3, [r7, #20]
 8010a28:	f043 0310 	orr.w	r3, r3, #16
 8010a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010a2e:	68fb      	ldr	r3, [r7, #12]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	461a      	mov	r2, r3
 8010a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a36:	627b      	str	r3, [r7, #36]	@ 0x24
 8010a38:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a3a:	6a39      	ldr	r1, [r7, #32]
 8010a3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010a3e:	e841 2300 	strex	r3, r2, [r1]
 8010a42:	61fb      	str	r3, [r7, #28]
   return(result);
 8010a44:	69fb      	ldr	r3, [r7, #28]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d1e6      	bne.n	8010a18 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8010a4a:	e002      	b.n	8010a52 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8010a4c:	2301      	movs	r3, #1
 8010a4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8010a52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010a56:	e000      	b.n	8010a5a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8010a58:	2302      	movs	r3, #2
  }
}
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	3730      	adds	r7, #48	@ 0x30
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	bd80      	pop	{r7, pc}
	...

08010a64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010a64:	b480      	push	{r7}
 8010a66:	b085      	sub	sp, #20
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d108      	bne.n	8010a86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	2201      	movs	r2, #1
 8010a78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	2201      	movs	r2, #1
 8010a80:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010a84:	e031      	b.n	8010aea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010a86:	2308      	movs	r3, #8
 8010a88:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010a8a:	2308      	movs	r3, #8
 8010a8c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	681b      	ldr	r3, [r3, #0]
 8010a92:	689b      	ldr	r3, [r3, #8]
 8010a94:	0e5b      	lsrs	r3, r3, #25
 8010a96:	b2db      	uxtb	r3, r3
 8010a98:	f003 0307 	and.w	r3, r3, #7
 8010a9c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	689b      	ldr	r3, [r3, #8]
 8010aa4:	0f5b      	lsrs	r3, r3, #29
 8010aa6:	b2db      	uxtb	r3, r3
 8010aa8:	f003 0307 	and.w	r3, r3, #7
 8010aac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010aae:	7bbb      	ldrb	r3, [r7, #14]
 8010ab0:	7b3a      	ldrb	r2, [r7, #12]
 8010ab2:	4911      	ldr	r1, [pc, #68]	@ (8010af8 <UARTEx_SetNbDataToProcess+0x94>)
 8010ab4:	5c8a      	ldrb	r2, [r1, r2]
 8010ab6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010aba:	7b3a      	ldrb	r2, [r7, #12]
 8010abc:	490f      	ldr	r1, [pc, #60]	@ (8010afc <UARTEx_SetNbDataToProcess+0x98>)
 8010abe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010ac0:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ac4:	b29a      	uxth	r2, r3
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010acc:	7bfb      	ldrb	r3, [r7, #15]
 8010ace:	7b7a      	ldrb	r2, [r7, #13]
 8010ad0:	4909      	ldr	r1, [pc, #36]	@ (8010af8 <UARTEx_SetNbDataToProcess+0x94>)
 8010ad2:	5c8a      	ldrb	r2, [r1, r2]
 8010ad4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010ad8:	7b7a      	ldrb	r2, [r7, #13]
 8010ada:	4908      	ldr	r1, [pc, #32]	@ (8010afc <UARTEx_SetNbDataToProcess+0x98>)
 8010adc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010ade:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ae2:	b29a      	uxth	r2, r3
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010aea:	bf00      	nop
 8010aec:	3714      	adds	r7, #20
 8010aee:	46bd      	mov	sp, r7
 8010af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af4:	4770      	bx	lr
 8010af6:	bf00      	nop
 8010af8:	0801c910 	.word	0x0801c910
 8010afc:	0801c918 	.word	0x0801c918

08010b00 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8010b00:	b480      	push	{r7}
 8010b02:	b085      	sub	sp, #20
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	2200      	movs	r2, #0
 8010b0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010b10:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010b14:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	b29a      	uxth	r2, r3
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010b20:	2300      	movs	r3, #0
}
 8010b22:	4618      	mov	r0, r3
 8010b24:	3714      	adds	r7, #20
 8010b26:	46bd      	mov	sp, r7
 8010b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b2c:	4770      	bx	lr

08010b2e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8010b2e:	b480      	push	{r7}
 8010b30:	b085      	sub	sp, #20
 8010b32:	af00      	add	r7, sp, #0
 8010b34:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010b36:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010b3a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8010b42:	b29a      	uxth	r2, r3
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	b29b      	uxth	r3, r3
 8010b48:	43db      	mvns	r3, r3
 8010b4a:	b29b      	uxth	r3, r3
 8010b4c:	4013      	ands	r3, r2
 8010b4e:	b29a      	uxth	r2, r3
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010b56:	2300      	movs	r3, #0
}
 8010b58:	4618      	mov	r0, r3
 8010b5a:	3714      	adds	r7, #20
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b62:	4770      	bx	lr

08010b64 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010b64:	b480      	push	{r7}
 8010b66:	b085      	sub	sp, #20
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	60f8      	str	r0, [r7, #12]
 8010b6c:	1d3b      	adds	r3, r7, #4
 8010b6e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	2201      	movs	r2, #1
 8010b76:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	2200      	movs	r2, #0
 8010b7e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	2200      	movs	r2, #0
 8010b86:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	2200      	movs	r2, #0
 8010b8e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8010b92:	2300      	movs	r3, #0
}
 8010b94:	4618      	mov	r0, r3
 8010b96:	3714      	adds	r7, #20
 8010b98:	46bd      	mov	sp, r7
 8010b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b9e:	4770      	bx	lr

08010ba0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010ba0:	b480      	push	{r7}
 8010ba2:	b0a7      	sub	sp, #156	@ 0x9c
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	6078      	str	r0, [r7, #4]
 8010ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8010baa:	2300      	movs	r3, #0
 8010bac:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8010bb0:	687a      	ldr	r2, [r7, #4]
 8010bb2:	683b      	ldr	r3, [r7, #0]
 8010bb4:	781b      	ldrb	r3, [r3, #0]
 8010bb6:	009b      	lsls	r3, r3, #2
 8010bb8:	4413      	add	r3, r2
 8010bba:	881b      	ldrh	r3, [r3, #0]
 8010bbc:	b29b      	uxth	r3, r3
 8010bbe:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8010bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010bc6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8010bca:	683b      	ldr	r3, [r7, #0]
 8010bcc:	78db      	ldrb	r3, [r3, #3]
 8010bce:	2b03      	cmp	r3, #3
 8010bd0:	d81f      	bhi.n	8010c12 <USB_ActivateEndpoint+0x72>
 8010bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8010bd8 <USB_ActivateEndpoint+0x38>)
 8010bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bd8:	08010be9 	.word	0x08010be9
 8010bdc:	08010c05 	.word	0x08010c05
 8010be0:	08010c1b 	.word	0x08010c1b
 8010be4:	08010bf7 	.word	0x08010bf7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8010be8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010bec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010bf0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010bf4:	e012      	b.n	8010c1c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8010bf6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010bfa:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8010bfe:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010c02:	e00b      	b.n	8010c1c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8010c04:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010c08:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010c0c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010c10:	e004      	b.n	8010c1c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8010c12:	2301      	movs	r3, #1
 8010c14:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8010c18:	e000      	b.n	8010c1c <USB_ActivateEndpoint+0x7c>
      break;
 8010c1a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8010c1c:	687a      	ldr	r2, [r7, #4]
 8010c1e:	683b      	ldr	r3, [r7, #0]
 8010c20:	781b      	ldrb	r3, [r3, #0]
 8010c22:	009b      	lsls	r3, r3, #2
 8010c24:	441a      	add	r2, r3
 8010c26:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010c2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c3a:	b29b      	uxth	r3, r3
 8010c3c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8010c3e:	687a      	ldr	r2, [r7, #4]
 8010c40:	683b      	ldr	r3, [r7, #0]
 8010c42:	781b      	ldrb	r3, [r3, #0]
 8010c44:	009b      	lsls	r3, r3, #2
 8010c46:	4413      	add	r3, r2
 8010c48:	881b      	ldrh	r3, [r3, #0]
 8010c4a:	b29b      	uxth	r3, r3
 8010c4c:	b21b      	sxth	r3, r3
 8010c4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c56:	b21a      	sxth	r2, r3
 8010c58:	683b      	ldr	r3, [r7, #0]
 8010c5a:	781b      	ldrb	r3, [r3, #0]
 8010c5c:	b21b      	sxth	r3, r3
 8010c5e:	4313      	orrs	r3, r2
 8010c60:	b21b      	sxth	r3, r3
 8010c62:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8010c66:	687a      	ldr	r2, [r7, #4]
 8010c68:	683b      	ldr	r3, [r7, #0]
 8010c6a:	781b      	ldrb	r3, [r3, #0]
 8010c6c:	009b      	lsls	r3, r3, #2
 8010c6e:	441a      	add	r2, r3
 8010c70:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8010c74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c84:	b29b      	uxth	r3, r3
 8010c86:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8010c88:	683b      	ldr	r3, [r7, #0]
 8010c8a:	7b1b      	ldrb	r3, [r3, #12]
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	f040 8180 	bne.w	8010f92 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8010c92:	683b      	ldr	r3, [r7, #0]
 8010c94:	785b      	ldrb	r3, [r3, #1]
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	f000 8084 	beq.w	8010da4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	61bb      	str	r3, [r7, #24]
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010ca6:	b29b      	uxth	r3, r3
 8010ca8:	461a      	mov	r2, r3
 8010caa:	69bb      	ldr	r3, [r7, #24]
 8010cac:	4413      	add	r3, r2
 8010cae:	61bb      	str	r3, [r7, #24]
 8010cb0:	683b      	ldr	r3, [r7, #0]
 8010cb2:	781b      	ldrb	r3, [r3, #0]
 8010cb4:	00da      	lsls	r2, r3, #3
 8010cb6:	69bb      	ldr	r3, [r7, #24]
 8010cb8:	4413      	add	r3, r2
 8010cba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010cbe:	617b      	str	r3, [r7, #20]
 8010cc0:	683b      	ldr	r3, [r7, #0]
 8010cc2:	88db      	ldrh	r3, [r3, #6]
 8010cc4:	085b      	lsrs	r3, r3, #1
 8010cc6:	b29b      	uxth	r3, r3
 8010cc8:	005b      	lsls	r3, r3, #1
 8010cca:	b29a      	uxth	r2, r3
 8010ccc:	697b      	ldr	r3, [r7, #20]
 8010cce:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010cd0:	687a      	ldr	r2, [r7, #4]
 8010cd2:	683b      	ldr	r3, [r7, #0]
 8010cd4:	781b      	ldrb	r3, [r3, #0]
 8010cd6:	009b      	lsls	r3, r3, #2
 8010cd8:	4413      	add	r3, r2
 8010cda:	881b      	ldrh	r3, [r3, #0]
 8010cdc:	827b      	strh	r3, [r7, #18]
 8010cde:	8a7b      	ldrh	r3, [r7, #18]
 8010ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d01b      	beq.n	8010d20 <USB_ActivateEndpoint+0x180>
 8010ce8:	687a      	ldr	r2, [r7, #4]
 8010cea:	683b      	ldr	r3, [r7, #0]
 8010cec:	781b      	ldrb	r3, [r3, #0]
 8010cee:	009b      	lsls	r3, r3, #2
 8010cf0:	4413      	add	r3, r2
 8010cf2:	881b      	ldrh	r3, [r3, #0]
 8010cf4:	b29b      	uxth	r3, r3
 8010cf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010cfe:	823b      	strh	r3, [r7, #16]
 8010d00:	687a      	ldr	r2, [r7, #4]
 8010d02:	683b      	ldr	r3, [r7, #0]
 8010d04:	781b      	ldrb	r3, [r3, #0]
 8010d06:	009b      	lsls	r3, r3, #2
 8010d08:	441a      	add	r2, r3
 8010d0a:	8a3b      	ldrh	r3, [r7, #16]
 8010d0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d18:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010d1c:	b29b      	uxth	r3, r3
 8010d1e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010d20:	683b      	ldr	r3, [r7, #0]
 8010d22:	78db      	ldrb	r3, [r3, #3]
 8010d24:	2b01      	cmp	r3, #1
 8010d26:	d020      	beq.n	8010d6a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010d28:	687a      	ldr	r2, [r7, #4]
 8010d2a:	683b      	ldr	r3, [r7, #0]
 8010d2c:	781b      	ldrb	r3, [r3, #0]
 8010d2e:	009b      	lsls	r3, r3, #2
 8010d30:	4413      	add	r3, r2
 8010d32:	881b      	ldrh	r3, [r3, #0]
 8010d34:	b29b      	uxth	r3, r3
 8010d36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010d3e:	81bb      	strh	r3, [r7, #12]
 8010d40:	89bb      	ldrh	r3, [r7, #12]
 8010d42:	f083 0320 	eor.w	r3, r3, #32
 8010d46:	81bb      	strh	r3, [r7, #12]
 8010d48:	687a      	ldr	r2, [r7, #4]
 8010d4a:	683b      	ldr	r3, [r7, #0]
 8010d4c:	781b      	ldrb	r3, [r3, #0]
 8010d4e:	009b      	lsls	r3, r3, #2
 8010d50:	441a      	add	r2, r3
 8010d52:	89bb      	ldrh	r3, [r7, #12]
 8010d54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d64:	b29b      	uxth	r3, r3
 8010d66:	8013      	strh	r3, [r2, #0]
 8010d68:	e3f9      	b.n	801155e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010d6a:	687a      	ldr	r2, [r7, #4]
 8010d6c:	683b      	ldr	r3, [r7, #0]
 8010d6e:	781b      	ldrb	r3, [r3, #0]
 8010d70:	009b      	lsls	r3, r3, #2
 8010d72:	4413      	add	r3, r2
 8010d74:	881b      	ldrh	r3, [r3, #0]
 8010d76:	b29b      	uxth	r3, r3
 8010d78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010d80:	81fb      	strh	r3, [r7, #14]
 8010d82:	687a      	ldr	r2, [r7, #4]
 8010d84:	683b      	ldr	r3, [r7, #0]
 8010d86:	781b      	ldrb	r3, [r3, #0]
 8010d88:	009b      	lsls	r3, r3, #2
 8010d8a:	441a      	add	r2, r3
 8010d8c:	89fb      	ldrh	r3, [r7, #14]
 8010d8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d9e:	b29b      	uxth	r3, r3
 8010da0:	8013      	strh	r3, [r2, #0]
 8010da2:	e3dc      	b.n	801155e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	633b      	str	r3, [r7, #48]	@ 0x30
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010dae:	b29b      	uxth	r3, r3
 8010db0:	461a      	mov	r2, r3
 8010db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010db4:	4413      	add	r3, r2
 8010db6:	633b      	str	r3, [r7, #48]	@ 0x30
 8010db8:	683b      	ldr	r3, [r7, #0]
 8010dba:	781b      	ldrb	r3, [r3, #0]
 8010dbc:	00da      	lsls	r2, r3, #3
 8010dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dc0:	4413      	add	r3, r2
 8010dc2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010dc8:	683b      	ldr	r3, [r7, #0]
 8010dca:	88db      	ldrh	r3, [r3, #6]
 8010dcc:	085b      	lsrs	r3, r3, #1
 8010dce:	b29b      	uxth	r3, r3
 8010dd0:	005b      	lsls	r3, r3, #1
 8010dd2:	b29a      	uxth	r2, r3
 8010dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010dd6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010de2:	b29b      	uxth	r3, r3
 8010de4:	461a      	mov	r2, r3
 8010de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010de8:	4413      	add	r3, r2
 8010dea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010dec:	683b      	ldr	r3, [r7, #0]
 8010dee:	781b      	ldrb	r3, [r3, #0]
 8010df0:	00da      	lsls	r2, r3, #3
 8010df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010df4:	4413      	add	r3, r2
 8010df6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010dfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8010dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dfe:	881b      	ldrh	r3, [r3, #0]
 8010e00:	b29b      	uxth	r3, r3
 8010e02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010e06:	b29a      	uxth	r2, r3
 8010e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e0a:	801a      	strh	r2, [r3, #0]
 8010e0c:	683b      	ldr	r3, [r7, #0]
 8010e0e:	691b      	ldr	r3, [r3, #16]
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d10a      	bne.n	8010e2a <USB_ActivateEndpoint+0x28a>
 8010e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e16:	881b      	ldrh	r3, [r3, #0]
 8010e18:	b29b      	uxth	r3, r3
 8010e1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010e1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010e22:	b29a      	uxth	r2, r3
 8010e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e26:	801a      	strh	r2, [r3, #0]
 8010e28:	e041      	b.n	8010eae <USB_ActivateEndpoint+0x30e>
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	691b      	ldr	r3, [r3, #16]
 8010e2e:	2b3e      	cmp	r3, #62	@ 0x3e
 8010e30:	d81c      	bhi.n	8010e6c <USB_ActivateEndpoint+0x2cc>
 8010e32:	683b      	ldr	r3, [r7, #0]
 8010e34:	691b      	ldr	r3, [r3, #16]
 8010e36:	085b      	lsrs	r3, r3, #1
 8010e38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010e3c:	683b      	ldr	r3, [r7, #0]
 8010e3e:	691b      	ldr	r3, [r3, #16]
 8010e40:	f003 0301 	and.w	r3, r3, #1
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d004      	beq.n	8010e52 <USB_ActivateEndpoint+0x2b2>
 8010e48:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010e4c:	3301      	adds	r3, #1
 8010e4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e54:	881b      	ldrh	r3, [r3, #0]
 8010e56:	b29a      	uxth	r2, r3
 8010e58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010e5c:	b29b      	uxth	r3, r3
 8010e5e:	029b      	lsls	r3, r3, #10
 8010e60:	b29b      	uxth	r3, r3
 8010e62:	4313      	orrs	r3, r2
 8010e64:	b29a      	uxth	r2, r3
 8010e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e68:	801a      	strh	r2, [r3, #0]
 8010e6a:	e020      	b.n	8010eae <USB_ActivateEndpoint+0x30e>
 8010e6c:	683b      	ldr	r3, [r7, #0]
 8010e6e:	691b      	ldr	r3, [r3, #16]
 8010e70:	095b      	lsrs	r3, r3, #5
 8010e72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010e76:	683b      	ldr	r3, [r7, #0]
 8010e78:	691b      	ldr	r3, [r3, #16]
 8010e7a:	f003 031f 	and.w	r3, r3, #31
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d104      	bne.n	8010e8c <USB_ActivateEndpoint+0x2ec>
 8010e82:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010e86:	3b01      	subs	r3, #1
 8010e88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e8e:	881b      	ldrh	r3, [r3, #0]
 8010e90:	b29a      	uxth	r2, r3
 8010e92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010e96:	b29b      	uxth	r3, r3
 8010e98:	029b      	lsls	r3, r3, #10
 8010e9a:	b29b      	uxth	r3, r3
 8010e9c:	4313      	orrs	r3, r2
 8010e9e:	b29b      	uxth	r3, r3
 8010ea0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010ea4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010ea8:	b29a      	uxth	r2, r3
 8010eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eac:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010eae:	687a      	ldr	r2, [r7, #4]
 8010eb0:	683b      	ldr	r3, [r7, #0]
 8010eb2:	781b      	ldrb	r3, [r3, #0]
 8010eb4:	009b      	lsls	r3, r3, #2
 8010eb6:	4413      	add	r3, r2
 8010eb8:	881b      	ldrh	r3, [r3, #0]
 8010eba:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010ebc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010ebe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d01b      	beq.n	8010efe <USB_ActivateEndpoint+0x35e>
 8010ec6:	687a      	ldr	r2, [r7, #4]
 8010ec8:	683b      	ldr	r3, [r7, #0]
 8010eca:	781b      	ldrb	r3, [r3, #0]
 8010ecc:	009b      	lsls	r3, r3, #2
 8010ece:	4413      	add	r3, r2
 8010ed0:	881b      	ldrh	r3, [r3, #0]
 8010ed2:	b29b      	uxth	r3, r3
 8010ed4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010ed8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010edc:	843b      	strh	r3, [r7, #32]
 8010ede:	687a      	ldr	r2, [r7, #4]
 8010ee0:	683b      	ldr	r3, [r7, #0]
 8010ee2:	781b      	ldrb	r3, [r3, #0]
 8010ee4:	009b      	lsls	r3, r3, #2
 8010ee6:	441a      	add	r2, r3
 8010ee8:	8c3b      	ldrh	r3, [r7, #32]
 8010eea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010eee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ef2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010ef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010efa:	b29b      	uxth	r3, r3
 8010efc:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8010efe:	683b      	ldr	r3, [r7, #0]
 8010f00:	781b      	ldrb	r3, [r3, #0]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d124      	bne.n	8010f50 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010f06:	687a      	ldr	r2, [r7, #4]
 8010f08:	683b      	ldr	r3, [r7, #0]
 8010f0a:	781b      	ldrb	r3, [r3, #0]
 8010f0c:	009b      	lsls	r3, r3, #2
 8010f0e:	4413      	add	r3, r2
 8010f10:	881b      	ldrh	r3, [r3, #0]
 8010f12:	b29b      	uxth	r3, r3
 8010f14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010f18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f1c:	83bb      	strh	r3, [r7, #28]
 8010f1e:	8bbb      	ldrh	r3, [r7, #28]
 8010f20:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010f24:	83bb      	strh	r3, [r7, #28]
 8010f26:	8bbb      	ldrh	r3, [r7, #28]
 8010f28:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010f2c:	83bb      	strh	r3, [r7, #28]
 8010f2e:	687a      	ldr	r2, [r7, #4]
 8010f30:	683b      	ldr	r3, [r7, #0]
 8010f32:	781b      	ldrb	r3, [r3, #0]
 8010f34:	009b      	lsls	r3, r3, #2
 8010f36:	441a      	add	r2, r3
 8010f38:	8bbb      	ldrh	r3, [r7, #28]
 8010f3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f4a:	b29b      	uxth	r3, r3
 8010f4c:	8013      	strh	r3, [r2, #0]
 8010f4e:	e306      	b.n	801155e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8010f50:	687a      	ldr	r2, [r7, #4]
 8010f52:	683b      	ldr	r3, [r7, #0]
 8010f54:	781b      	ldrb	r3, [r3, #0]
 8010f56:	009b      	lsls	r3, r3, #2
 8010f58:	4413      	add	r3, r2
 8010f5a:	881b      	ldrh	r3, [r3, #0]
 8010f5c:	b29b      	uxth	r3, r3
 8010f5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010f62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f66:	83fb      	strh	r3, [r7, #30]
 8010f68:	8bfb      	ldrh	r3, [r7, #30]
 8010f6a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010f6e:	83fb      	strh	r3, [r7, #30]
 8010f70:	687a      	ldr	r2, [r7, #4]
 8010f72:	683b      	ldr	r3, [r7, #0]
 8010f74:	781b      	ldrb	r3, [r3, #0]
 8010f76:	009b      	lsls	r3, r3, #2
 8010f78:	441a      	add	r2, r3
 8010f7a:	8bfb      	ldrh	r3, [r7, #30]
 8010f7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f8c:	b29b      	uxth	r3, r3
 8010f8e:	8013      	strh	r3, [r2, #0]
 8010f90:	e2e5      	b.n	801155e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8010f92:	683b      	ldr	r3, [r7, #0]
 8010f94:	78db      	ldrb	r3, [r3, #3]
 8010f96:	2b02      	cmp	r3, #2
 8010f98:	d11e      	bne.n	8010fd8 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010f9a:	687a      	ldr	r2, [r7, #4]
 8010f9c:	683b      	ldr	r3, [r7, #0]
 8010f9e:	781b      	ldrb	r3, [r3, #0]
 8010fa0:	009b      	lsls	r3, r3, #2
 8010fa2:	4413      	add	r3, r2
 8010fa4:	881b      	ldrh	r3, [r3, #0]
 8010fa6:	b29b      	uxth	r3, r3
 8010fa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010fac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010fb0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8010fb4:	687a      	ldr	r2, [r7, #4]
 8010fb6:	683b      	ldr	r3, [r7, #0]
 8010fb8:	781b      	ldrb	r3, [r3, #0]
 8010fba:	009b      	lsls	r3, r3, #2
 8010fbc:	441a      	add	r2, r3
 8010fbe:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8010fc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010fc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010fca:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8010fce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010fd2:	b29b      	uxth	r3, r3
 8010fd4:	8013      	strh	r3, [r2, #0]
 8010fd6:	e01d      	b.n	8011014 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8010fd8:	687a      	ldr	r2, [r7, #4]
 8010fda:	683b      	ldr	r3, [r7, #0]
 8010fdc:	781b      	ldrb	r3, [r3, #0]
 8010fde:	009b      	lsls	r3, r3, #2
 8010fe0:	4413      	add	r3, r2
 8010fe2:	881b      	ldrh	r3, [r3, #0]
 8010fe4:	b29b      	uxth	r3, r3
 8010fe6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010fee:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8010ff2:	687a      	ldr	r2, [r7, #4]
 8010ff4:	683b      	ldr	r3, [r7, #0]
 8010ff6:	781b      	ldrb	r3, [r3, #0]
 8010ff8:	009b      	lsls	r3, r3, #2
 8010ffa:	441a      	add	r2, r3
 8010ffc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8011000:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011004:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011008:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801100c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011010:	b29b      	uxth	r3, r3
 8011012:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801101e:	b29b      	uxth	r3, r3
 8011020:	461a      	mov	r2, r3
 8011022:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011024:	4413      	add	r3, r2
 8011026:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011028:	683b      	ldr	r3, [r7, #0]
 801102a:	781b      	ldrb	r3, [r3, #0]
 801102c:	00da      	lsls	r2, r3, #3
 801102e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011030:	4413      	add	r3, r2
 8011032:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011036:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011038:	683b      	ldr	r3, [r7, #0]
 801103a:	891b      	ldrh	r3, [r3, #8]
 801103c:	085b      	lsrs	r3, r3, #1
 801103e:	b29b      	uxth	r3, r3
 8011040:	005b      	lsls	r3, r3, #1
 8011042:	b29a      	uxth	r2, r3
 8011044:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011046:	801a      	strh	r2, [r3, #0]
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	677b      	str	r3, [r7, #116]	@ 0x74
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011052:	b29b      	uxth	r3, r3
 8011054:	461a      	mov	r2, r3
 8011056:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011058:	4413      	add	r3, r2
 801105a:	677b      	str	r3, [r7, #116]	@ 0x74
 801105c:	683b      	ldr	r3, [r7, #0]
 801105e:	781b      	ldrb	r3, [r3, #0]
 8011060:	00da      	lsls	r2, r3, #3
 8011062:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011064:	4413      	add	r3, r2
 8011066:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 801106a:	673b      	str	r3, [r7, #112]	@ 0x70
 801106c:	683b      	ldr	r3, [r7, #0]
 801106e:	895b      	ldrh	r3, [r3, #10]
 8011070:	085b      	lsrs	r3, r3, #1
 8011072:	b29b      	uxth	r3, r3
 8011074:	005b      	lsls	r3, r3, #1
 8011076:	b29a      	uxth	r2, r3
 8011078:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801107a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 801107c:	683b      	ldr	r3, [r7, #0]
 801107e:	785b      	ldrb	r3, [r3, #1]
 8011080:	2b00      	cmp	r3, #0
 8011082:	f040 81af 	bne.w	80113e4 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011086:	687a      	ldr	r2, [r7, #4]
 8011088:	683b      	ldr	r3, [r7, #0]
 801108a:	781b      	ldrb	r3, [r3, #0]
 801108c:	009b      	lsls	r3, r3, #2
 801108e:	4413      	add	r3, r2
 8011090:	881b      	ldrh	r3, [r3, #0]
 8011092:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8011096:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 801109a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d01d      	beq.n	80110de <USB_ActivateEndpoint+0x53e>
 80110a2:	687a      	ldr	r2, [r7, #4]
 80110a4:	683b      	ldr	r3, [r7, #0]
 80110a6:	781b      	ldrb	r3, [r3, #0]
 80110a8:	009b      	lsls	r3, r3, #2
 80110aa:	4413      	add	r3, r2
 80110ac:	881b      	ldrh	r3, [r3, #0]
 80110ae:	b29b      	uxth	r3, r3
 80110b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80110b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80110b8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80110bc:	687a      	ldr	r2, [r7, #4]
 80110be:	683b      	ldr	r3, [r7, #0]
 80110c0:	781b      	ldrb	r3, [r3, #0]
 80110c2:	009b      	lsls	r3, r3, #2
 80110c4:	441a      	add	r2, r3
 80110c6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80110ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80110d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110da:	b29b      	uxth	r3, r3
 80110dc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80110de:	687a      	ldr	r2, [r7, #4]
 80110e0:	683b      	ldr	r3, [r7, #0]
 80110e2:	781b      	ldrb	r3, [r3, #0]
 80110e4:	009b      	lsls	r3, r3, #2
 80110e6:	4413      	add	r3, r2
 80110e8:	881b      	ldrh	r3, [r3, #0]
 80110ea:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80110ee:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80110f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d01d      	beq.n	8011136 <USB_ActivateEndpoint+0x596>
 80110fa:	687a      	ldr	r2, [r7, #4]
 80110fc:	683b      	ldr	r3, [r7, #0]
 80110fe:	781b      	ldrb	r3, [r3, #0]
 8011100:	009b      	lsls	r3, r3, #2
 8011102:	4413      	add	r3, r2
 8011104:	881b      	ldrh	r3, [r3, #0]
 8011106:	b29b      	uxth	r3, r3
 8011108:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801110c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011110:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8011114:	687a      	ldr	r2, [r7, #4]
 8011116:	683b      	ldr	r3, [r7, #0]
 8011118:	781b      	ldrb	r3, [r3, #0]
 801111a:	009b      	lsls	r3, r3, #2
 801111c:	441a      	add	r2, r3
 801111e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8011122:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011126:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801112a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801112e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011132:	b29b      	uxth	r3, r3
 8011134:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8011136:	683b      	ldr	r3, [r7, #0]
 8011138:	785b      	ldrb	r3, [r3, #1]
 801113a:	2b00      	cmp	r3, #0
 801113c:	d16b      	bne.n	8011216 <USB_ActivateEndpoint+0x676>
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011148:	b29b      	uxth	r3, r3
 801114a:	461a      	mov	r2, r3
 801114c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801114e:	4413      	add	r3, r2
 8011150:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011152:	683b      	ldr	r3, [r7, #0]
 8011154:	781b      	ldrb	r3, [r3, #0]
 8011156:	00da      	lsls	r2, r3, #3
 8011158:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801115a:	4413      	add	r3, r2
 801115c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011160:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011164:	881b      	ldrh	r3, [r3, #0]
 8011166:	b29b      	uxth	r3, r3
 8011168:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801116c:	b29a      	uxth	r2, r3
 801116e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011170:	801a      	strh	r2, [r3, #0]
 8011172:	683b      	ldr	r3, [r7, #0]
 8011174:	691b      	ldr	r3, [r3, #16]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d10a      	bne.n	8011190 <USB_ActivateEndpoint+0x5f0>
 801117a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801117c:	881b      	ldrh	r3, [r3, #0]
 801117e:	b29b      	uxth	r3, r3
 8011180:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011184:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011188:	b29a      	uxth	r2, r3
 801118a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801118c:	801a      	strh	r2, [r3, #0]
 801118e:	e05d      	b.n	801124c <USB_ActivateEndpoint+0x6ac>
 8011190:	683b      	ldr	r3, [r7, #0]
 8011192:	691b      	ldr	r3, [r3, #16]
 8011194:	2b3e      	cmp	r3, #62	@ 0x3e
 8011196:	d81c      	bhi.n	80111d2 <USB_ActivateEndpoint+0x632>
 8011198:	683b      	ldr	r3, [r7, #0]
 801119a:	691b      	ldr	r3, [r3, #16]
 801119c:	085b      	lsrs	r3, r3, #1
 801119e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80111a2:	683b      	ldr	r3, [r7, #0]
 80111a4:	691b      	ldr	r3, [r3, #16]
 80111a6:	f003 0301 	and.w	r3, r3, #1
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d004      	beq.n	80111b8 <USB_ActivateEndpoint+0x618>
 80111ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80111b2:	3301      	adds	r3, #1
 80111b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80111b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111ba:	881b      	ldrh	r3, [r3, #0]
 80111bc:	b29a      	uxth	r2, r3
 80111be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80111c2:	b29b      	uxth	r3, r3
 80111c4:	029b      	lsls	r3, r3, #10
 80111c6:	b29b      	uxth	r3, r3
 80111c8:	4313      	orrs	r3, r2
 80111ca:	b29a      	uxth	r2, r3
 80111cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111ce:	801a      	strh	r2, [r3, #0]
 80111d0:	e03c      	b.n	801124c <USB_ActivateEndpoint+0x6ac>
 80111d2:	683b      	ldr	r3, [r7, #0]
 80111d4:	691b      	ldr	r3, [r3, #16]
 80111d6:	095b      	lsrs	r3, r3, #5
 80111d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80111dc:	683b      	ldr	r3, [r7, #0]
 80111de:	691b      	ldr	r3, [r3, #16]
 80111e0:	f003 031f 	and.w	r3, r3, #31
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d104      	bne.n	80111f2 <USB_ActivateEndpoint+0x652>
 80111e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80111ec:	3b01      	subs	r3, #1
 80111ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80111f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111f4:	881b      	ldrh	r3, [r3, #0]
 80111f6:	b29a      	uxth	r2, r3
 80111f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80111fc:	b29b      	uxth	r3, r3
 80111fe:	029b      	lsls	r3, r3, #10
 8011200:	b29b      	uxth	r3, r3
 8011202:	4313      	orrs	r3, r2
 8011204:	b29b      	uxth	r3, r3
 8011206:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801120a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801120e:	b29a      	uxth	r2, r3
 8011210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011212:	801a      	strh	r2, [r3, #0]
 8011214:	e01a      	b.n	801124c <USB_ActivateEndpoint+0x6ac>
 8011216:	683b      	ldr	r3, [r7, #0]
 8011218:	785b      	ldrb	r3, [r3, #1]
 801121a:	2b01      	cmp	r3, #1
 801121c:	d116      	bne.n	801124c <USB_ActivateEndpoint+0x6ac>
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	657b      	str	r3, [r7, #84]	@ 0x54
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011228:	b29b      	uxth	r3, r3
 801122a:	461a      	mov	r2, r3
 801122c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801122e:	4413      	add	r3, r2
 8011230:	657b      	str	r3, [r7, #84]	@ 0x54
 8011232:	683b      	ldr	r3, [r7, #0]
 8011234:	781b      	ldrb	r3, [r3, #0]
 8011236:	00da      	lsls	r2, r3, #3
 8011238:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801123a:	4413      	add	r3, r2
 801123c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011240:	653b      	str	r3, [r7, #80]	@ 0x50
 8011242:	683b      	ldr	r3, [r7, #0]
 8011244:	691b      	ldr	r3, [r3, #16]
 8011246:	b29a      	uxth	r2, r3
 8011248:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801124a:	801a      	strh	r2, [r3, #0]
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	647b      	str	r3, [r7, #68]	@ 0x44
 8011250:	683b      	ldr	r3, [r7, #0]
 8011252:	785b      	ldrb	r3, [r3, #1]
 8011254:	2b00      	cmp	r3, #0
 8011256:	d16b      	bne.n	8011330 <USB_ActivateEndpoint+0x790>
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011262:	b29b      	uxth	r3, r3
 8011264:	461a      	mov	r2, r3
 8011266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011268:	4413      	add	r3, r2
 801126a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801126c:	683b      	ldr	r3, [r7, #0]
 801126e:	781b      	ldrb	r3, [r3, #0]
 8011270:	00da      	lsls	r2, r3, #3
 8011272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011274:	4413      	add	r3, r2
 8011276:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801127a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801127c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801127e:	881b      	ldrh	r3, [r3, #0]
 8011280:	b29b      	uxth	r3, r3
 8011282:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011286:	b29a      	uxth	r2, r3
 8011288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801128a:	801a      	strh	r2, [r3, #0]
 801128c:	683b      	ldr	r3, [r7, #0]
 801128e:	691b      	ldr	r3, [r3, #16]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d10a      	bne.n	80112aa <USB_ActivateEndpoint+0x70a>
 8011294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011296:	881b      	ldrh	r3, [r3, #0]
 8011298:	b29b      	uxth	r3, r3
 801129a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801129e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80112a2:	b29a      	uxth	r2, r3
 80112a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112a6:	801a      	strh	r2, [r3, #0]
 80112a8:	e05b      	b.n	8011362 <USB_ActivateEndpoint+0x7c2>
 80112aa:	683b      	ldr	r3, [r7, #0]
 80112ac:	691b      	ldr	r3, [r3, #16]
 80112ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80112b0:	d81c      	bhi.n	80112ec <USB_ActivateEndpoint+0x74c>
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	691b      	ldr	r3, [r3, #16]
 80112b6:	085b      	lsrs	r3, r3, #1
 80112b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80112bc:	683b      	ldr	r3, [r7, #0]
 80112be:	691b      	ldr	r3, [r3, #16]
 80112c0:	f003 0301 	and.w	r3, r3, #1
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d004      	beq.n	80112d2 <USB_ActivateEndpoint+0x732>
 80112c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80112cc:	3301      	adds	r3, #1
 80112ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80112d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112d4:	881b      	ldrh	r3, [r3, #0]
 80112d6:	b29a      	uxth	r2, r3
 80112d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80112dc:	b29b      	uxth	r3, r3
 80112de:	029b      	lsls	r3, r3, #10
 80112e0:	b29b      	uxth	r3, r3
 80112e2:	4313      	orrs	r3, r2
 80112e4:	b29a      	uxth	r2, r3
 80112e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112e8:	801a      	strh	r2, [r3, #0]
 80112ea:	e03a      	b.n	8011362 <USB_ActivateEndpoint+0x7c2>
 80112ec:	683b      	ldr	r3, [r7, #0]
 80112ee:	691b      	ldr	r3, [r3, #16]
 80112f0:	095b      	lsrs	r3, r3, #5
 80112f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80112f6:	683b      	ldr	r3, [r7, #0]
 80112f8:	691b      	ldr	r3, [r3, #16]
 80112fa:	f003 031f 	and.w	r3, r3, #31
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d104      	bne.n	801130c <USB_ActivateEndpoint+0x76c>
 8011302:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011306:	3b01      	subs	r3, #1
 8011308:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801130c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801130e:	881b      	ldrh	r3, [r3, #0]
 8011310:	b29a      	uxth	r2, r3
 8011312:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011316:	b29b      	uxth	r3, r3
 8011318:	029b      	lsls	r3, r3, #10
 801131a:	b29b      	uxth	r3, r3
 801131c:	4313      	orrs	r3, r2
 801131e:	b29b      	uxth	r3, r3
 8011320:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011324:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011328:	b29a      	uxth	r2, r3
 801132a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801132c:	801a      	strh	r2, [r3, #0]
 801132e:	e018      	b.n	8011362 <USB_ActivateEndpoint+0x7c2>
 8011330:	683b      	ldr	r3, [r7, #0]
 8011332:	785b      	ldrb	r3, [r3, #1]
 8011334:	2b01      	cmp	r3, #1
 8011336:	d114      	bne.n	8011362 <USB_ActivateEndpoint+0x7c2>
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801133e:	b29b      	uxth	r3, r3
 8011340:	461a      	mov	r2, r3
 8011342:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011344:	4413      	add	r3, r2
 8011346:	647b      	str	r3, [r7, #68]	@ 0x44
 8011348:	683b      	ldr	r3, [r7, #0]
 801134a:	781b      	ldrb	r3, [r3, #0]
 801134c:	00da      	lsls	r2, r3, #3
 801134e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011350:	4413      	add	r3, r2
 8011352:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011356:	643b      	str	r3, [r7, #64]	@ 0x40
 8011358:	683b      	ldr	r3, [r7, #0]
 801135a:	691b      	ldr	r3, [r3, #16]
 801135c:	b29a      	uxth	r2, r3
 801135e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011360:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011362:	687a      	ldr	r2, [r7, #4]
 8011364:	683b      	ldr	r3, [r7, #0]
 8011366:	781b      	ldrb	r3, [r3, #0]
 8011368:	009b      	lsls	r3, r3, #2
 801136a:	4413      	add	r3, r2
 801136c:	881b      	ldrh	r3, [r3, #0]
 801136e:	b29b      	uxth	r3, r3
 8011370:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011378:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801137a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801137c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011380:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011382:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011384:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011388:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801138a:	687a      	ldr	r2, [r7, #4]
 801138c:	683b      	ldr	r3, [r7, #0]
 801138e:	781b      	ldrb	r3, [r3, #0]
 8011390:	009b      	lsls	r3, r3, #2
 8011392:	441a      	add	r2, r3
 8011394:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011396:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801139a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801139e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80113a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113a6:	b29b      	uxth	r3, r3
 80113a8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80113aa:	687a      	ldr	r2, [r7, #4]
 80113ac:	683b      	ldr	r3, [r7, #0]
 80113ae:	781b      	ldrb	r3, [r3, #0]
 80113b0:	009b      	lsls	r3, r3, #2
 80113b2:	4413      	add	r3, r2
 80113b4:	881b      	ldrh	r3, [r3, #0]
 80113b6:	b29b      	uxth	r3, r3
 80113b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80113bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80113c0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80113c2:	687a      	ldr	r2, [r7, #4]
 80113c4:	683b      	ldr	r3, [r7, #0]
 80113c6:	781b      	ldrb	r3, [r3, #0]
 80113c8:	009b      	lsls	r3, r3, #2
 80113ca:	441a      	add	r2, r3
 80113cc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80113ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80113d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80113d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80113da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113de:	b29b      	uxth	r3, r3
 80113e0:	8013      	strh	r3, [r2, #0]
 80113e2:	e0bc      	b.n	801155e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80113e4:	687a      	ldr	r2, [r7, #4]
 80113e6:	683b      	ldr	r3, [r7, #0]
 80113e8:	781b      	ldrb	r3, [r3, #0]
 80113ea:	009b      	lsls	r3, r3, #2
 80113ec:	4413      	add	r3, r2
 80113ee:	881b      	ldrh	r3, [r3, #0]
 80113f0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80113f4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80113f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d01d      	beq.n	801143c <USB_ActivateEndpoint+0x89c>
 8011400:	687a      	ldr	r2, [r7, #4]
 8011402:	683b      	ldr	r3, [r7, #0]
 8011404:	781b      	ldrb	r3, [r3, #0]
 8011406:	009b      	lsls	r3, r3, #2
 8011408:	4413      	add	r3, r2
 801140a:	881b      	ldrh	r3, [r3, #0]
 801140c:	b29b      	uxth	r3, r3
 801140e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011416:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 801141a:	687a      	ldr	r2, [r7, #4]
 801141c:	683b      	ldr	r3, [r7, #0]
 801141e:	781b      	ldrb	r3, [r3, #0]
 8011420:	009b      	lsls	r3, r3, #2
 8011422:	441a      	add	r2, r3
 8011424:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011428:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801142c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011430:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011438:	b29b      	uxth	r3, r3
 801143a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801143c:	687a      	ldr	r2, [r7, #4]
 801143e:	683b      	ldr	r3, [r7, #0]
 8011440:	781b      	ldrb	r3, [r3, #0]
 8011442:	009b      	lsls	r3, r3, #2
 8011444:	4413      	add	r3, r2
 8011446:	881b      	ldrh	r3, [r3, #0]
 8011448:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 801144c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8011450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011454:	2b00      	cmp	r3, #0
 8011456:	d01d      	beq.n	8011494 <USB_ActivateEndpoint+0x8f4>
 8011458:	687a      	ldr	r2, [r7, #4]
 801145a:	683b      	ldr	r3, [r7, #0]
 801145c:	781b      	ldrb	r3, [r3, #0]
 801145e:	009b      	lsls	r3, r3, #2
 8011460:	4413      	add	r3, r2
 8011462:	881b      	ldrh	r3, [r3, #0]
 8011464:	b29b      	uxth	r3, r3
 8011466:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801146a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801146e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8011472:	687a      	ldr	r2, [r7, #4]
 8011474:	683b      	ldr	r3, [r7, #0]
 8011476:	781b      	ldrb	r3, [r3, #0]
 8011478:	009b      	lsls	r3, r3, #2
 801147a:	441a      	add	r2, r3
 801147c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8011480:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011484:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011488:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801148c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011490:	b29b      	uxth	r3, r3
 8011492:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011494:	683b      	ldr	r3, [r7, #0]
 8011496:	78db      	ldrb	r3, [r3, #3]
 8011498:	2b01      	cmp	r3, #1
 801149a:	d024      	beq.n	80114e6 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801149c:	687a      	ldr	r2, [r7, #4]
 801149e:	683b      	ldr	r3, [r7, #0]
 80114a0:	781b      	ldrb	r3, [r3, #0]
 80114a2:	009b      	lsls	r3, r3, #2
 80114a4:	4413      	add	r3, r2
 80114a6:	881b      	ldrh	r3, [r3, #0]
 80114a8:	b29b      	uxth	r3, r3
 80114aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80114b2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80114b6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80114ba:	f083 0320 	eor.w	r3, r3, #32
 80114be:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80114c2:	687a      	ldr	r2, [r7, #4]
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	781b      	ldrb	r3, [r3, #0]
 80114c8:	009b      	lsls	r3, r3, #2
 80114ca:	441a      	add	r2, r3
 80114cc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80114d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114e0:	b29b      	uxth	r3, r3
 80114e2:	8013      	strh	r3, [r2, #0]
 80114e4:	e01d      	b.n	8011522 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80114e6:	687a      	ldr	r2, [r7, #4]
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	781b      	ldrb	r3, [r3, #0]
 80114ec:	009b      	lsls	r3, r3, #2
 80114ee:	4413      	add	r3, r2
 80114f0:	881b      	ldrh	r3, [r3, #0]
 80114f2:	b29b      	uxth	r3, r3
 80114f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80114fc:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8011500:	687a      	ldr	r2, [r7, #4]
 8011502:	683b      	ldr	r3, [r7, #0]
 8011504:	781b      	ldrb	r3, [r3, #0]
 8011506:	009b      	lsls	r3, r3, #2
 8011508:	441a      	add	r2, r3
 801150a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 801150e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011512:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011516:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801151a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801151e:	b29b      	uxth	r3, r3
 8011520:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011522:	687a      	ldr	r2, [r7, #4]
 8011524:	683b      	ldr	r3, [r7, #0]
 8011526:	781b      	ldrb	r3, [r3, #0]
 8011528:	009b      	lsls	r3, r3, #2
 801152a:	4413      	add	r3, r2
 801152c:	881b      	ldrh	r3, [r3, #0]
 801152e:	b29b      	uxth	r3, r3
 8011530:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011534:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011538:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 801153c:	687a      	ldr	r2, [r7, #4]
 801153e:	683b      	ldr	r3, [r7, #0]
 8011540:	781b      	ldrb	r3, [r3, #0]
 8011542:	009b      	lsls	r3, r3, #2
 8011544:	441a      	add	r2, r3
 8011546:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 801154a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801154e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011552:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801155a:	b29b      	uxth	r3, r3
 801155c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 801155e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8011562:	4618      	mov	r0, r3
 8011564:	379c      	adds	r7, #156	@ 0x9c
 8011566:	46bd      	mov	sp, r7
 8011568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801156c:	4770      	bx	lr
 801156e:	bf00      	nop

08011570 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011570:	b480      	push	{r7}
 8011572:	b08d      	sub	sp, #52	@ 0x34
 8011574:	af00      	add	r7, sp, #0
 8011576:	6078      	str	r0, [r7, #4]
 8011578:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801157a:	683b      	ldr	r3, [r7, #0]
 801157c:	7b1b      	ldrb	r3, [r3, #12]
 801157e:	2b00      	cmp	r3, #0
 8011580:	f040 808e 	bne.w	80116a0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011584:	683b      	ldr	r3, [r7, #0]
 8011586:	785b      	ldrb	r3, [r3, #1]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d044      	beq.n	8011616 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801158c:	687a      	ldr	r2, [r7, #4]
 801158e:	683b      	ldr	r3, [r7, #0]
 8011590:	781b      	ldrb	r3, [r3, #0]
 8011592:	009b      	lsls	r3, r3, #2
 8011594:	4413      	add	r3, r2
 8011596:	881b      	ldrh	r3, [r3, #0]
 8011598:	81bb      	strh	r3, [r7, #12]
 801159a:	89bb      	ldrh	r3, [r7, #12]
 801159c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d01b      	beq.n	80115dc <USB_DeactivateEndpoint+0x6c>
 80115a4:	687a      	ldr	r2, [r7, #4]
 80115a6:	683b      	ldr	r3, [r7, #0]
 80115a8:	781b      	ldrb	r3, [r3, #0]
 80115aa:	009b      	lsls	r3, r3, #2
 80115ac:	4413      	add	r3, r2
 80115ae:	881b      	ldrh	r3, [r3, #0]
 80115b0:	b29b      	uxth	r3, r3
 80115b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80115ba:	817b      	strh	r3, [r7, #10]
 80115bc:	687a      	ldr	r2, [r7, #4]
 80115be:	683b      	ldr	r3, [r7, #0]
 80115c0:	781b      	ldrb	r3, [r3, #0]
 80115c2:	009b      	lsls	r3, r3, #2
 80115c4:	441a      	add	r2, r3
 80115c6:	897b      	ldrh	r3, [r7, #10]
 80115c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80115d8:	b29b      	uxth	r3, r3
 80115da:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80115dc:	687a      	ldr	r2, [r7, #4]
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	781b      	ldrb	r3, [r3, #0]
 80115e2:	009b      	lsls	r3, r3, #2
 80115e4:	4413      	add	r3, r2
 80115e6:	881b      	ldrh	r3, [r3, #0]
 80115e8:	b29b      	uxth	r3, r3
 80115ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115f2:	813b      	strh	r3, [r7, #8]
 80115f4:	687a      	ldr	r2, [r7, #4]
 80115f6:	683b      	ldr	r3, [r7, #0]
 80115f8:	781b      	ldrb	r3, [r3, #0]
 80115fa:	009b      	lsls	r3, r3, #2
 80115fc:	441a      	add	r2, r3
 80115fe:	893b      	ldrh	r3, [r7, #8]
 8011600:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011604:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011608:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801160c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011610:	b29b      	uxth	r3, r3
 8011612:	8013      	strh	r3, [r2, #0]
 8011614:	e192      	b.n	801193c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011616:	687a      	ldr	r2, [r7, #4]
 8011618:	683b      	ldr	r3, [r7, #0]
 801161a:	781b      	ldrb	r3, [r3, #0]
 801161c:	009b      	lsls	r3, r3, #2
 801161e:	4413      	add	r3, r2
 8011620:	881b      	ldrh	r3, [r3, #0]
 8011622:	827b      	strh	r3, [r7, #18]
 8011624:	8a7b      	ldrh	r3, [r7, #18]
 8011626:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801162a:	2b00      	cmp	r3, #0
 801162c:	d01b      	beq.n	8011666 <USB_DeactivateEndpoint+0xf6>
 801162e:	687a      	ldr	r2, [r7, #4]
 8011630:	683b      	ldr	r3, [r7, #0]
 8011632:	781b      	ldrb	r3, [r3, #0]
 8011634:	009b      	lsls	r3, r3, #2
 8011636:	4413      	add	r3, r2
 8011638:	881b      	ldrh	r3, [r3, #0]
 801163a:	b29b      	uxth	r3, r3
 801163c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011640:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011644:	823b      	strh	r3, [r7, #16]
 8011646:	687a      	ldr	r2, [r7, #4]
 8011648:	683b      	ldr	r3, [r7, #0]
 801164a:	781b      	ldrb	r3, [r3, #0]
 801164c:	009b      	lsls	r3, r3, #2
 801164e:	441a      	add	r2, r3
 8011650:	8a3b      	ldrh	r3, [r7, #16]
 8011652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801165a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801165e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011662:	b29b      	uxth	r3, r3
 8011664:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011666:	687a      	ldr	r2, [r7, #4]
 8011668:	683b      	ldr	r3, [r7, #0]
 801166a:	781b      	ldrb	r3, [r3, #0]
 801166c:	009b      	lsls	r3, r3, #2
 801166e:	4413      	add	r3, r2
 8011670:	881b      	ldrh	r3, [r3, #0]
 8011672:	b29b      	uxth	r3, r3
 8011674:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011678:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801167c:	81fb      	strh	r3, [r7, #14]
 801167e:	687a      	ldr	r2, [r7, #4]
 8011680:	683b      	ldr	r3, [r7, #0]
 8011682:	781b      	ldrb	r3, [r3, #0]
 8011684:	009b      	lsls	r3, r3, #2
 8011686:	441a      	add	r2, r3
 8011688:	89fb      	ldrh	r3, [r7, #14]
 801168a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801168e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011692:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011696:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801169a:	b29b      	uxth	r3, r3
 801169c:	8013      	strh	r3, [r2, #0]
 801169e:	e14d      	b.n	801193c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80116a0:	683b      	ldr	r3, [r7, #0]
 80116a2:	785b      	ldrb	r3, [r3, #1]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	f040 80a5 	bne.w	80117f4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80116aa:	687a      	ldr	r2, [r7, #4]
 80116ac:	683b      	ldr	r3, [r7, #0]
 80116ae:	781b      	ldrb	r3, [r3, #0]
 80116b0:	009b      	lsls	r3, r3, #2
 80116b2:	4413      	add	r3, r2
 80116b4:	881b      	ldrh	r3, [r3, #0]
 80116b6:	843b      	strh	r3, [r7, #32]
 80116b8:	8c3b      	ldrh	r3, [r7, #32]
 80116ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80116be:	2b00      	cmp	r3, #0
 80116c0:	d01b      	beq.n	80116fa <USB_DeactivateEndpoint+0x18a>
 80116c2:	687a      	ldr	r2, [r7, #4]
 80116c4:	683b      	ldr	r3, [r7, #0]
 80116c6:	781b      	ldrb	r3, [r3, #0]
 80116c8:	009b      	lsls	r3, r3, #2
 80116ca:	4413      	add	r3, r2
 80116cc:	881b      	ldrh	r3, [r3, #0]
 80116ce:	b29b      	uxth	r3, r3
 80116d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80116d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80116d8:	83fb      	strh	r3, [r7, #30]
 80116da:	687a      	ldr	r2, [r7, #4]
 80116dc:	683b      	ldr	r3, [r7, #0]
 80116de:	781b      	ldrb	r3, [r3, #0]
 80116e0:	009b      	lsls	r3, r3, #2
 80116e2:	441a      	add	r2, r3
 80116e4:	8bfb      	ldrh	r3, [r7, #30]
 80116e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80116f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116f6:	b29b      	uxth	r3, r3
 80116f8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80116fa:	687a      	ldr	r2, [r7, #4]
 80116fc:	683b      	ldr	r3, [r7, #0]
 80116fe:	781b      	ldrb	r3, [r3, #0]
 8011700:	009b      	lsls	r3, r3, #2
 8011702:	4413      	add	r3, r2
 8011704:	881b      	ldrh	r3, [r3, #0]
 8011706:	83bb      	strh	r3, [r7, #28]
 8011708:	8bbb      	ldrh	r3, [r7, #28]
 801170a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801170e:	2b00      	cmp	r3, #0
 8011710:	d01b      	beq.n	801174a <USB_DeactivateEndpoint+0x1da>
 8011712:	687a      	ldr	r2, [r7, #4]
 8011714:	683b      	ldr	r3, [r7, #0]
 8011716:	781b      	ldrb	r3, [r3, #0]
 8011718:	009b      	lsls	r3, r3, #2
 801171a:	4413      	add	r3, r2
 801171c:	881b      	ldrh	r3, [r3, #0]
 801171e:	b29b      	uxth	r3, r3
 8011720:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011724:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011728:	837b      	strh	r3, [r7, #26]
 801172a:	687a      	ldr	r2, [r7, #4]
 801172c:	683b      	ldr	r3, [r7, #0]
 801172e:	781b      	ldrb	r3, [r3, #0]
 8011730:	009b      	lsls	r3, r3, #2
 8011732:	441a      	add	r2, r3
 8011734:	8b7b      	ldrh	r3, [r7, #26]
 8011736:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801173a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801173e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011742:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011746:	b29b      	uxth	r3, r3
 8011748:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 801174a:	687a      	ldr	r2, [r7, #4]
 801174c:	683b      	ldr	r3, [r7, #0]
 801174e:	781b      	ldrb	r3, [r3, #0]
 8011750:	009b      	lsls	r3, r3, #2
 8011752:	4413      	add	r3, r2
 8011754:	881b      	ldrh	r3, [r3, #0]
 8011756:	b29b      	uxth	r3, r3
 8011758:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801175c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011760:	833b      	strh	r3, [r7, #24]
 8011762:	687a      	ldr	r2, [r7, #4]
 8011764:	683b      	ldr	r3, [r7, #0]
 8011766:	781b      	ldrb	r3, [r3, #0]
 8011768:	009b      	lsls	r3, r3, #2
 801176a:	441a      	add	r2, r3
 801176c:	8b3b      	ldrh	r3, [r7, #24]
 801176e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011772:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011776:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801177a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801177e:	b29b      	uxth	r3, r3
 8011780:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011782:	687a      	ldr	r2, [r7, #4]
 8011784:	683b      	ldr	r3, [r7, #0]
 8011786:	781b      	ldrb	r3, [r3, #0]
 8011788:	009b      	lsls	r3, r3, #2
 801178a:	4413      	add	r3, r2
 801178c:	881b      	ldrh	r3, [r3, #0]
 801178e:	b29b      	uxth	r3, r3
 8011790:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011794:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011798:	82fb      	strh	r3, [r7, #22]
 801179a:	687a      	ldr	r2, [r7, #4]
 801179c:	683b      	ldr	r3, [r7, #0]
 801179e:	781b      	ldrb	r3, [r3, #0]
 80117a0:	009b      	lsls	r3, r3, #2
 80117a2:	441a      	add	r2, r3
 80117a4:	8afb      	ldrh	r3, [r7, #22]
 80117a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80117b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117b6:	b29b      	uxth	r3, r3
 80117b8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80117ba:	687a      	ldr	r2, [r7, #4]
 80117bc:	683b      	ldr	r3, [r7, #0]
 80117be:	781b      	ldrb	r3, [r3, #0]
 80117c0:	009b      	lsls	r3, r3, #2
 80117c2:	4413      	add	r3, r2
 80117c4:	881b      	ldrh	r3, [r3, #0]
 80117c6:	b29b      	uxth	r3, r3
 80117c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80117cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80117d0:	82bb      	strh	r3, [r7, #20]
 80117d2:	687a      	ldr	r2, [r7, #4]
 80117d4:	683b      	ldr	r3, [r7, #0]
 80117d6:	781b      	ldrb	r3, [r3, #0]
 80117d8:	009b      	lsls	r3, r3, #2
 80117da:	441a      	add	r2, r3
 80117dc:	8abb      	ldrh	r3, [r7, #20]
 80117de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80117ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117ee:	b29b      	uxth	r3, r3
 80117f0:	8013      	strh	r3, [r2, #0]
 80117f2:	e0a3      	b.n	801193c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80117f4:	687a      	ldr	r2, [r7, #4]
 80117f6:	683b      	ldr	r3, [r7, #0]
 80117f8:	781b      	ldrb	r3, [r3, #0]
 80117fa:	009b      	lsls	r3, r3, #2
 80117fc:	4413      	add	r3, r2
 80117fe:	881b      	ldrh	r3, [r3, #0]
 8011800:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8011802:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011804:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011808:	2b00      	cmp	r3, #0
 801180a:	d01b      	beq.n	8011844 <USB_DeactivateEndpoint+0x2d4>
 801180c:	687a      	ldr	r2, [r7, #4]
 801180e:	683b      	ldr	r3, [r7, #0]
 8011810:	781b      	ldrb	r3, [r3, #0]
 8011812:	009b      	lsls	r3, r3, #2
 8011814:	4413      	add	r3, r2
 8011816:	881b      	ldrh	r3, [r3, #0]
 8011818:	b29b      	uxth	r3, r3
 801181a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801181e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011822:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011824:	687a      	ldr	r2, [r7, #4]
 8011826:	683b      	ldr	r3, [r7, #0]
 8011828:	781b      	ldrb	r3, [r3, #0]
 801182a:	009b      	lsls	r3, r3, #2
 801182c:	441a      	add	r2, r3
 801182e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011830:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011834:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011838:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801183c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011840:	b29b      	uxth	r3, r3
 8011842:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011844:	687a      	ldr	r2, [r7, #4]
 8011846:	683b      	ldr	r3, [r7, #0]
 8011848:	781b      	ldrb	r3, [r3, #0]
 801184a:	009b      	lsls	r3, r3, #2
 801184c:	4413      	add	r3, r2
 801184e:	881b      	ldrh	r3, [r3, #0]
 8011850:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8011852:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011858:	2b00      	cmp	r3, #0
 801185a:	d01b      	beq.n	8011894 <USB_DeactivateEndpoint+0x324>
 801185c:	687a      	ldr	r2, [r7, #4]
 801185e:	683b      	ldr	r3, [r7, #0]
 8011860:	781b      	ldrb	r3, [r3, #0]
 8011862:	009b      	lsls	r3, r3, #2
 8011864:	4413      	add	r3, r2
 8011866:	881b      	ldrh	r3, [r3, #0]
 8011868:	b29b      	uxth	r3, r3
 801186a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801186e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011872:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011874:	687a      	ldr	r2, [r7, #4]
 8011876:	683b      	ldr	r3, [r7, #0]
 8011878:	781b      	ldrb	r3, [r3, #0]
 801187a:	009b      	lsls	r3, r3, #2
 801187c:	441a      	add	r2, r3
 801187e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011880:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011884:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011888:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801188c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011890:	b29b      	uxth	r3, r3
 8011892:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011894:	687a      	ldr	r2, [r7, #4]
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	781b      	ldrb	r3, [r3, #0]
 801189a:	009b      	lsls	r3, r3, #2
 801189c:	4413      	add	r3, r2
 801189e:	881b      	ldrh	r3, [r3, #0]
 80118a0:	b29b      	uxth	r3, r3
 80118a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80118a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80118aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80118ac:	687a      	ldr	r2, [r7, #4]
 80118ae:	683b      	ldr	r3, [r7, #0]
 80118b0:	781b      	ldrb	r3, [r3, #0]
 80118b2:	009b      	lsls	r3, r3, #2
 80118b4:	441a      	add	r2, r3
 80118b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80118b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80118c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118c8:	b29b      	uxth	r3, r3
 80118ca:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80118cc:	687a      	ldr	r2, [r7, #4]
 80118ce:	683b      	ldr	r3, [r7, #0]
 80118d0:	781b      	ldrb	r3, [r3, #0]
 80118d2:	009b      	lsls	r3, r3, #2
 80118d4:	4413      	add	r3, r2
 80118d6:	881b      	ldrh	r3, [r3, #0]
 80118d8:	b29b      	uxth	r3, r3
 80118da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80118de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80118e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80118e4:	687a      	ldr	r2, [r7, #4]
 80118e6:	683b      	ldr	r3, [r7, #0]
 80118e8:	781b      	ldrb	r3, [r3, #0]
 80118ea:	009b      	lsls	r3, r3, #2
 80118ec:	441a      	add	r2, r3
 80118ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011900:	b29b      	uxth	r3, r3
 8011902:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011904:	687a      	ldr	r2, [r7, #4]
 8011906:	683b      	ldr	r3, [r7, #0]
 8011908:	781b      	ldrb	r3, [r3, #0]
 801190a:	009b      	lsls	r3, r3, #2
 801190c:	4413      	add	r3, r2
 801190e:	881b      	ldrh	r3, [r3, #0]
 8011910:	b29b      	uxth	r3, r3
 8011912:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011916:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801191a:	847b      	strh	r3, [r7, #34]	@ 0x22
 801191c:	687a      	ldr	r2, [r7, #4]
 801191e:	683b      	ldr	r3, [r7, #0]
 8011920:	781b      	ldrb	r3, [r3, #0]
 8011922:	009b      	lsls	r3, r3, #2
 8011924:	441a      	add	r2, r3
 8011926:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011928:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801192c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011930:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011934:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011938:	b29b      	uxth	r3, r3
 801193a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 801193c:	2300      	movs	r3, #0
}
 801193e:	4618      	mov	r0, r3
 8011940:	3734      	adds	r7, #52	@ 0x34
 8011942:	46bd      	mov	sp, r7
 8011944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011948:	4770      	bx	lr

0801194a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801194a:	b580      	push	{r7, lr}
 801194c:	b0ac      	sub	sp, #176	@ 0xb0
 801194e:	af00      	add	r7, sp, #0
 8011950:	6078      	str	r0, [r7, #4]
 8011952:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011954:	683b      	ldr	r3, [r7, #0]
 8011956:	785b      	ldrb	r3, [r3, #1]
 8011958:	2b01      	cmp	r3, #1
 801195a:	f040 84ca 	bne.w	80122f2 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 801195e:	683b      	ldr	r3, [r7, #0]
 8011960:	699a      	ldr	r2, [r3, #24]
 8011962:	683b      	ldr	r3, [r7, #0]
 8011964:	691b      	ldr	r3, [r3, #16]
 8011966:	429a      	cmp	r2, r3
 8011968:	d904      	bls.n	8011974 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 801196a:	683b      	ldr	r3, [r7, #0]
 801196c:	691b      	ldr	r3, [r3, #16]
 801196e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011972:	e003      	b.n	801197c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8011974:	683b      	ldr	r3, [r7, #0]
 8011976:	699b      	ldr	r3, [r3, #24]
 8011978:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 801197c:	683b      	ldr	r3, [r7, #0]
 801197e:	7b1b      	ldrb	r3, [r3, #12]
 8011980:	2b00      	cmp	r3, #0
 8011982:	d122      	bne.n	80119ca <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011984:	683b      	ldr	r3, [r7, #0]
 8011986:	6959      	ldr	r1, [r3, #20]
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	88da      	ldrh	r2, [r3, #6]
 801198c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011990:	b29b      	uxth	r3, r3
 8011992:	6878      	ldr	r0, [r7, #4]
 8011994:	f000 febd 	bl	8012712 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	613b      	str	r3, [r7, #16]
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80119a2:	b29b      	uxth	r3, r3
 80119a4:	461a      	mov	r2, r3
 80119a6:	693b      	ldr	r3, [r7, #16]
 80119a8:	4413      	add	r3, r2
 80119aa:	613b      	str	r3, [r7, #16]
 80119ac:	683b      	ldr	r3, [r7, #0]
 80119ae:	781b      	ldrb	r3, [r3, #0]
 80119b0:	00da      	lsls	r2, r3, #3
 80119b2:	693b      	ldr	r3, [r7, #16]
 80119b4:	4413      	add	r3, r2
 80119b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80119ba:	60fb      	str	r3, [r7, #12]
 80119bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119c0:	b29a      	uxth	r2, r3
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	801a      	strh	r2, [r3, #0]
 80119c6:	f000 bc6f 	b.w	80122a8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80119ca:	683b      	ldr	r3, [r7, #0]
 80119cc:	78db      	ldrb	r3, [r3, #3]
 80119ce:	2b02      	cmp	r3, #2
 80119d0:	f040 831e 	bne.w	8012010 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80119d4:	683b      	ldr	r3, [r7, #0]
 80119d6:	6a1a      	ldr	r2, [r3, #32]
 80119d8:	683b      	ldr	r3, [r7, #0]
 80119da:	691b      	ldr	r3, [r3, #16]
 80119dc:	429a      	cmp	r2, r3
 80119de:	f240 82cf 	bls.w	8011f80 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80119e2:	687a      	ldr	r2, [r7, #4]
 80119e4:	683b      	ldr	r3, [r7, #0]
 80119e6:	781b      	ldrb	r3, [r3, #0]
 80119e8:	009b      	lsls	r3, r3, #2
 80119ea:	4413      	add	r3, r2
 80119ec:	881b      	ldrh	r3, [r3, #0]
 80119ee:	b29b      	uxth	r3, r3
 80119f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80119f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80119f8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80119fc:	687a      	ldr	r2, [r7, #4]
 80119fe:	683b      	ldr	r3, [r7, #0]
 8011a00:	781b      	ldrb	r3, [r3, #0]
 8011a02:	009b      	lsls	r3, r3, #2
 8011a04:	441a      	add	r2, r3
 8011a06:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8011a0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a12:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011a16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a1a:	b29b      	uxth	r3, r3
 8011a1c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8011a1e:	683b      	ldr	r3, [r7, #0]
 8011a20:	6a1a      	ldr	r2, [r3, #32]
 8011a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a26:	1ad2      	subs	r2, r2, r3
 8011a28:	683b      	ldr	r3, [r7, #0]
 8011a2a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011a2c:	687a      	ldr	r2, [r7, #4]
 8011a2e:	683b      	ldr	r3, [r7, #0]
 8011a30:	781b      	ldrb	r3, [r3, #0]
 8011a32:	009b      	lsls	r3, r3, #2
 8011a34:	4413      	add	r3, r2
 8011a36:	881b      	ldrh	r3, [r3, #0]
 8011a38:	b29b      	uxth	r3, r3
 8011a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	f000 814f 	beq.w	8011ce2 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	633b      	str	r3, [r7, #48]	@ 0x30
 8011a48:	683b      	ldr	r3, [r7, #0]
 8011a4a:	785b      	ldrb	r3, [r3, #1]
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d16b      	bne.n	8011b28 <USB_EPStartXfer+0x1de>
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011a5a:	b29b      	uxth	r3, r3
 8011a5c:	461a      	mov	r2, r3
 8011a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a60:	4413      	add	r3, r2
 8011a62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011a64:	683b      	ldr	r3, [r7, #0]
 8011a66:	781b      	ldrb	r3, [r3, #0]
 8011a68:	00da      	lsls	r2, r3, #3
 8011a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a6c:	4413      	add	r3, r2
 8011a6e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011a72:	627b      	str	r3, [r7, #36]	@ 0x24
 8011a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a76:	881b      	ldrh	r3, [r3, #0]
 8011a78:	b29b      	uxth	r3, r3
 8011a7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011a7e:	b29a      	uxth	r2, r3
 8011a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a82:	801a      	strh	r2, [r3, #0]
 8011a84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d10a      	bne.n	8011aa2 <USB_EPStartXfer+0x158>
 8011a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a8e:	881b      	ldrh	r3, [r3, #0]
 8011a90:	b29b      	uxth	r3, r3
 8011a92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a9a:	b29a      	uxth	r2, r3
 8011a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a9e:	801a      	strh	r2, [r3, #0]
 8011aa0:	e05b      	b.n	8011b5a <USB_EPStartXfer+0x210>
 8011aa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011aa6:	2b3e      	cmp	r3, #62	@ 0x3e
 8011aa8:	d81c      	bhi.n	8011ae4 <USB_EPStartXfer+0x19a>
 8011aaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011aae:	085b      	lsrs	r3, r3, #1
 8011ab0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011ab4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ab8:	f003 0301 	and.w	r3, r3, #1
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	d004      	beq.n	8011aca <USB_EPStartXfer+0x180>
 8011ac0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011ac4:	3301      	adds	r3, #1
 8011ac6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011acc:	881b      	ldrh	r3, [r3, #0]
 8011ace:	b29a      	uxth	r2, r3
 8011ad0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011ad4:	b29b      	uxth	r3, r3
 8011ad6:	029b      	lsls	r3, r3, #10
 8011ad8:	b29b      	uxth	r3, r3
 8011ada:	4313      	orrs	r3, r2
 8011adc:	b29a      	uxth	r2, r3
 8011ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ae0:	801a      	strh	r2, [r3, #0]
 8011ae2:	e03a      	b.n	8011b5a <USB_EPStartXfer+0x210>
 8011ae4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ae8:	095b      	lsrs	r3, r3, #5
 8011aea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011aee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011af2:	f003 031f 	and.w	r3, r3, #31
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d104      	bne.n	8011b04 <USB_EPStartXfer+0x1ba>
 8011afa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011afe:	3b01      	subs	r3, #1
 8011b00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b06:	881b      	ldrh	r3, [r3, #0]
 8011b08:	b29a      	uxth	r2, r3
 8011b0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011b0e:	b29b      	uxth	r3, r3
 8011b10:	029b      	lsls	r3, r3, #10
 8011b12:	b29b      	uxth	r3, r3
 8011b14:	4313      	orrs	r3, r2
 8011b16:	b29b      	uxth	r3, r3
 8011b18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b20:	b29a      	uxth	r2, r3
 8011b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b24:	801a      	strh	r2, [r3, #0]
 8011b26:	e018      	b.n	8011b5a <USB_EPStartXfer+0x210>
 8011b28:	683b      	ldr	r3, [r7, #0]
 8011b2a:	785b      	ldrb	r3, [r3, #1]
 8011b2c:	2b01      	cmp	r3, #1
 8011b2e:	d114      	bne.n	8011b5a <USB_EPStartXfer+0x210>
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011b36:	b29b      	uxth	r3, r3
 8011b38:	461a      	mov	r2, r3
 8011b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b3c:	4413      	add	r3, r2
 8011b3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8011b40:	683b      	ldr	r3, [r7, #0]
 8011b42:	781b      	ldrb	r3, [r3, #0]
 8011b44:	00da      	lsls	r2, r3, #3
 8011b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b48:	4413      	add	r3, r2
 8011b4a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011b50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b54:	b29a      	uxth	r2, r3
 8011b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b58:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011b5a:	683b      	ldr	r3, [r7, #0]
 8011b5c:	895b      	ldrh	r3, [r3, #10]
 8011b5e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011b62:	683b      	ldr	r3, [r7, #0]
 8011b64:	6959      	ldr	r1, [r3, #20]
 8011b66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b6a:	b29b      	uxth	r3, r3
 8011b6c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011b70:	6878      	ldr	r0, [r7, #4]
 8011b72:	f000 fdce 	bl	8012712 <USB_WritePMA>
            ep->xfer_buff += len;
 8011b76:	683b      	ldr	r3, [r7, #0]
 8011b78:	695a      	ldr	r2, [r3, #20]
 8011b7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b7e:	441a      	add	r2, r3
 8011b80:	683b      	ldr	r3, [r7, #0]
 8011b82:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011b84:	683b      	ldr	r3, [r7, #0]
 8011b86:	6a1a      	ldr	r2, [r3, #32]
 8011b88:	683b      	ldr	r3, [r7, #0]
 8011b8a:	691b      	ldr	r3, [r3, #16]
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	d907      	bls.n	8011ba0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8011b90:	683b      	ldr	r3, [r7, #0]
 8011b92:	6a1a      	ldr	r2, [r3, #32]
 8011b94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b98:	1ad2      	subs	r2, r2, r3
 8011b9a:	683b      	ldr	r3, [r7, #0]
 8011b9c:	621a      	str	r2, [r3, #32]
 8011b9e:	e006      	b.n	8011bae <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8011ba0:	683b      	ldr	r3, [r7, #0]
 8011ba2:	6a1b      	ldr	r3, [r3, #32]
 8011ba4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011ba8:	683b      	ldr	r3, [r7, #0]
 8011baa:	2200      	movs	r2, #0
 8011bac:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011bae:	683b      	ldr	r3, [r7, #0]
 8011bb0:	785b      	ldrb	r3, [r3, #1]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d16b      	bne.n	8011c8e <USB_EPStartXfer+0x344>
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	61bb      	str	r3, [r7, #24]
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011bc0:	b29b      	uxth	r3, r3
 8011bc2:	461a      	mov	r2, r3
 8011bc4:	69bb      	ldr	r3, [r7, #24]
 8011bc6:	4413      	add	r3, r2
 8011bc8:	61bb      	str	r3, [r7, #24]
 8011bca:	683b      	ldr	r3, [r7, #0]
 8011bcc:	781b      	ldrb	r3, [r3, #0]
 8011bce:	00da      	lsls	r2, r3, #3
 8011bd0:	69bb      	ldr	r3, [r7, #24]
 8011bd2:	4413      	add	r3, r2
 8011bd4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011bd8:	617b      	str	r3, [r7, #20]
 8011bda:	697b      	ldr	r3, [r7, #20]
 8011bdc:	881b      	ldrh	r3, [r3, #0]
 8011bde:	b29b      	uxth	r3, r3
 8011be0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011be4:	b29a      	uxth	r2, r3
 8011be6:	697b      	ldr	r3, [r7, #20]
 8011be8:	801a      	strh	r2, [r3, #0]
 8011bea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d10a      	bne.n	8011c08 <USB_EPStartXfer+0x2be>
 8011bf2:	697b      	ldr	r3, [r7, #20]
 8011bf4:	881b      	ldrh	r3, [r3, #0]
 8011bf6:	b29b      	uxth	r3, r3
 8011bf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011bfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011c00:	b29a      	uxth	r2, r3
 8011c02:	697b      	ldr	r3, [r7, #20]
 8011c04:	801a      	strh	r2, [r3, #0]
 8011c06:	e05d      	b.n	8011cc4 <USB_EPStartXfer+0x37a>
 8011c08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c0c:	2b3e      	cmp	r3, #62	@ 0x3e
 8011c0e:	d81c      	bhi.n	8011c4a <USB_EPStartXfer+0x300>
 8011c10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c14:	085b      	lsrs	r3, r3, #1
 8011c16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011c1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c1e:	f003 0301 	and.w	r3, r3, #1
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d004      	beq.n	8011c30 <USB_EPStartXfer+0x2e6>
 8011c26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011c2a:	3301      	adds	r3, #1
 8011c2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011c30:	697b      	ldr	r3, [r7, #20]
 8011c32:	881b      	ldrh	r3, [r3, #0]
 8011c34:	b29a      	uxth	r2, r3
 8011c36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011c3a:	b29b      	uxth	r3, r3
 8011c3c:	029b      	lsls	r3, r3, #10
 8011c3e:	b29b      	uxth	r3, r3
 8011c40:	4313      	orrs	r3, r2
 8011c42:	b29a      	uxth	r2, r3
 8011c44:	697b      	ldr	r3, [r7, #20]
 8011c46:	801a      	strh	r2, [r3, #0]
 8011c48:	e03c      	b.n	8011cc4 <USB_EPStartXfer+0x37a>
 8011c4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c4e:	095b      	lsrs	r3, r3, #5
 8011c50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011c54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c58:	f003 031f 	and.w	r3, r3, #31
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d104      	bne.n	8011c6a <USB_EPStartXfer+0x320>
 8011c60:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011c64:	3b01      	subs	r3, #1
 8011c66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011c6a:	697b      	ldr	r3, [r7, #20]
 8011c6c:	881b      	ldrh	r3, [r3, #0]
 8011c6e:	b29a      	uxth	r2, r3
 8011c70:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011c74:	b29b      	uxth	r3, r3
 8011c76:	029b      	lsls	r3, r3, #10
 8011c78:	b29b      	uxth	r3, r3
 8011c7a:	4313      	orrs	r3, r2
 8011c7c:	b29b      	uxth	r3, r3
 8011c7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011c82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011c86:	b29a      	uxth	r2, r3
 8011c88:	697b      	ldr	r3, [r7, #20]
 8011c8a:	801a      	strh	r2, [r3, #0]
 8011c8c:	e01a      	b.n	8011cc4 <USB_EPStartXfer+0x37a>
 8011c8e:	683b      	ldr	r3, [r7, #0]
 8011c90:	785b      	ldrb	r3, [r3, #1]
 8011c92:	2b01      	cmp	r3, #1
 8011c94:	d116      	bne.n	8011cc4 <USB_EPStartXfer+0x37a>
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	623b      	str	r3, [r7, #32]
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011ca0:	b29b      	uxth	r3, r3
 8011ca2:	461a      	mov	r2, r3
 8011ca4:	6a3b      	ldr	r3, [r7, #32]
 8011ca6:	4413      	add	r3, r2
 8011ca8:	623b      	str	r3, [r7, #32]
 8011caa:	683b      	ldr	r3, [r7, #0]
 8011cac:	781b      	ldrb	r3, [r3, #0]
 8011cae:	00da      	lsls	r2, r3, #3
 8011cb0:	6a3b      	ldr	r3, [r7, #32]
 8011cb2:	4413      	add	r3, r2
 8011cb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011cb8:	61fb      	str	r3, [r7, #28]
 8011cba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011cbe:	b29a      	uxth	r2, r3
 8011cc0:	69fb      	ldr	r3, [r7, #28]
 8011cc2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011cc4:	683b      	ldr	r3, [r7, #0]
 8011cc6:	891b      	ldrh	r3, [r3, #8]
 8011cc8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011ccc:	683b      	ldr	r3, [r7, #0]
 8011cce:	6959      	ldr	r1, [r3, #20]
 8011cd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011cd4:	b29b      	uxth	r3, r3
 8011cd6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011cda:	6878      	ldr	r0, [r7, #4]
 8011cdc:	f000 fd19 	bl	8012712 <USB_WritePMA>
 8011ce0:	e2e2      	b.n	80122a8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011ce2:	683b      	ldr	r3, [r7, #0]
 8011ce4:	785b      	ldrb	r3, [r3, #1]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d16b      	bne.n	8011dc2 <USB_EPStartXfer+0x478>
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011cf4:	b29b      	uxth	r3, r3
 8011cf6:	461a      	mov	r2, r3
 8011cf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011cfa:	4413      	add	r3, r2
 8011cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011cfe:	683b      	ldr	r3, [r7, #0]
 8011d00:	781b      	ldrb	r3, [r3, #0]
 8011d02:	00da      	lsls	r2, r3, #3
 8011d04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011d06:	4413      	add	r3, r2
 8011d08:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011d0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8011d0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d10:	881b      	ldrh	r3, [r3, #0]
 8011d12:	b29b      	uxth	r3, r3
 8011d14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011d18:	b29a      	uxth	r2, r3
 8011d1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d1c:	801a      	strh	r2, [r3, #0]
 8011d1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d10a      	bne.n	8011d3c <USB_EPStartXfer+0x3f2>
 8011d26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d28:	881b      	ldrh	r3, [r3, #0]
 8011d2a:	b29b      	uxth	r3, r3
 8011d2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011d30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011d34:	b29a      	uxth	r2, r3
 8011d36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d38:	801a      	strh	r2, [r3, #0]
 8011d3a:	e05d      	b.n	8011df8 <USB_EPStartXfer+0x4ae>
 8011d3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d40:	2b3e      	cmp	r3, #62	@ 0x3e
 8011d42:	d81c      	bhi.n	8011d7e <USB_EPStartXfer+0x434>
 8011d44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d48:	085b      	lsrs	r3, r3, #1
 8011d4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011d4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d52:	f003 0301 	and.w	r3, r3, #1
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d004      	beq.n	8011d64 <USB_EPStartXfer+0x41a>
 8011d5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011d5e:	3301      	adds	r3, #1
 8011d60:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011d64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d66:	881b      	ldrh	r3, [r3, #0]
 8011d68:	b29a      	uxth	r2, r3
 8011d6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011d6e:	b29b      	uxth	r3, r3
 8011d70:	029b      	lsls	r3, r3, #10
 8011d72:	b29b      	uxth	r3, r3
 8011d74:	4313      	orrs	r3, r2
 8011d76:	b29a      	uxth	r2, r3
 8011d78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d7a:	801a      	strh	r2, [r3, #0]
 8011d7c:	e03c      	b.n	8011df8 <USB_EPStartXfer+0x4ae>
 8011d7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d82:	095b      	lsrs	r3, r3, #5
 8011d84:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011d88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d8c:	f003 031f 	and.w	r3, r3, #31
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d104      	bne.n	8011d9e <USB_EPStartXfer+0x454>
 8011d94:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011d98:	3b01      	subs	r3, #1
 8011d9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011d9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011da0:	881b      	ldrh	r3, [r3, #0]
 8011da2:	b29a      	uxth	r2, r3
 8011da4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011da8:	b29b      	uxth	r3, r3
 8011daa:	029b      	lsls	r3, r3, #10
 8011dac:	b29b      	uxth	r3, r3
 8011dae:	4313      	orrs	r3, r2
 8011db0:	b29b      	uxth	r3, r3
 8011db2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011db6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011dba:	b29a      	uxth	r2, r3
 8011dbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011dbe:	801a      	strh	r2, [r3, #0]
 8011dc0:	e01a      	b.n	8011df8 <USB_EPStartXfer+0x4ae>
 8011dc2:	683b      	ldr	r3, [r7, #0]
 8011dc4:	785b      	ldrb	r3, [r3, #1]
 8011dc6:	2b01      	cmp	r3, #1
 8011dc8:	d116      	bne.n	8011df8 <USB_EPStartXfer+0x4ae>
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	653b      	str	r3, [r7, #80]	@ 0x50
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011dd4:	b29b      	uxth	r3, r3
 8011dd6:	461a      	mov	r2, r3
 8011dd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011dda:	4413      	add	r3, r2
 8011ddc:	653b      	str	r3, [r7, #80]	@ 0x50
 8011dde:	683b      	ldr	r3, [r7, #0]
 8011de0:	781b      	ldrb	r3, [r3, #0]
 8011de2:	00da      	lsls	r2, r3, #3
 8011de4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011de6:	4413      	add	r3, r2
 8011de8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011dec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011dee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011df2:	b29a      	uxth	r2, r3
 8011df4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011df6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011df8:	683b      	ldr	r3, [r7, #0]
 8011dfa:	891b      	ldrh	r3, [r3, #8]
 8011dfc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011e00:	683b      	ldr	r3, [r7, #0]
 8011e02:	6959      	ldr	r1, [r3, #20]
 8011e04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e08:	b29b      	uxth	r3, r3
 8011e0a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011e0e:	6878      	ldr	r0, [r7, #4]
 8011e10:	f000 fc7f 	bl	8012712 <USB_WritePMA>
            ep->xfer_buff += len;
 8011e14:	683b      	ldr	r3, [r7, #0]
 8011e16:	695a      	ldr	r2, [r3, #20]
 8011e18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e1c:	441a      	add	r2, r3
 8011e1e:	683b      	ldr	r3, [r7, #0]
 8011e20:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011e22:	683b      	ldr	r3, [r7, #0]
 8011e24:	6a1a      	ldr	r2, [r3, #32]
 8011e26:	683b      	ldr	r3, [r7, #0]
 8011e28:	691b      	ldr	r3, [r3, #16]
 8011e2a:	429a      	cmp	r2, r3
 8011e2c:	d907      	bls.n	8011e3e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8011e2e:	683b      	ldr	r3, [r7, #0]
 8011e30:	6a1a      	ldr	r2, [r3, #32]
 8011e32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e36:	1ad2      	subs	r2, r2, r3
 8011e38:	683b      	ldr	r3, [r7, #0]
 8011e3a:	621a      	str	r2, [r3, #32]
 8011e3c:	e006      	b.n	8011e4c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8011e3e:	683b      	ldr	r3, [r7, #0]
 8011e40:	6a1b      	ldr	r3, [r3, #32]
 8011e42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011e46:	683b      	ldr	r3, [r7, #0]
 8011e48:	2200      	movs	r2, #0
 8011e4a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8011e50:	683b      	ldr	r3, [r7, #0]
 8011e52:	785b      	ldrb	r3, [r3, #1]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d16b      	bne.n	8011f30 <USB_EPStartXfer+0x5e6>
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011e62:	b29b      	uxth	r3, r3
 8011e64:	461a      	mov	r2, r3
 8011e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e68:	4413      	add	r3, r2
 8011e6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011e6c:	683b      	ldr	r3, [r7, #0]
 8011e6e:	781b      	ldrb	r3, [r3, #0]
 8011e70:	00da      	lsls	r2, r3, #3
 8011e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e74:	4413      	add	r3, r2
 8011e76:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8011e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e7e:	881b      	ldrh	r3, [r3, #0]
 8011e80:	b29b      	uxth	r3, r3
 8011e82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011e86:	b29a      	uxth	r2, r3
 8011e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e8a:	801a      	strh	r2, [r3, #0]
 8011e8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d10a      	bne.n	8011eaa <USB_EPStartXfer+0x560>
 8011e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e96:	881b      	ldrh	r3, [r3, #0]
 8011e98:	b29b      	uxth	r3, r3
 8011e9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011e9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ea2:	b29a      	uxth	r2, r3
 8011ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ea6:	801a      	strh	r2, [r3, #0]
 8011ea8:	e05b      	b.n	8011f62 <USB_EPStartXfer+0x618>
 8011eaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011eae:	2b3e      	cmp	r3, #62	@ 0x3e
 8011eb0:	d81c      	bhi.n	8011eec <USB_EPStartXfer+0x5a2>
 8011eb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011eb6:	085b      	lsrs	r3, r3, #1
 8011eb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011ebc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ec0:	f003 0301 	and.w	r3, r3, #1
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d004      	beq.n	8011ed2 <USB_EPStartXfer+0x588>
 8011ec8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011ecc:	3301      	adds	r3, #1
 8011ece:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ed4:	881b      	ldrh	r3, [r3, #0]
 8011ed6:	b29a      	uxth	r2, r3
 8011ed8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011edc:	b29b      	uxth	r3, r3
 8011ede:	029b      	lsls	r3, r3, #10
 8011ee0:	b29b      	uxth	r3, r3
 8011ee2:	4313      	orrs	r3, r2
 8011ee4:	b29a      	uxth	r2, r3
 8011ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ee8:	801a      	strh	r2, [r3, #0]
 8011eea:	e03a      	b.n	8011f62 <USB_EPStartXfer+0x618>
 8011eec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ef0:	095b      	lsrs	r3, r3, #5
 8011ef2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011ef6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011efa:	f003 031f 	and.w	r3, r3, #31
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d104      	bne.n	8011f0c <USB_EPStartXfer+0x5c2>
 8011f02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011f06:	3b01      	subs	r3, #1
 8011f08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f0e:	881b      	ldrh	r3, [r3, #0]
 8011f10:	b29a      	uxth	r2, r3
 8011f12:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011f16:	b29b      	uxth	r3, r3
 8011f18:	029b      	lsls	r3, r3, #10
 8011f1a:	b29b      	uxth	r3, r3
 8011f1c:	4313      	orrs	r3, r2
 8011f1e:	b29b      	uxth	r3, r3
 8011f20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f28:	b29a      	uxth	r2, r3
 8011f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f2c:	801a      	strh	r2, [r3, #0]
 8011f2e:	e018      	b.n	8011f62 <USB_EPStartXfer+0x618>
 8011f30:	683b      	ldr	r3, [r7, #0]
 8011f32:	785b      	ldrb	r3, [r3, #1]
 8011f34:	2b01      	cmp	r3, #1
 8011f36:	d114      	bne.n	8011f62 <USB_EPStartXfer+0x618>
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011f3e:	b29b      	uxth	r3, r3
 8011f40:	461a      	mov	r2, r3
 8011f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011f44:	4413      	add	r3, r2
 8011f46:	643b      	str	r3, [r7, #64]	@ 0x40
 8011f48:	683b      	ldr	r3, [r7, #0]
 8011f4a:	781b      	ldrb	r3, [r3, #0]
 8011f4c:	00da      	lsls	r2, r3, #3
 8011f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011f50:	4413      	add	r3, r2
 8011f52:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011f58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f5c:	b29a      	uxth	r2, r3
 8011f5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f60:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011f62:	683b      	ldr	r3, [r7, #0]
 8011f64:	895b      	ldrh	r3, [r3, #10]
 8011f66:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011f6a:	683b      	ldr	r3, [r7, #0]
 8011f6c:	6959      	ldr	r1, [r3, #20]
 8011f6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f72:	b29b      	uxth	r3, r3
 8011f74:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011f78:	6878      	ldr	r0, [r7, #4]
 8011f7a:	f000 fbca 	bl	8012712 <USB_WritePMA>
 8011f7e:	e193      	b.n	80122a8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8011f80:	683b      	ldr	r3, [r7, #0]
 8011f82:	6a1b      	ldr	r3, [r3, #32]
 8011f84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8011f88:	687a      	ldr	r2, [r7, #4]
 8011f8a:	683b      	ldr	r3, [r7, #0]
 8011f8c:	781b      	ldrb	r3, [r3, #0]
 8011f8e:	009b      	lsls	r3, r3, #2
 8011f90:	4413      	add	r3, r2
 8011f92:	881b      	ldrh	r3, [r3, #0]
 8011f94:	b29b      	uxth	r3, r3
 8011f96:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f9e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011fa2:	687a      	ldr	r2, [r7, #4]
 8011fa4:	683b      	ldr	r3, [r7, #0]
 8011fa6:	781b      	ldrb	r3, [r3, #0]
 8011fa8:	009b      	lsls	r3, r3, #2
 8011faa:	441a      	add	r2, r3
 8011fac:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011fb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011fb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011fb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011fbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fc0:	b29b      	uxth	r3, r3
 8011fc2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011fce:	b29b      	uxth	r3, r3
 8011fd0:	461a      	mov	r2, r3
 8011fd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011fd4:	4413      	add	r3, r2
 8011fd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011fd8:	683b      	ldr	r3, [r7, #0]
 8011fda:	781b      	ldrb	r3, [r3, #0]
 8011fdc:	00da      	lsls	r2, r3, #3
 8011fde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011fe0:	4413      	add	r3, r2
 8011fe2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011fe6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011fe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fec:	b29a      	uxth	r2, r3
 8011fee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011ff0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011ff2:	683b      	ldr	r3, [r7, #0]
 8011ff4:	891b      	ldrh	r3, [r3, #8]
 8011ff6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011ffa:	683b      	ldr	r3, [r7, #0]
 8011ffc:	6959      	ldr	r1, [r3, #20]
 8011ffe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012002:	b29b      	uxth	r3, r3
 8012004:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012008:	6878      	ldr	r0, [r7, #4]
 801200a:	f000 fb82 	bl	8012712 <USB_WritePMA>
 801200e:	e14b      	b.n	80122a8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8012010:	683b      	ldr	r3, [r7, #0]
 8012012:	6a1a      	ldr	r2, [r3, #32]
 8012014:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012018:	1ad2      	subs	r2, r2, r3
 801201a:	683b      	ldr	r3, [r7, #0]
 801201c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801201e:	687a      	ldr	r2, [r7, #4]
 8012020:	683b      	ldr	r3, [r7, #0]
 8012022:	781b      	ldrb	r3, [r3, #0]
 8012024:	009b      	lsls	r3, r3, #2
 8012026:	4413      	add	r3, r2
 8012028:	881b      	ldrh	r3, [r3, #0]
 801202a:	b29b      	uxth	r3, r3
 801202c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012030:	2b00      	cmp	r3, #0
 8012032:	f000 809a 	beq.w	801216a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	673b      	str	r3, [r7, #112]	@ 0x70
 801203a:	683b      	ldr	r3, [r7, #0]
 801203c:	785b      	ldrb	r3, [r3, #1]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d16b      	bne.n	801211a <USB_EPStartXfer+0x7d0>
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801204c:	b29b      	uxth	r3, r3
 801204e:	461a      	mov	r2, r3
 8012050:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012052:	4413      	add	r3, r2
 8012054:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012056:	683b      	ldr	r3, [r7, #0]
 8012058:	781b      	ldrb	r3, [r3, #0]
 801205a:	00da      	lsls	r2, r3, #3
 801205c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801205e:	4413      	add	r3, r2
 8012060:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012064:	667b      	str	r3, [r7, #100]	@ 0x64
 8012066:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012068:	881b      	ldrh	r3, [r3, #0]
 801206a:	b29b      	uxth	r3, r3
 801206c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012070:	b29a      	uxth	r2, r3
 8012072:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012074:	801a      	strh	r2, [r3, #0]
 8012076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801207a:	2b00      	cmp	r3, #0
 801207c:	d10a      	bne.n	8012094 <USB_EPStartXfer+0x74a>
 801207e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012080:	881b      	ldrh	r3, [r3, #0]
 8012082:	b29b      	uxth	r3, r3
 8012084:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012088:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801208c:	b29a      	uxth	r2, r3
 801208e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012090:	801a      	strh	r2, [r3, #0]
 8012092:	e05b      	b.n	801214c <USB_EPStartXfer+0x802>
 8012094:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012098:	2b3e      	cmp	r3, #62	@ 0x3e
 801209a:	d81c      	bhi.n	80120d6 <USB_EPStartXfer+0x78c>
 801209c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120a0:	085b      	lsrs	r3, r3, #1
 80120a2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80120a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120aa:	f003 0301 	and.w	r3, r3, #1
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d004      	beq.n	80120bc <USB_EPStartXfer+0x772>
 80120b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80120b6:	3301      	adds	r3, #1
 80120b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80120bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120be:	881b      	ldrh	r3, [r3, #0]
 80120c0:	b29a      	uxth	r2, r3
 80120c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80120c6:	b29b      	uxth	r3, r3
 80120c8:	029b      	lsls	r3, r3, #10
 80120ca:	b29b      	uxth	r3, r3
 80120cc:	4313      	orrs	r3, r2
 80120ce:	b29a      	uxth	r2, r3
 80120d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120d2:	801a      	strh	r2, [r3, #0]
 80120d4:	e03a      	b.n	801214c <USB_EPStartXfer+0x802>
 80120d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120da:	095b      	lsrs	r3, r3, #5
 80120dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80120e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120e4:	f003 031f 	and.w	r3, r3, #31
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d104      	bne.n	80120f6 <USB_EPStartXfer+0x7ac>
 80120ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80120f0:	3b01      	subs	r3, #1
 80120f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80120f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120f8:	881b      	ldrh	r3, [r3, #0]
 80120fa:	b29a      	uxth	r2, r3
 80120fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012100:	b29b      	uxth	r3, r3
 8012102:	029b      	lsls	r3, r3, #10
 8012104:	b29b      	uxth	r3, r3
 8012106:	4313      	orrs	r3, r2
 8012108:	b29b      	uxth	r3, r3
 801210a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801210e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012112:	b29a      	uxth	r2, r3
 8012114:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012116:	801a      	strh	r2, [r3, #0]
 8012118:	e018      	b.n	801214c <USB_EPStartXfer+0x802>
 801211a:	683b      	ldr	r3, [r7, #0]
 801211c:	785b      	ldrb	r3, [r3, #1]
 801211e:	2b01      	cmp	r3, #1
 8012120:	d114      	bne.n	801214c <USB_EPStartXfer+0x802>
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012128:	b29b      	uxth	r3, r3
 801212a:	461a      	mov	r2, r3
 801212c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801212e:	4413      	add	r3, r2
 8012130:	673b      	str	r3, [r7, #112]	@ 0x70
 8012132:	683b      	ldr	r3, [r7, #0]
 8012134:	781b      	ldrb	r3, [r3, #0]
 8012136:	00da      	lsls	r2, r3, #3
 8012138:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801213a:	4413      	add	r3, r2
 801213c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012140:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012142:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012146:	b29a      	uxth	r2, r3
 8012148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801214a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 801214c:	683b      	ldr	r3, [r7, #0]
 801214e:	895b      	ldrh	r3, [r3, #10]
 8012150:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012154:	683b      	ldr	r3, [r7, #0]
 8012156:	6959      	ldr	r1, [r3, #20]
 8012158:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801215c:	b29b      	uxth	r3, r3
 801215e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012162:	6878      	ldr	r0, [r7, #4]
 8012164:	f000 fad5 	bl	8012712 <USB_WritePMA>
 8012168:	e09e      	b.n	80122a8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801216a:	683b      	ldr	r3, [r7, #0]
 801216c:	785b      	ldrb	r3, [r3, #1]
 801216e:	2b00      	cmp	r3, #0
 8012170:	d16b      	bne.n	801224a <USB_EPStartXfer+0x900>
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801217c:	b29b      	uxth	r3, r3
 801217e:	461a      	mov	r2, r3
 8012180:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012182:	4413      	add	r3, r2
 8012184:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012186:	683b      	ldr	r3, [r7, #0]
 8012188:	781b      	ldrb	r3, [r3, #0]
 801218a:	00da      	lsls	r2, r3, #3
 801218c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801218e:	4413      	add	r3, r2
 8012190:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012194:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012196:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012198:	881b      	ldrh	r3, [r3, #0]
 801219a:	b29b      	uxth	r3, r3
 801219c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80121a0:	b29a      	uxth	r2, r3
 80121a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80121a4:	801a      	strh	r2, [r3, #0]
 80121a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d10a      	bne.n	80121c4 <USB_EPStartXfer+0x87a>
 80121ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80121b0:	881b      	ldrh	r3, [r3, #0]
 80121b2:	b29b      	uxth	r3, r3
 80121b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80121b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80121bc:	b29a      	uxth	r2, r3
 80121be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80121c0:	801a      	strh	r2, [r3, #0]
 80121c2:	e063      	b.n	801228c <USB_EPStartXfer+0x942>
 80121c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121c8:	2b3e      	cmp	r3, #62	@ 0x3e
 80121ca:	d81c      	bhi.n	8012206 <USB_EPStartXfer+0x8bc>
 80121cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121d0:	085b      	lsrs	r3, r3, #1
 80121d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80121d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121da:	f003 0301 	and.w	r3, r3, #1
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d004      	beq.n	80121ec <USB_EPStartXfer+0x8a2>
 80121e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80121e6:	3301      	adds	r3, #1
 80121e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80121ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80121ee:	881b      	ldrh	r3, [r3, #0]
 80121f0:	b29a      	uxth	r2, r3
 80121f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80121f6:	b29b      	uxth	r3, r3
 80121f8:	029b      	lsls	r3, r3, #10
 80121fa:	b29b      	uxth	r3, r3
 80121fc:	4313      	orrs	r3, r2
 80121fe:	b29a      	uxth	r2, r3
 8012200:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012202:	801a      	strh	r2, [r3, #0]
 8012204:	e042      	b.n	801228c <USB_EPStartXfer+0x942>
 8012206:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801220a:	095b      	lsrs	r3, r3, #5
 801220c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012210:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012214:	f003 031f 	and.w	r3, r3, #31
 8012218:	2b00      	cmp	r3, #0
 801221a:	d104      	bne.n	8012226 <USB_EPStartXfer+0x8dc>
 801221c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012220:	3b01      	subs	r3, #1
 8012222:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012226:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012228:	881b      	ldrh	r3, [r3, #0]
 801222a:	b29a      	uxth	r2, r3
 801222c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012230:	b29b      	uxth	r3, r3
 8012232:	029b      	lsls	r3, r3, #10
 8012234:	b29b      	uxth	r3, r3
 8012236:	4313      	orrs	r3, r2
 8012238:	b29b      	uxth	r3, r3
 801223a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801223e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012242:	b29a      	uxth	r2, r3
 8012244:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012246:	801a      	strh	r2, [r3, #0]
 8012248:	e020      	b.n	801228c <USB_EPStartXfer+0x942>
 801224a:	683b      	ldr	r3, [r7, #0]
 801224c:	785b      	ldrb	r3, [r3, #1]
 801224e:	2b01      	cmp	r3, #1
 8012250:	d11c      	bne.n	801228c <USB_EPStartXfer+0x942>
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801225e:	b29b      	uxth	r3, r3
 8012260:	461a      	mov	r2, r3
 8012262:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012266:	4413      	add	r3, r2
 8012268:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	781b      	ldrb	r3, [r3, #0]
 8012270:	00da      	lsls	r2, r3, #3
 8012272:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012276:	4413      	add	r3, r2
 8012278:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801227c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012280:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012284:	b29a      	uxth	r2, r3
 8012286:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801228a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801228c:	683b      	ldr	r3, [r7, #0]
 801228e:	891b      	ldrh	r3, [r3, #8]
 8012290:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012294:	683b      	ldr	r3, [r7, #0]
 8012296:	6959      	ldr	r1, [r3, #20]
 8012298:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801229c:	b29b      	uxth	r3, r3
 801229e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80122a2:	6878      	ldr	r0, [r7, #4]
 80122a4:	f000 fa35 	bl	8012712 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80122a8:	687a      	ldr	r2, [r7, #4]
 80122aa:	683b      	ldr	r3, [r7, #0]
 80122ac:	781b      	ldrb	r3, [r3, #0]
 80122ae:	009b      	lsls	r3, r3, #2
 80122b0:	4413      	add	r3, r2
 80122b2:	881b      	ldrh	r3, [r3, #0]
 80122b4:	b29b      	uxth	r3, r3
 80122b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80122ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80122be:	817b      	strh	r3, [r7, #10]
 80122c0:	897b      	ldrh	r3, [r7, #10]
 80122c2:	f083 0310 	eor.w	r3, r3, #16
 80122c6:	817b      	strh	r3, [r7, #10]
 80122c8:	897b      	ldrh	r3, [r7, #10]
 80122ca:	f083 0320 	eor.w	r3, r3, #32
 80122ce:	817b      	strh	r3, [r7, #10]
 80122d0:	687a      	ldr	r2, [r7, #4]
 80122d2:	683b      	ldr	r3, [r7, #0]
 80122d4:	781b      	ldrb	r3, [r3, #0]
 80122d6:	009b      	lsls	r3, r3, #2
 80122d8:	441a      	add	r2, r3
 80122da:	897b      	ldrh	r3, [r7, #10]
 80122dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80122e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80122e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80122e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80122ec:	b29b      	uxth	r3, r3
 80122ee:	8013      	strh	r3, [r2, #0]
 80122f0:	e0d5      	b.n	801249e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80122f2:	683b      	ldr	r3, [r7, #0]
 80122f4:	7b1b      	ldrb	r3, [r3, #12]
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d156      	bne.n	80123a8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80122fa:	683b      	ldr	r3, [r7, #0]
 80122fc:	699b      	ldr	r3, [r3, #24]
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d122      	bne.n	8012348 <USB_EPStartXfer+0x9fe>
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	78db      	ldrb	r3, [r3, #3]
 8012306:	2b00      	cmp	r3, #0
 8012308:	d11e      	bne.n	8012348 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 801230a:	687a      	ldr	r2, [r7, #4]
 801230c:	683b      	ldr	r3, [r7, #0]
 801230e:	781b      	ldrb	r3, [r3, #0]
 8012310:	009b      	lsls	r3, r3, #2
 8012312:	4413      	add	r3, r2
 8012314:	881b      	ldrh	r3, [r3, #0]
 8012316:	b29b      	uxth	r3, r3
 8012318:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801231c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012320:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8012324:	687a      	ldr	r2, [r7, #4]
 8012326:	683b      	ldr	r3, [r7, #0]
 8012328:	781b      	ldrb	r3, [r3, #0]
 801232a:	009b      	lsls	r3, r3, #2
 801232c:	441a      	add	r2, r3
 801232e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8012332:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012336:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801233a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801233e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012342:	b29b      	uxth	r3, r3
 8012344:	8013      	strh	r3, [r2, #0]
 8012346:	e01d      	b.n	8012384 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8012348:	687a      	ldr	r2, [r7, #4]
 801234a:	683b      	ldr	r3, [r7, #0]
 801234c:	781b      	ldrb	r3, [r3, #0]
 801234e:	009b      	lsls	r3, r3, #2
 8012350:	4413      	add	r3, r2
 8012352:	881b      	ldrh	r3, [r3, #0]
 8012354:	b29b      	uxth	r3, r3
 8012356:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 801235a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801235e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8012362:	687a      	ldr	r2, [r7, #4]
 8012364:	683b      	ldr	r3, [r7, #0]
 8012366:	781b      	ldrb	r3, [r3, #0]
 8012368:	009b      	lsls	r3, r3, #2
 801236a:	441a      	add	r2, r3
 801236c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8012370:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012374:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012378:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801237c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012380:	b29b      	uxth	r3, r3
 8012382:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012384:	683b      	ldr	r3, [r7, #0]
 8012386:	699a      	ldr	r2, [r3, #24]
 8012388:	683b      	ldr	r3, [r7, #0]
 801238a:	691b      	ldr	r3, [r3, #16]
 801238c:	429a      	cmp	r2, r3
 801238e:	d907      	bls.n	80123a0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8012390:	683b      	ldr	r3, [r7, #0]
 8012392:	699a      	ldr	r2, [r3, #24]
 8012394:	683b      	ldr	r3, [r7, #0]
 8012396:	691b      	ldr	r3, [r3, #16]
 8012398:	1ad2      	subs	r2, r2, r3
 801239a:	683b      	ldr	r3, [r7, #0]
 801239c:	619a      	str	r2, [r3, #24]
 801239e:	e054      	b.n	801244a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80123a0:	683b      	ldr	r3, [r7, #0]
 80123a2:	2200      	movs	r2, #0
 80123a4:	619a      	str	r2, [r3, #24]
 80123a6:	e050      	b.n	801244a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80123a8:	683b      	ldr	r3, [r7, #0]
 80123aa:	78db      	ldrb	r3, [r3, #3]
 80123ac:	2b02      	cmp	r3, #2
 80123ae:	d142      	bne.n	8012436 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80123b0:	683b      	ldr	r3, [r7, #0]
 80123b2:	69db      	ldr	r3, [r3, #28]
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d048      	beq.n	801244a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80123b8:	687a      	ldr	r2, [r7, #4]
 80123ba:	683b      	ldr	r3, [r7, #0]
 80123bc:	781b      	ldrb	r3, [r3, #0]
 80123be:	009b      	lsls	r3, r3, #2
 80123c0:	4413      	add	r3, r2
 80123c2:	881b      	ldrh	r3, [r3, #0]
 80123c4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80123c8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80123cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d005      	beq.n	80123e0 <USB_EPStartXfer+0xa96>
 80123d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80123d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d10b      	bne.n	80123f8 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80123e0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80123e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d12e      	bne.n	801244a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80123ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80123f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d128      	bne.n	801244a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80123f8:	687a      	ldr	r2, [r7, #4]
 80123fa:	683b      	ldr	r3, [r7, #0]
 80123fc:	781b      	ldrb	r3, [r3, #0]
 80123fe:	009b      	lsls	r3, r3, #2
 8012400:	4413      	add	r3, r2
 8012402:	881b      	ldrh	r3, [r3, #0]
 8012404:	b29b      	uxth	r3, r3
 8012406:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801240a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801240e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8012412:	687a      	ldr	r2, [r7, #4]
 8012414:	683b      	ldr	r3, [r7, #0]
 8012416:	781b      	ldrb	r3, [r3, #0]
 8012418:	009b      	lsls	r3, r3, #2
 801241a:	441a      	add	r2, r3
 801241c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8012420:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012424:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012428:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801242c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012430:	b29b      	uxth	r3, r3
 8012432:	8013      	strh	r3, [r2, #0]
 8012434:	e009      	b.n	801244a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8012436:	683b      	ldr	r3, [r7, #0]
 8012438:	78db      	ldrb	r3, [r3, #3]
 801243a:	2b01      	cmp	r3, #1
 801243c:	d103      	bne.n	8012446 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 801243e:	683b      	ldr	r3, [r7, #0]
 8012440:	2200      	movs	r2, #0
 8012442:	619a      	str	r2, [r3, #24]
 8012444:	e001      	b.n	801244a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8012446:	2301      	movs	r3, #1
 8012448:	e02a      	b.n	80124a0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801244a:	687a      	ldr	r2, [r7, #4]
 801244c:	683b      	ldr	r3, [r7, #0]
 801244e:	781b      	ldrb	r3, [r3, #0]
 8012450:	009b      	lsls	r3, r3, #2
 8012452:	4413      	add	r3, r2
 8012454:	881b      	ldrh	r3, [r3, #0]
 8012456:	b29b      	uxth	r3, r3
 8012458:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801245c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012460:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012464:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012468:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801246c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012470:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012474:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012478:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801247c:	687a      	ldr	r2, [r7, #4]
 801247e:	683b      	ldr	r3, [r7, #0]
 8012480:	781b      	ldrb	r3, [r3, #0]
 8012482:	009b      	lsls	r3, r3, #2
 8012484:	441a      	add	r2, r3
 8012486:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801248a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801248e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012492:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801249a:	b29b      	uxth	r3, r3
 801249c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801249e:	2300      	movs	r3, #0
}
 80124a0:	4618      	mov	r0, r3
 80124a2:	37b0      	adds	r7, #176	@ 0xb0
 80124a4:	46bd      	mov	sp, r7
 80124a6:	bd80      	pop	{r7, pc}

080124a8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80124a8:	b480      	push	{r7}
 80124aa:	b085      	sub	sp, #20
 80124ac:	af00      	add	r7, sp, #0
 80124ae:	6078      	str	r0, [r7, #4]
 80124b0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80124b2:	683b      	ldr	r3, [r7, #0]
 80124b4:	785b      	ldrb	r3, [r3, #1]
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d020      	beq.n	80124fc <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80124ba:	687a      	ldr	r2, [r7, #4]
 80124bc:	683b      	ldr	r3, [r7, #0]
 80124be:	781b      	ldrb	r3, [r3, #0]
 80124c0:	009b      	lsls	r3, r3, #2
 80124c2:	4413      	add	r3, r2
 80124c4:	881b      	ldrh	r3, [r3, #0]
 80124c6:	b29b      	uxth	r3, r3
 80124c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80124cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80124d0:	81bb      	strh	r3, [r7, #12]
 80124d2:	89bb      	ldrh	r3, [r7, #12]
 80124d4:	f083 0310 	eor.w	r3, r3, #16
 80124d8:	81bb      	strh	r3, [r7, #12]
 80124da:	687a      	ldr	r2, [r7, #4]
 80124dc:	683b      	ldr	r3, [r7, #0]
 80124de:	781b      	ldrb	r3, [r3, #0]
 80124e0:	009b      	lsls	r3, r3, #2
 80124e2:	441a      	add	r2, r3
 80124e4:	89bb      	ldrh	r3, [r7, #12]
 80124e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80124ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80124ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80124f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80124f6:	b29b      	uxth	r3, r3
 80124f8:	8013      	strh	r3, [r2, #0]
 80124fa:	e01f      	b.n	801253c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80124fc:	687a      	ldr	r2, [r7, #4]
 80124fe:	683b      	ldr	r3, [r7, #0]
 8012500:	781b      	ldrb	r3, [r3, #0]
 8012502:	009b      	lsls	r3, r3, #2
 8012504:	4413      	add	r3, r2
 8012506:	881b      	ldrh	r3, [r3, #0]
 8012508:	b29b      	uxth	r3, r3
 801250a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801250e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012512:	81fb      	strh	r3, [r7, #14]
 8012514:	89fb      	ldrh	r3, [r7, #14]
 8012516:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801251a:	81fb      	strh	r3, [r7, #14]
 801251c:	687a      	ldr	r2, [r7, #4]
 801251e:	683b      	ldr	r3, [r7, #0]
 8012520:	781b      	ldrb	r3, [r3, #0]
 8012522:	009b      	lsls	r3, r3, #2
 8012524:	441a      	add	r2, r3
 8012526:	89fb      	ldrh	r3, [r7, #14]
 8012528:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801252c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012530:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012534:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012538:	b29b      	uxth	r3, r3
 801253a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801253c:	2300      	movs	r3, #0
}
 801253e:	4618      	mov	r0, r3
 8012540:	3714      	adds	r7, #20
 8012542:	46bd      	mov	sp, r7
 8012544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012548:	4770      	bx	lr

0801254a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801254a:	b480      	push	{r7}
 801254c:	b087      	sub	sp, #28
 801254e:	af00      	add	r7, sp, #0
 8012550:	6078      	str	r0, [r7, #4]
 8012552:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012554:	683b      	ldr	r3, [r7, #0]
 8012556:	785b      	ldrb	r3, [r3, #1]
 8012558:	2b00      	cmp	r3, #0
 801255a:	d04c      	beq.n	80125f6 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801255c:	687a      	ldr	r2, [r7, #4]
 801255e:	683b      	ldr	r3, [r7, #0]
 8012560:	781b      	ldrb	r3, [r3, #0]
 8012562:	009b      	lsls	r3, r3, #2
 8012564:	4413      	add	r3, r2
 8012566:	881b      	ldrh	r3, [r3, #0]
 8012568:	823b      	strh	r3, [r7, #16]
 801256a:	8a3b      	ldrh	r3, [r7, #16]
 801256c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012570:	2b00      	cmp	r3, #0
 8012572:	d01b      	beq.n	80125ac <USB_EPClearStall+0x62>
 8012574:	687a      	ldr	r2, [r7, #4]
 8012576:	683b      	ldr	r3, [r7, #0]
 8012578:	781b      	ldrb	r3, [r3, #0]
 801257a:	009b      	lsls	r3, r3, #2
 801257c:	4413      	add	r3, r2
 801257e:	881b      	ldrh	r3, [r3, #0]
 8012580:	b29b      	uxth	r3, r3
 8012582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801258a:	81fb      	strh	r3, [r7, #14]
 801258c:	687a      	ldr	r2, [r7, #4]
 801258e:	683b      	ldr	r3, [r7, #0]
 8012590:	781b      	ldrb	r3, [r3, #0]
 8012592:	009b      	lsls	r3, r3, #2
 8012594:	441a      	add	r2, r3
 8012596:	89fb      	ldrh	r3, [r7, #14]
 8012598:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801259c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80125a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80125a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80125a8:	b29b      	uxth	r3, r3
 80125aa:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80125ac:	683b      	ldr	r3, [r7, #0]
 80125ae:	78db      	ldrb	r3, [r3, #3]
 80125b0:	2b01      	cmp	r3, #1
 80125b2:	d06c      	beq.n	801268e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80125b4:	687a      	ldr	r2, [r7, #4]
 80125b6:	683b      	ldr	r3, [r7, #0]
 80125b8:	781b      	ldrb	r3, [r3, #0]
 80125ba:	009b      	lsls	r3, r3, #2
 80125bc:	4413      	add	r3, r2
 80125be:	881b      	ldrh	r3, [r3, #0]
 80125c0:	b29b      	uxth	r3, r3
 80125c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80125c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80125ca:	81bb      	strh	r3, [r7, #12]
 80125cc:	89bb      	ldrh	r3, [r7, #12]
 80125ce:	f083 0320 	eor.w	r3, r3, #32
 80125d2:	81bb      	strh	r3, [r7, #12]
 80125d4:	687a      	ldr	r2, [r7, #4]
 80125d6:	683b      	ldr	r3, [r7, #0]
 80125d8:	781b      	ldrb	r3, [r3, #0]
 80125da:	009b      	lsls	r3, r3, #2
 80125dc:	441a      	add	r2, r3
 80125de:	89bb      	ldrh	r3, [r7, #12]
 80125e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80125e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80125e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80125ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80125f0:	b29b      	uxth	r3, r3
 80125f2:	8013      	strh	r3, [r2, #0]
 80125f4:	e04b      	b.n	801268e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80125f6:	687a      	ldr	r2, [r7, #4]
 80125f8:	683b      	ldr	r3, [r7, #0]
 80125fa:	781b      	ldrb	r3, [r3, #0]
 80125fc:	009b      	lsls	r3, r3, #2
 80125fe:	4413      	add	r3, r2
 8012600:	881b      	ldrh	r3, [r3, #0]
 8012602:	82fb      	strh	r3, [r7, #22]
 8012604:	8afb      	ldrh	r3, [r7, #22]
 8012606:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801260a:	2b00      	cmp	r3, #0
 801260c:	d01b      	beq.n	8012646 <USB_EPClearStall+0xfc>
 801260e:	687a      	ldr	r2, [r7, #4]
 8012610:	683b      	ldr	r3, [r7, #0]
 8012612:	781b      	ldrb	r3, [r3, #0]
 8012614:	009b      	lsls	r3, r3, #2
 8012616:	4413      	add	r3, r2
 8012618:	881b      	ldrh	r3, [r3, #0]
 801261a:	b29b      	uxth	r3, r3
 801261c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012620:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012624:	82bb      	strh	r3, [r7, #20]
 8012626:	687a      	ldr	r2, [r7, #4]
 8012628:	683b      	ldr	r3, [r7, #0]
 801262a:	781b      	ldrb	r3, [r3, #0]
 801262c:	009b      	lsls	r3, r3, #2
 801262e:	441a      	add	r2, r3
 8012630:	8abb      	ldrh	r3, [r7, #20]
 8012632:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012636:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801263a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801263e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012642:	b29b      	uxth	r3, r3
 8012644:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012646:	687a      	ldr	r2, [r7, #4]
 8012648:	683b      	ldr	r3, [r7, #0]
 801264a:	781b      	ldrb	r3, [r3, #0]
 801264c:	009b      	lsls	r3, r3, #2
 801264e:	4413      	add	r3, r2
 8012650:	881b      	ldrh	r3, [r3, #0]
 8012652:	b29b      	uxth	r3, r3
 8012654:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012658:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801265c:	827b      	strh	r3, [r7, #18]
 801265e:	8a7b      	ldrh	r3, [r7, #18]
 8012660:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012664:	827b      	strh	r3, [r7, #18]
 8012666:	8a7b      	ldrh	r3, [r7, #18]
 8012668:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801266c:	827b      	strh	r3, [r7, #18]
 801266e:	687a      	ldr	r2, [r7, #4]
 8012670:	683b      	ldr	r3, [r7, #0]
 8012672:	781b      	ldrb	r3, [r3, #0]
 8012674:	009b      	lsls	r3, r3, #2
 8012676:	441a      	add	r2, r3
 8012678:	8a7b      	ldrh	r3, [r7, #18]
 801267a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801267e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012686:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801268a:	b29b      	uxth	r3, r3
 801268c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801268e:	2300      	movs	r3, #0
}
 8012690:	4618      	mov	r0, r3
 8012692:	371c      	adds	r7, #28
 8012694:	46bd      	mov	sp, r7
 8012696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801269a:	4770      	bx	lr

0801269c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 801269c:	b480      	push	{r7}
 801269e:	b083      	sub	sp, #12
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	6078      	str	r0, [r7, #4]
 80126a4:	460b      	mov	r3, r1
 80126a6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80126a8:	78fb      	ldrb	r3, [r7, #3]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d103      	bne.n	80126b6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	2280      	movs	r2, #128	@ 0x80
 80126b2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80126b6:	2300      	movs	r3, #0
}
 80126b8:	4618      	mov	r0, r3
 80126ba:	370c      	adds	r7, #12
 80126bc:	46bd      	mov	sp, r7
 80126be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c2:	4770      	bx	lr

080126c4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80126c4:	b480      	push	{r7}
 80126c6:	b083      	sub	sp, #12
 80126c8:	af00      	add	r7, sp, #0
 80126ca:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80126d2:	b29b      	uxth	r3, r3
 80126d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80126d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80126dc:	b29a      	uxth	r2, r3
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80126e4:	2300      	movs	r3, #0
}
 80126e6:	4618      	mov	r0, r3
 80126e8:	370c      	adds	r7, #12
 80126ea:	46bd      	mov	sp, r7
 80126ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126f0:	4770      	bx	lr

080126f2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80126f2:	b480      	push	{r7}
 80126f4:	b085      	sub	sp, #20
 80126f6:	af00      	add	r7, sp, #0
 80126f8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8012700:	b29b      	uxth	r3, r3
 8012702:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012704:	68fb      	ldr	r3, [r7, #12]
}
 8012706:	4618      	mov	r0, r3
 8012708:	3714      	adds	r7, #20
 801270a:	46bd      	mov	sp, r7
 801270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012710:	4770      	bx	lr

08012712 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012712:	b480      	push	{r7}
 8012714:	b08b      	sub	sp, #44	@ 0x2c
 8012716:	af00      	add	r7, sp, #0
 8012718:	60f8      	str	r0, [r7, #12]
 801271a:	60b9      	str	r1, [r7, #8]
 801271c:	4611      	mov	r1, r2
 801271e:	461a      	mov	r2, r3
 8012720:	460b      	mov	r3, r1
 8012722:	80fb      	strh	r3, [r7, #6]
 8012724:	4613      	mov	r3, r2
 8012726:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8012728:	88bb      	ldrh	r3, [r7, #4]
 801272a:	3301      	adds	r3, #1
 801272c:	085b      	lsrs	r3, r3, #1
 801272e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012734:	68bb      	ldr	r3, [r7, #8]
 8012736:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012738:	88fa      	ldrh	r2, [r7, #6]
 801273a:	697b      	ldr	r3, [r7, #20]
 801273c:	4413      	add	r3, r2
 801273e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012742:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012744:	69bb      	ldr	r3, [r7, #24]
 8012746:	627b      	str	r3, [r7, #36]	@ 0x24
 8012748:	e01c      	b.n	8012784 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 801274a:	69fb      	ldr	r3, [r7, #28]
 801274c:	781b      	ldrb	r3, [r3, #0]
 801274e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012750:	69fb      	ldr	r3, [r7, #28]
 8012752:	3301      	adds	r3, #1
 8012754:	781b      	ldrb	r3, [r3, #0]
 8012756:	b21b      	sxth	r3, r3
 8012758:	021b      	lsls	r3, r3, #8
 801275a:	b21a      	sxth	r2, r3
 801275c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012760:	4313      	orrs	r3, r2
 8012762:	b21b      	sxth	r3, r3
 8012764:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8012766:	6a3b      	ldr	r3, [r7, #32]
 8012768:	8a7a      	ldrh	r2, [r7, #18]
 801276a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 801276c:	6a3b      	ldr	r3, [r7, #32]
 801276e:	3302      	adds	r3, #2
 8012770:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8012772:	69fb      	ldr	r3, [r7, #28]
 8012774:	3301      	adds	r3, #1
 8012776:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8012778:	69fb      	ldr	r3, [r7, #28]
 801277a:	3301      	adds	r3, #1
 801277c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801277e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012780:	3b01      	subs	r3, #1
 8012782:	627b      	str	r3, [r7, #36]	@ 0x24
 8012784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012786:	2b00      	cmp	r3, #0
 8012788:	d1df      	bne.n	801274a <USB_WritePMA+0x38>
  }
}
 801278a:	bf00      	nop
 801278c:	bf00      	nop
 801278e:	372c      	adds	r7, #44	@ 0x2c
 8012790:	46bd      	mov	sp, r7
 8012792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012796:	4770      	bx	lr

08012798 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012798:	b480      	push	{r7}
 801279a:	b08b      	sub	sp, #44	@ 0x2c
 801279c:	af00      	add	r7, sp, #0
 801279e:	60f8      	str	r0, [r7, #12]
 80127a0:	60b9      	str	r1, [r7, #8]
 80127a2:	4611      	mov	r1, r2
 80127a4:	461a      	mov	r2, r3
 80127a6:	460b      	mov	r3, r1
 80127a8:	80fb      	strh	r3, [r7, #6]
 80127aa:	4613      	mov	r3, r2
 80127ac:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80127ae:	88bb      	ldrh	r3, [r7, #4]
 80127b0:	085b      	lsrs	r3, r3, #1
 80127b2:	b29b      	uxth	r3, r3
 80127b4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80127ba:	68bb      	ldr	r3, [r7, #8]
 80127bc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80127be:	88fa      	ldrh	r2, [r7, #6]
 80127c0:	697b      	ldr	r3, [r7, #20]
 80127c2:	4413      	add	r3, r2
 80127c4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80127c8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80127ca:	69bb      	ldr	r3, [r7, #24]
 80127cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80127ce:	e018      	b.n	8012802 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80127d0:	6a3b      	ldr	r3, [r7, #32]
 80127d2:	881b      	ldrh	r3, [r3, #0]
 80127d4:	b29b      	uxth	r3, r3
 80127d6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80127d8:	6a3b      	ldr	r3, [r7, #32]
 80127da:	3302      	adds	r3, #2
 80127dc:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80127de:	693b      	ldr	r3, [r7, #16]
 80127e0:	b2da      	uxtb	r2, r3
 80127e2:	69fb      	ldr	r3, [r7, #28]
 80127e4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80127e6:	69fb      	ldr	r3, [r7, #28]
 80127e8:	3301      	adds	r3, #1
 80127ea:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80127ec:	693b      	ldr	r3, [r7, #16]
 80127ee:	0a1b      	lsrs	r3, r3, #8
 80127f0:	b2da      	uxtb	r2, r3
 80127f2:	69fb      	ldr	r3, [r7, #28]
 80127f4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80127f6:	69fb      	ldr	r3, [r7, #28]
 80127f8:	3301      	adds	r3, #1
 80127fa:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80127fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127fe:	3b01      	subs	r3, #1
 8012800:	627b      	str	r3, [r7, #36]	@ 0x24
 8012802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012804:	2b00      	cmp	r3, #0
 8012806:	d1e3      	bne.n	80127d0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8012808:	88bb      	ldrh	r3, [r7, #4]
 801280a:	f003 0301 	and.w	r3, r3, #1
 801280e:	b29b      	uxth	r3, r3
 8012810:	2b00      	cmp	r3, #0
 8012812:	d007      	beq.n	8012824 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8012814:	6a3b      	ldr	r3, [r7, #32]
 8012816:	881b      	ldrh	r3, [r3, #0]
 8012818:	b29b      	uxth	r3, r3
 801281a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801281c:	693b      	ldr	r3, [r7, #16]
 801281e:	b2da      	uxtb	r2, r3
 8012820:	69fb      	ldr	r3, [r7, #28]
 8012822:	701a      	strb	r2, [r3, #0]
  }
}
 8012824:	bf00      	nop
 8012826:	372c      	adds	r7, #44	@ 0x2c
 8012828:	46bd      	mov	sp, r7
 801282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801282e:	4770      	bx	lr

08012830 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8012830:	b580      	push	{r7, lr}
 8012832:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8012834:	4907      	ldr	r1, [pc, #28]	@ (8012854 <MX_FATFS_Init+0x24>)
 8012836:	4808      	ldr	r0, [pc, #32]	@ (8012858 <MX_FATFS_Init+0x28>)
 8012838:	f004 fc44 	bl	80170c4 <FATFS_LinkDriver>
 801283c:	4603      	mov	r3, r0
 801283e:	2b00      	cmp	r3, #0
 8012840:	d002      	beq.n	8012848 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8012842:	f04f 33ff 	mov.w	r3, #4294967295
 8012846:	e003      	b.n	8012850 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8012848:	4b04      	ldr	r3, [pc, #16]	@ (801285c <MX_FATFS_Init+0x2c>)
 801284a:	2201      	movs	r2, #1
 801284c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 801284e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8012850:	4618      	mov	r0, r3
 8012852:	bd80      	pop	{r7, pc}
 8012854:	2000298c 	.word	0x2000298c
 8012858:	20000014 	.word	0x20000014
 801285c:	20002990 	.word	0x20002990

08012860 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012860:	b480      	push	{r7}
 8012862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8012864:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8012866:	4618      	mov	r0, r3
 8012868:	46bd      	mov	sp, r7
 801286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286e:	4770      	bx	lr

08012870 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8012870:	b580      	push	{r7, lr}
 8012872:	b082      	sub	sp, #8
 8012874:	af00      	add	r7, sp, #0
 8012876:	4603      	mov	r3, r0
 8012878:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 801287a:	79fb      	ldrb	r3, [r7, #7]
 801287c:	4618      	mov	r0, r3
 801287e:	f7f5 f9bf 	bl	8007c00 <USER_SPI_initialize>
 8012882:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8012884:	4618      	mov	r0, r3
 8012886:	3708      	adds	r7, #8
 8012888:	46bd      	mov	sp, r7
 801288a:	bd80      	pop	{r7, pc}

0801288c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 801288c:	b580      	push	{r7, lr}
 801288e:	b082      	sub	sp, #8
 8012890:	af00      	add	r7, sp, #0
 8012892:	4603      	mov	r3, r0
 8012894:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8012896:	79fb      	ldrb	r3, [r7, #7]
 8012898:	4618      	mov	r0, r3
 801289a:	f7f5 fa9d 	bl	8007dd8 <USER_SPI_status>
 801289e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80128a0:	4618      	mov	r0, r3
 80128a2:	3708      	adds	r7, #8
 80128a4:	46bd      	mov	sp, r7
 80128a6:	bd80      	pop	{r7, pc}

080128a8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80128a8:	b580      	push	{r7, lr}
 80128aa:	b084      	sub	sp, #16
 80128ac:	af00      	add	r7, sp, #0
 80128ae:	60b9      	str	r1, [r7, #8]
 80128b0:	607a      	str	r2, [r7, #4]
 80128b2:	603b      	str	r3, [r7, #0]
 80128b4:	4603      	mov	r3, r0
 80128b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 80128b8:	7bf8      	ldrb	r0, [r7, #15]
 80128ba:	683b      	ldr	r3, [r7, #0]
 80128bc:	687a      	ldr	r2, [r7, #4]
 80128be:	68b9      	ldr	r1, [r7, #8]
 80128c0:	f7f5 faa0 	bl	8007e04 <USER_SPI_read>
 80128c4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80128c6:	4618      	mov	r0, r3
 80128c8:	3710      	adds	r7, #16
 80128ca:	46bd      	mov	sp, r7
 80128cc:	bd80      	pop	{r7, pc}

080128ce <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80128ce:	b580      	push	{r7, lr}
 80128d0:	b084      	sub	sp, #16
 80128d2:	af00      	add	r7, sp, #0
 80128d4:	60b9      	str	r1, [r7, #8]
 80128d6:	607a      	str	r2, [r7, #4]
 80128d8:	603b      	str	r3, [r7, #0]
 80128da:	4603      	mov	r3, r0
 80128dc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 80128de:	7bf8      	ldrb	r0, [r7, #15]
 80128e0:	683b      	ldr	r3, [r7, #0]
 80128e2:	687a      	ldr	r2, [r7, #4]
 80128e4:	68b9      	ldr	r1, [r7, #8]
 80128e6:	f7f5 faf3 	bl	8007ed0 <USER_SPI_write>
 80128ea:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80128ec:	4618      	mov	r0, r3
 80128ee:	3710      	adds	r7, #16
 80128f0:	46bd      	mov	sp, r7
 80128f2:	bd80      	pop	{r7, pc}

080128f4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80128f4:	b580      	push	{r7, lr}
 80128f6:	b082      	sub	sp, #8
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	4603      	mov	r3, r0
 80128fc:	603a      	str	r2, [r7, #0]
 80128fe:	71fb      	strb	r3, [r7, #7]
 8012900:	460b      	mov	r3, r1
 8012902:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8012904:	79b9      	ldrb	r1, [r7, #6]
 8012906:	79fb      	ldrb	r3, [r7, #7]
 8012908:	683a      	ldr	r2, [r7, #0]
 801290a:	4618      	mov	r0, r3
 801290c:	f7f5 fb5c 	bl	8007fc8 <USER_SPI_ioctl>
 8012910:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8012912:	4618      	mov	r0, r3
 8012914:	3708      	adds	r7, #8
 8012916:	46bd      	mov	sp, r7
 8012918:	bd80      	pop	{r7, pc}

0801291a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801291a:	b580      	push	{r7, lr}
 801291c:	b084      	sub	sp, #16
 801291e:	af00      	add	r7, sp, #0
 8012920:	6078      	str	r0, [r7, #4]
 8012922:	460b      	mov	r3, r1
 8012924:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012926:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801292a:	f005 f961 	bl	8017bf0 <USBD_static_malloc>
 801292e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	2b00      	cmp	r3, #0
 8012934:	d105      	bne.n	8012942 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	2200      	movs	r2, #0
 801293a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 801293e:	2302      	movs	r3, #2
 8012940:	e066      	b.n	8012a10 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	68fa      	ldr	r2, [r7, #12]
 8012946:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	7c1b      	ldrb	r3, [r3, #16]
 801294e:	2b00      	cmp	r3, #0
 8012950:	d119      	bne.n	8012986 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012952:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012956:	2202      	movs	r2, #2
 8012958:	2181      	movs	r1, #129	@ 0x81
 801295a:	6878      	ldr	r0, [r7, #4]
 801295c:	f004 ffef 	bl	801793e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	2201      	movs	r2, #1
 8012964:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012966:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801296a:	2202      	movs	r2, #2
 801296c:	2101      	movs	r1, #1
 801296e:	6878      	ldr	r0, [r7, #4]
 8012970:	f004 ffe5 	bl	801793e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	2201      	movs	r2, #1
 8012978:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	2210      	movs	r2, #16
 8012980:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8012984:	e016      	b.n	80129b4 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012986:	2340      	movs	r3, #64	@ 0x40
 8012988:	2202      	movs	r2, #2
 801298a:	2181      	movs	r1, #129	@ 0x81
 801298c:	6878      	ldr	r0, [r7, #4]
 801298e:	f004 ffd6 	bl	801793e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	2201      	movs	r2, #1
 8012996:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012998:	2340      	movs	r3, #64	@ 0x40
 801299a:	2202      	movs	r2, #2
 801299c:	2101      	movs	r1, #1
 801299e:	6878      	ldr	r0, [r7, #4]
 80129a0:	f004 ffcd 	bl	801793e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	2201      	movs	r2, #1
 80129a8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	2210      	movs	r2, #16
 80129b0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80129b4:	2308      	movs	r3, #8
 80129b6:	2203      	movs	r2, #3
 80129b8:	2182      	movs	r1, #130	@ 0x82
 80129ba:	6878      	ldr	r0, [r7, #4]
 80129bc:	f004 ffbf 	bl	801793e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	2201      	movs	r2, #1
 80129c4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80129d2:	68fb      	ldr	r3, [r7, #12]
 80129d4:	2200      	movs	r2, #0
 80129d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80129da:	68fb      	ldr	r3, [r7, #12]
 80129dc:	2200      	movs	r2, #0
 80129de:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	7c1b      	ldrb	r3, [r3, #16]
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d109      	bne.n	80129fe <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80129f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80129f4:	2101      	movs	r1, #1
 80129f6:	6878      	ldr	r0, [r7, #4]
 80129f8:	f005 f890 	bl	8017b1c <USBD_LL_PrepareReceive>
 80129fc:	e007      	b.n	8012a0e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012a04:	2340      	movs	r3, #64	@ 0x40
 8012a06:	2101      	movs	r1, #1
 8012a08:	6878      	ldr	r0, [r7, #4]
 8012a0a:	f005 f887 	bl	8017b1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012a0e:	2300      	movs	r3, #0
}
 8012a10:	4618      	mov	r0, r3
 8012a12:	3710      	adds	r7, #16
 8012a14:	46bd      	mov	sp, r7
 8012a16:	bd80      	pop	{r7, pc}

08012a18 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012a18:	b580      	push	{r7, lr}
 8012a1a:	b082      	sub	sp, #8
 8012a1c:	af00      	add	r7, sp, #0
 8012a1e:	6078      	str	r0, [r7, #4]
 8012a20:	460b      	mov	r3, r1
 8012a22:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8012a24:	2181      	movs	r1, #129	@ 0x81
 8012a26:	6878      	ldr	r0, [r7, #4]
 8012a28:	f004 ffaf 	bl	801798a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	2200      	movs	r2, #0
 8012a30:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8012a32:	2101      	movs	r1, #1
 8012a34:	6878      	ldr	r0, [r7, #4]
 8012a36:	f004 ffa8 	bl	801798a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	2200      	movs	r2, #0
 8012a3e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8012a42:	2182      	movs	r1, #130	@ 0x82
 8012a44:	6878      	ldr	r0, [r7, #4]
 8012a46:	f004 ffa0 	bl	801798a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	2200      	movs	r2, #0
 8012a4e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	2200      	movs	r2, #0
 8012a56:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d00e      	beq.n	8012a82 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012a6a:	685b      	ldr	r3, [r3, #4]
 8012a6c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012a74:	4618      	mov	r0, r3
 8012a76:	f005 f8c9 	bl	8017c0c <USBD_static_free>
    pdev->pClassData = NULL;
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	2200      	movs	r2, #0
 8012a7e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8012a82:	2300      	movs	r3, #0
}
 8012a84:	4618      	mov	r0, r3
 8012a86:	3708      	adds	r7, #8
 8012a88:	46bd      	mov	sp, r7
 8012a8a:	bd80      	pop	{r7, pc}

08012a8c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8012a8c:	b580      	push	{r7, lr}
 8012a8e:	b086      	sub	sp, #24
 8012a90:	af00      	add	r7, sp, #0
 8012a92:	6078      	str	r0, [r7, #4]
 8012a94:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012a9c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8012a9e:	2300      	movs	r3, #0
 8012aa0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8012aa2:	2300      	movs	r3, #0
 8012aa4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8012aaa:	693b      	ldr	r3, [r7, #16]
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d101      	bne.n	8012ab4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8012ab0:	2303      	movs	r3, #3
 8012ab2:	e0af      	b.n	8012c14 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012ab4:	683b      	ldr	r3, [r7, #0]
 8012ab6:	781b      	ldrb	r3, [r3, #0]
 8012ab8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	d03f      	beq.n	8012b40 <USBD_CDC_Setup+0xb4>
 8012ac0:	2b20      	cmp	r3, #32
 8012ac2:	f040 809f 	bne.w	8012c04 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8012ac6:	683b      	ldr	r3, [r7, #0]
 8012ac8:	88db      	ldrh	r3, [r3, #6]
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d02e      	beq.n	8012b2c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8012ace:	683b      	ldr	r3, [r7, #0]
 8012ad0:	781b      	ldrb	r3, [r3, #0]
 8012ad2:	b25b      	sxtb	r3, r3
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	da16      	bge.n	8012b06 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012ade:	689b      	ldr	r3, [r3, #8]
 8012ae0:	683a      	ldr	r2, [r7, #0]
 8012ae2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8012ae4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012ae6:	683a      	ldr	r2, [r7, #0]
 8012ae8:	88d2      	ldrh	r2, [r2, #6]
 8012aea:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8012aec:	683b      	ldr	r3, [r7, #0]
 8012aee:	88db      	ldrh	r3, [r3, #6]
 8012af0:	2b07      	cmp	r3, #7
 8012af2:	bf28      	it	cs
 8012af4:	2307      	movcs	r3, #7
 8012af6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8012af8:	693b      	ldr	r3, [r7, #16]
 8012afa:	89fa      	ldrh	r2, [r7, #14]
 8012afc:	4619      	mov	r1, r3
 8012afe:	6878      	ldr	r0, [r7, #4]
 8012b00:	f001 facf 	bl	80140a2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8012b04:	e085      	b.n	8012c12 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8012b06:	683b      	ldr	r3, [r7, #0]
 8012b08:	785a      	ldrb	r2, [r3, #1]
 8012b0a:	693b      	ldr	r3, [r7, #16]
 8012b0c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	88db      	ldrh	r3, [r3, #6]
 8012b14:	b2da      	uxtb	r2, r3
 8012b16:	693b      	ldr	r3, [r7, #16]
 8012b18:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012b1c:	6939      	ldr	r1, [r7, #16]
 8012b1e:	683b      	ldr	r3, [r7, #0]
 8012b20:	88db      	ldrh	r3, [r3, #6]
 8012b22:	461a      	mov	r2, r3
 8012b24:	6878      	ldr	r0, [r7, #4]
 8012b26:	f001 fae8 	bl	80140fa <USBD_CtlPrepareRx>
      break;
 8012b2a:	e072      	b.n	8012c12 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012b32:	689b      	ldr	r3, [r3, #8]
 8012b34:	683a      	ldr	r2, [r7, #0]
 8012b36:	7850      	ldrb	r0, [r2, #1]
 8012b38:	2200      	movs	r2, #0
 8012b3a:	6839      	ldr	r1, [r7, #0]
 8012b3c:	4798      	blx	r3
      break;
 8012b3e:	e068      	b.n	8012c12 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012b40:	683b      	ldr	r3, [r7, #0]
 8012b42:	785b      	ldrb	r3, [r3, #1]
 8012b44:	2b0b      	cmp	r3, #11
 8012b46:	d852      	bhi.n	8012bee <USBD_CDC_Setup+0x162>
 8012b48:	a201      	add	r2, pc, #4	@ (adr r2, 8012b50 <USBD_CDC_Setup+0xc4>)
 8012b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b4e:	bf00      	nop
 8012b50:	08012b81 	.word	0x08012b81
 8012b54:	08012bfd 	.word	0x08012bfd
 8012b58:	08012bef 	.word	0x08012bef
 8012b5c:	08012bef 	.word	0x08012bef
 8012b60:	08012bef 	.word	0x08012bef
 8012b64:	08012bef 	.word	0x08012bef
 8012b68:	08012bef 	.word	0x08012bef
 8012b6c:	08012bef 	.word	0x08012bef
 8012b70:	08012bef 	.word	0x08012bef
 8012b74:	08012bef 	.word	0x08012bef
 8012b78:	08012bab 	.word	0x08012bab
 8012b7c:	08012bd5 	.word	0x08012bd5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b86:	b2db      	uxtb	r3, r3
 8012b88:	2b03      	cmp	r3, #3
 8012b8a:	d107      	bne.n	8012b9c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012b8c:	f107 030a 	add.w	r3, r7, #10
 8012b90:	2202      	movs	r2, #2
 8012b92:	4619      	mov	r1, r3
 8012b94:	6878      	ldr	r0, [r7, #4]
 8012b96:	f001 fa84 	bl	80140a2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012b9a:	e032      	b.n	8012c02 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8012b9c:	6839      	ldr	r1, [r7, #0]
 8012b9e:	6878      	ldr	r0, [r7, #4]
 8012ba0:	f001 fa0e 	bl	8013fc0 <USBD_CtlError>
            ret = USBD_FAIL;
 8012ba4:	2303      	movs	r3, #3
 8012ba6:	75fb      	strb	r3, [r7, #23]
          break;
 8012ba8:	e02b      	b.n	8012c02 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012bb0:	b2db      	uxtb	r3, r3
 8012bb2:	2b03      	cmp	r3, #3
 8012bb4:	d107      	bne.n	8012bc6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8012bb6:	f107 030d 	add.w	r3, r7, #13
 8012bba:	2201      	movs	r2, #1
 8012bbc:	4619      	mov	r1, r3
 8012bbe:	6878      	ldr	r0, [r7, #4]
 8012bc0:	f001 fa6f 	bl	80140a2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012bc4:	e01d      	b.n	8012c02 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8012bc6:	6839      	ldr	r1, [r7, #0]
 8012bc8:	6878      	ldr	r0, [r7, #4]
 8012bca:	f001 f9f9 	bl	8013fc0 <USBD_CtlError>
            ret = USBD_FAIL;
 8012bce:	2303      	movs	r3, #3
 8012bd0:	75fb      	strb	r3, [r7, #23]
          break;
 8012bd2:	e016      	b.n	8012c02 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012bda:	b2db      	uxtb	r3, r3
 8012bdc:	2b03      	cmp	r3, #3
 8012bde:	d00f      	beq.n	8012c00 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8012be0:	6839      	ldr	r1, [r7, #0]
 8012be2:	6878      	ldr	r0, [r7, #4]
 8012be4:	f001 f9ec 	bl	8013fc0 <USBD_CtlError>
            ret = USBD_FAIL;
 8012be8:	2303      	movs	r3, #3
 8012bea:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8012bec:	e008      	b.n	8012c00 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8012bee:	6839      	ldr	r1, [r7, #0]
 8012bf0:	6878      	ldr	r0, [r7, #4]
 8012bf2:	f001 f9e5 	bl	8013fc0 <USBD_CtlError>
          ret = USBD_FAIL;
 8012bf6:	2303      	movs	r3, #3
 8012bf8:	75fb      	strb	r3, [r7, #23]
          break;
 8012bfa:	e002      	b.n	8012c02 <USBD_CDC_Setup+0x176>
          break;
 8012bfc:	bf00      	nop
 8012bfe:	e008      	b.n	8012c12 <USBD_CDC_Setup+0x186>
          break;
 8012c00:	bf00      	nop
      }
      break;
 8012c02:	e006      	b.n	8012c12 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8012c04:	6839      	ldr	r1, [r7, #0]
 8012c06:	6878      	ldr	r0, [r7, #4]
 8012c08:	f001 f9da 	bl	8013fc0 <USBD_CtlError>
      ret = USBD_FAIL;
 8012c0c:	2303      	movs	r3, #3
 8012c0e:	75fb      	strb	r3, [r7, #23]
      break;
 8012c10:	bf00      	nop
  }

  return (uint8_t)ret;
 8012c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8012c14:	4618      	mov	r0, r3
 8012c16:	3718      	adds	r7, #24
 8012c18:	46bd      	mov	sp, r7
 8012c1a:	bd80      	pop	{r7, pc}

08012c1c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012c1c:	b580      	push	{r7, lr}
 8012c1e:	b084      	sub	sp, #16
 8012c20:	af00      	add	r7, sp, #0
 8012c22:	6078      	str	r0, [r7, #4]
 8012c24:	460b      	mov	r3, r1
 8012c26:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8012c2e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d101      	bne.n	8012c3e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012c3a:	2303      	movs	r3, #3
 8012c3c:	e04f      	b.n	8012cde <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c44:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012c46:	78fa      	ldrb	r2, [r7, #3]
 8012c48:	6879      	ldr	r1, [r7, #4]
 8012c4a:	4613      	mov	r3, r2
 8012c4c:	009b      	lsls	r3, r3, #2
 8012c4e:	4413      	add	r3, r2
 8012c50:	009b      	lsls	r3, r3, #2
 8012c52:	440b      	add	r3, r1
 8012c54:	3318      	adds	r3, #24
 8012c56:	681b      	ldr	r3, [r3, #0]
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d029      	beq.n	8012cb0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8012c5c:	78fa      	ldrb	r2, [r7, #3]
 8012c5e:	6879      	ldr	r1, [r7, #4]
 8012c60:	4613      	mov	r3, r2
 8012c62:	009b      	lsls	r3, r3, #2
 8012c64:	4413      	add	r3, r2
 8012c66:	009b      	lsls	r3, r3, #2
 8012c68:	440b      	add	r3, r1
 8012c6a:	3318      	adds	r3, #24
 8012c6c:	681a      	ldr	r2, [r3, #0]
 8012c6e:	78f9      	ldrb	r1, [r7, #3]
 8012c70:	68f8      	ldr	r0, [r7, #12]
 8012c72:	460b      	mov	r3, r1
 8012c74:	009b      	lsls	r3, r3, #2
 8012c76:	440b      	add	r3, r1
 8012c78:	00db      	lsls	r3, r3, #3
 8012c7a:	4403      	add	r3, r0
 8012c7c:	3320      	adds	r3, #32
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	fbb2 f1f3 	udiv	r1, r2, r3
 8012c84:	fb01 f303 	mul.w	r3, r1, r3
 8012c88:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d110      	bne.n	8012cb0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8012c8e:	78fa      	ldrb	r2, [r7, #3]
 8012c90:	6879      	ldr	r1, [r7, #4]
 8012c92:	4613      	mov	r3, r2
 8012c94:	009b      	lsls	r3, r3, #2
 8012c96:	4413      	add	r3, r2
 8012c98:	009b      	lsls	r3, r3, #2
 8012c9a:	440b      	add	r3, r1
 8012c9c:	3318      	adds	r3, #24
 8012c9e:	2200      	movs	r2, #0
 8012ca0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8012ca2:	78f9      	ldrb	r1, [r7, #3]
 8012ca4:	2300      	movs	r3, #0
 8012ca6:	2200      	movs	r2, #0
 8012ca8:	6878      	ldr	r0, [r7, #4]
 8012caa:	f004 ff16 	bl	8017ada <USBD_LL_Transmit>
 8012cae:	e015      	b.n	8012cdc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8012cb0:	68bb      	ldr	r3, [r7, #8]
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012cbe:	691b      	ldr	r3, [r3, #16]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d00b      	beq.n	8012cdc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012cca:	691b      	ldr	r3, [r3, #16]
 8012ccc:	68ba      	ldr	r2, [r7, #8]
 8012cce:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8012cd2:	68ba      	ldr	r2, [r7, #8]
 8012cd4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8012cd8:	78fa      	ldrb	r2, [r7, #3]
 8012cda:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8012cdc:	2300      	movs	r3, #0
}
 8012cde:	4618      	mov	r0, r3
 8012ce0:	3710      	adds	r7, #16
 8012ce2:	46bd      	mov	sp, r7
 8012ce4:	bd80      	pop	{r7, pc}

08012ce6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012ce6:	b580      	push	{r7, lr}
 8012ce8:	b084      	sub	sp, #16
 8012cea:	af00      	add	r7, sp, #0
 8012cec:	6078      	str	r0, [r7, #4]
 8012cee:	460b      	mov	r3, r1
 8012cf0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012cf8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d101      	bne.n	8012d08 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012d04:	2303      	movs	r3, #3
 8012d06:	e015      	b.n	8012d34 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8012d08:	78fb      	ldrb	r3, [r7, #3]
 8012d0a:	4619      	mov	r1, r3
 8012d0c:	6878      	ldr	r0, [r7, #4]
 8012d0e:	f004 ff26 	bl	8017b5e <USBD_LL_GetRxDataSize>
 8012d12:	4602      	mov	r2, r0
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012d20:	68db      	ldr	r3, [r3, #12]
 8012d22:	68fa      	ldr	r2, [r7, #12]
 8012d24:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8012d28:	68fa      	ldr	r2, [r7, #12]
 8012d2a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8012d2e:	4611      	mov	r1, r2
 8012d30:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8012d32:	2300      	movs	r3, #0
}
 8012d34:	4618      	mov	r0, r3
 8012d36:	3710      	adds	r7, #16
 8012d38:	46bd      	mov	sp, r7
 8012d3a:	bd80      	pop	{r7, pc}

08012d3c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012d3c:	b580      	push	{r7, lr}
 8012d3e:	b084      	sub	sp, #16
 8012d40:	af00      	add	r7, sp, #0
 8012d42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012d4a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d101      	bne.n	8012d56 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8012d52:	2303      	movs	r3, #3
 8012d54:	e01a      	b.n	8012d8c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d014      	beq.n	8012d8a <USBD_CDC_EP0_RxReady+0x4e>
 8012d60:	68fb      	ldr	r3, [r7, #12]
 8012d62:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8012d66:	2bff      	cmp	r3, #255	@ 0xff
 8012d68:	d00f      	beq.n	8012d8a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012d70:	689b      	ldr	r3, [r3, #8]
 8012d72:	68fa      	ldr	r2, [r7, #12]
 8012d74:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8012d78:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8012d7a:	68fa      	ldr	r2, [r7, #12]
 8012d7c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012d80:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012d82:	68fb      	ldr	r3, [r7, #12]
 8012d84:	22ff      	movs	r2, #255	@ 0xff
 8012d86:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8012d8a:	2300      	movs	r3, #0
}
 8012d8c:	4618      	mov	r0, r3
 8012d8e:	3710      	adds	r7, #16
 8012d90:	46bd      	mov	sp, r7
 8012d92:	bd80      	pop	{r7, pc}

08012d94 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012d94:	b480      	push	{r7}
 8012d96:	b083      	sub	sp, #12
 8012d98:	af00      	add	r7, sp, #0
 8012d9a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	2243      	movs	r2, #67	@ 0x43
 8012da0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8012da2:	4b03      	ldr	r3, [pc, #12]	@ (8012db0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8012da4:	4618      	mov	r0, r3
 8012da6:	370c      	adds	r7, #12
 8012da8:	46bd      	mov	sp, r7
 8012daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dae:	4770      	bx	lr
 8012db0:	200000b0 	.word	0x200000b0

08012db4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012db4:	b480      	push	{r7}
 8012db6:	b083      	sub	sp, #12
 8012db8:	af00      	add	r7, sp, #0
 8012dba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	2243      	movs	r2, #67	@ 0x43
 8012dc0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8012dc2:	4b03      	ldr	r3, [pc, #12]	@ (8012dd0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8012dc4:	4618      	mov	r0, r3
 8012dc6:	370c      	adds	r7, #12
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dce:	4770      	bx	lr
 8012dd0:	2000006c 	.word	0x2000006c

08012dd4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012dd4:	b480      	push	{r7}
 8012dd6:	b083      	sub	sp, #12
 8012dd8:	af00      	add	r7, sp, #0
 8012dda:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	2243      	movs	r2, #67	@ 0x43
 8012de0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8012de2:	4b03      	ldr	r3, [pc, #12]	@ (8012df0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8012de4:	4618      	mov	r0, r3
 8012de6:	370c      	adds	r7, #12
 8012de8:	46bd      	mov	sp, r7
 8012dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dee:	4770      	bx	lr
 8012df0:	200000f4 	.word	0x200000f4

08012df4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012df4:	b480      	push	{r7}
 8012df6:	b083      	sub	sp, #12
 8012df8:	af00      	add	r7, sp, #0
 8012dfa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	220a      	movs	r2, #10
 8012e00:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8012e02:	4b03      	ldr	r3, [pc, #12]	@ (8012e10 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012e04:	4618      	mov	r0, r3
 8012e06:	370c      	adds	r7, #12
 8012e08:	46bd      	mov	sp, r7
 8012e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e0e:	4770      	bx	lr
 8012e10:	20000028 	.word	0x20000028

08012e14 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012e14:	b480      	push	{r7}
 8012e16:	b083      	sub	sp, #12
 8012e18:	af00      	add	r7, sp, #0
 8012e1a:	6078      	str	r0, [r7, #4]
 8012e1c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8012e1e:	683b      	ldr	r3, [r7, #0]
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d101      	bne.n	8012e28 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012e24:	2303      	movs	r3, #3
 8012e26:	e004      	b.n	8012e32 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	683a      	ldr	r2, [r7, #0]
 8012e2c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8012e30:	2300      	movs	r3, #0
}
 8012e32:	4618      	mov	r0, r3
 8012e34:	370c      	adds	r7, #12
 8012e36:	46bd      	mov	sp, r7
 8012e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e3c:	4770      	bx	lr

08012e3e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8012e3e:	b480      	push	{r7}
 8012e40:	b087      	sub	sp, #28
 8012e42:	af00      	add	r7, sp, #0
 8012e44:	60f8      	str	r0, [r7, #12]
 8012e46:	60b9      	str	r1, [r7, #8]
 8012e48:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012e50:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8012e52:	697b      	ldr	r3, [r7, #20]
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d101      	bne.n	8012e5c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012e58:	2303      	movs	r3, #3
 8012e5a:	e008      	b.n	8012e6e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8012e5c:	697b      	ldr	r3, [r7, #20]
 8012e5e:	68ba      	ldr	r2, [r7, #8]
 8012e60:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8012e64:	697b      	ldr	r3, [r7, #20]
 8012e66:	687a      	ldr	r2, [r7, #4]
 8012e68:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8012e6c:	2300      	movs	r3, #0
}
 8012e6e:	4618      	mov	r0, r3
 8012e70:	371c      	adds	r7, #28
 8012e72:	46bd      	mov	sp, r7
 8012e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e78:	4770      	bx	lr

08012e7a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012e7a:	b480      	push	{r7}
 8012e7c:	b085      	sub	sp, #20
 8012e7e:	af00      	add	r7, sp, #0
 8012e80:	6078      	str	r0, [r7, #4]
 8012e82:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012e8a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d101      	bne.n	8012e96 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8012e92:	2303      	movs	r3, #3
 8012e94:	e004      	b.n	8012ea0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	683a      	ldr	r2, [r7, #0]
 8012e9a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8012e9e:	2300      	movs	r3, #0
}
 8012ea0:	4618      	mov	r0, r3
 8012ea2:	3714      	adds	r7, #20
 8012ea4:	46bd      	mov	sp, r7
 8012ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eaa:	4770      	bx	lr

08012eac <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012eac:	b580      	push	{r7, lr}
 8012eae:	b084      	sub	sp, #16
 8012eb0:	af00      	add	r7, sp, #0
 8012eb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012eba:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8012ebc:	2301      	movs	r3, #1
 8012ebe:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d101      	bne.n	8012ece <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012eca:	2303      	movs	r3, #3
 8012ecc:	e01a      	b.n	8012f04 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8012ece:	68bb      	ldr	r3, [r7, #8]
 8012ed0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012ed4:	2b00      	cmp	r3, #0
 8012ed6:	d114      	bne.n	8012f02 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012ed8:	68bb      	ldr	r3, [r7, #8]
 8012eda:	2201      	movs	r2, #1
 8012edc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8012ee0:	68bb      	ldr	r3, [r7, #8]
 8012ee2:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8012eea:	68bb      	ldr	r3, [r7, #8]
 8012eec:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8012ef0:	68bb      	ldr	r3, [r7, #8]
 8012ef2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8012ef6:	2181      	movs	r1, #129	@ 0x81
 8012ef8:	6878      	ldr	r0, [r7, #4]
 8012efa:	f004 fdee 	bl	8017ada <USBD_LL_Transmit>

    ret = USBD_OK;
 8012efe:	2300      	movs	r3, #0
 8012f00:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8012f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f04:	4618      	mov	r0, r3
 8012f06:	3710      	adds	r7, #16
 8012f08:	46bd      	mov	sp, r7
 8012f0a:	bd80      	pop	{r7, pc}

08012f0c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012f0c:	b580      	push	{r7, lr}
 8012f0e:	b084      	sub	sp, #16
 8012f10:	af00      	add	r7, sp, #0
 8012f12:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012f1a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d101      	bne.n	8012f2a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012f26:	2303      	movs	r3, #3
 8012f28:	e016      	b.n	8012f58 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	7c1b      	ldrb	r3, [r3, #16]
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d109      	bne.n	8012f46 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012f38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012f3c:	2101      	movs	r1, #1
 8012f3e:	6878      	ldr	r0, [r7, #4]
 8012f40:	f004 fdec 	bl	8017b1c <USBD_LL_PrepareReceive>
 8012f44:	e007      	b.n	8012f56 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012f46:	68fb      	ldr	r3, [r7, #12]
 8012f48:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012f4c:	2340      	movs	r3, #64	@ 0x40
 8012f4e:	2101      	movs	r1, #1
 8012f50:	6878      	ldr	r0, [r7, #4]
 8012f52:	f004 fde3 	bl	8017b1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012f56:	2300      	movs	r3, #0
}
 8012f58:	4618      	mov	r0, r3
 8012f5a:	3710      	adds	r7, #16
 8012f5c:	46bd      	mov	sp, r7
 8012f5e:	bd80      	pop	{r7, pc}

08012f60 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012f60:	b580      	push	{r7, lr}
 8012f62:	b086      	sub	sp, #24
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	60f8      	str	r0, [r7, #12]
 8012f68:	60b9      	str	r1, [r7, #8]
 8012f6a:	4613      	mov	r3, r2
 8012f6c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012f6e:	68fb      	ldr	r3, [r7, #12]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d101      	bne.n	8012f78 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8012f74:	2303      	movs	r3, #3
 8012f76:	e01f      	b.n	8012fb8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	2200      	movs	r2, #0
 8012f84:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8012f88:	68fb      	ldr	r3, [r7, #12]
 8012f8a:	2200      	movs	r2, #0
 8012f8c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012f90:	68bb      	ldr	r3, [r7, #8]
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d003      	beq.n	8012f9e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	68ba      	ldr	r2, [r7, #8]
 8012f9a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	2201      	movs	r2, #1
 8012fa2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	79fa      	ldrb	r2, [r7, #7]
 8012faa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012fac:	68f8      	ldr	r0, [r7, #12]
 8012fae:	f004 fc4b 	bl	8017848 <USBD_LL_Init>
 8012fb2:	4603      	mov	r3, r0
 8012fb4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8012fb8:	4618      	mov	r0, r3
 8012fba:	3718      	adds	r7, #24
 8012fbc:	46bd      	mov	sp, r7
 8012fbe:	bd80      	pop	{r7, pc}

08012fc0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012fc0:	b580      	push	{r7, lr}
 8012fc2:	b084      	sub	sp, #16
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	6078      	str	r0, [r7, #4]
 8012fc8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012fca:	2300      	movs	r3, #0
 8012fcc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012fce:	683b      	ldr	r3, [r7, #0]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d101      	bne.n	8012fd8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8012fd4:	2303      	movs	r3, #3
 8012fd6:	e016      	b.n	8013006 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	683a      	ldr	r2, [r7, #0]
 8012fdc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d00b      	beq.n	8013004 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ff4:	f107 020e 	add.w	r2, r7, #14
 8012ff8:	4610      	mov	r0, r2
 8012ffa:	4798      	blx	r3
 8012ffc:	4602      	mov	r2, r0
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8013004:	2300      	movs	r3, #0
}
 8013006:	4618      	mov	r0, r3
 8013008:	3710      	adds	r7, #16
 801300a:	46bd      	mov	sp, r7
 801300c:	bd80      	pop	{r7, pc}

0801300e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801300e:	b580      	push	{r7, lr}
 8013010:	b082      	sub	sp, #8
 8013012:	af00      	add	r7, sp, #0
 8013014:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8013016:	6878      	ldr	r0, [r7, #4]
 8013018:	f004 fc76 	bl	8017908 <USBD_LL_Start>
 801301c:	4603      	mov	r3, r0
}
 801301e:	4618      	mov	r0, r3
 8013020:	3708      	adds	r7, #8
 8013022:	46bd      	mov	sp, r7
 8013024:	bd80      	pop	{r7, pc}

08013026 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8013026:	b480      	push	{r7}
 8013028:	b083      	sub	sp, #12
 801302a:	af00      	add	r7, sp, #0
 801302c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801302e:	2300      	movs	r3, #0
}
 8013030:	4618      	mov	r0, r3
 8013032:	370c      	adds	r7, #12
 8013034:	46bd      	mov	sp, r7
 8013036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801303a:	4770      	bx	lr

0801303c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801303c:	b580      	push	{r7, lr}
 801303e:	b084      	sub	sp, #16
 8013040:	af00      	add	r7, sp, #0
 8013042:	6078      	str	r0, [r7, #4]
 8013044:	460b      	mov	r3, r1
 8013046:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8013048:	2303      	movs	r3, #3
 801304a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013052:	2b00      	cmp	r3, #0
 8013054:	d009      	beq.n	801306a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	78fa      	ldrb	r2, [r7, #3]
 8013060:	4611      	mov	r1, r2
 8013062:	6878      	ldr	r0, [r7, #4]
 8013064:	4798      	blx	r3
 8013066:	4603      	mov	r3, r0
 8013068:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801306a:	7bfb      	ldrb	r3, [r7, #15]
}
 801306c:	4618      	mov	r0, r3
 801306e:	3710      	adds	r7, #16
 8013070:	46bd      	mov	sp, r7
 8013072:	bd80      	pop	{r7, pc}

08013074 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013074:	b580      	push	{r7, lr}
 8013076:	b082      	sub	sp, #8
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
 801307c:	460b      	mov	r3, r1
 801307e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013086:	2b00      	cmp	r3, #0
 8013088:	d007      	beq.n	801309a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013090:	685b      	ldr	r3, [r3, #4]
 8013092:	78fa      	ldrb	r2, [r7, #3]
 8013094:	4611      	mov	r1, r2
 8013096:	6878      	ldr	r0, [r7, #4]
 8013098:	4798      	blx	r3
  }

  return USBD_OK;
 801309a:	2300      	movs	r3, #0
}
 801309c:	4618      	mov	r0, r3
 801309e:	3708      	adds	r7, #8
 80130a0:	46bd      	mov	sp, r7
 80130a2:	bd80      	pop	{r7, pc}

080130a4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80130a4:	b580      	push	{r7, lr}
 80130a6:	b084      	sub	sp, #16
 80130a8:	af00      	add	r7, sp, #0
 80130aa:	6078      	str	r0, [r7, #4]
 80130ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80130b4:	6839      	ldr	r1, [r7, #0]
 80130b6:	4618      	mov	r0, r3
 80130b8:	f000 ff48 	bl	8013f4c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	2201      	movs	r2, #1
 80130c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80130ca:	461a      	mov	r2, r3
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80130d8:	f003 031f 	and.w	r3, r3, #31
 80130dc:	2b02      	cmp	r3, #2
 80130de:	d01a      	beq.n	8013116 <USBD_LL_SetupStage+0x72>
 80130e0:	2b02      	cmp	r3, #2
 80130e2:	d822      	bhi.n	801312a <USBD_LL_SetupStage+0x86>
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d002      	beq.n	80130ee <USBD_LL_SetupStage+0x4a>
 80130e8:	2b01      	cmp	r3, #1
 80130ea:	d00a      	beq.n	8013102 <USBD_LL_SetupStage+0x5e>
 80130ec:	e01d      	b.n	801312a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80130f4:	4619      	mov	r1, r3
 80130f6:	6878      	ldr	r0, [r7, #4]
 80130f8:	f000 f9f0 	bl	80134dc <USBD_StdDevReq>
 80130fc:	4603      	mov	r3, r0
 80130fe:	73fb      	strb	r3, [r7, #15]
      break;
 8013100:	e020      	b.n	8013144 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013108:	4619      	mov	r1, r3
 801310a:	6878      	ldr	r0, [r7, #4]
 801310c:	f000 fa54 	bl	80135b8 <USBD_StdItfReq>
 8013110:	4603      	mov	r3, r0
 8013112:	73fb      	strb	r3, [r7, #15]
      break;
 8013114:	e016      	b.n	8013144 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801311c:	4619      	mov	r1, r3
 801311e:	6878      	ldr	r0, [r7, #4]
 8013120:	f000 fa93 	bl	801364a <USBD_StdEPReq>
 8013124:	4603      	mov	r3, r0
 8013126:	73fb      	strb	r3, [r7, #15]
      break;
 8013128:	e00c      	b.n	8013144 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013130:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8013134:	b2db      	uxtb	r3, r3
 8013136:	4619      	mov	r1, r3
 8013138:	6878      	ldr	r0, [r7, #4]
 801313a:	f004 fc45 	bl	80179c8 <USBD_LL_StallEP>
 801313e:	4603      	mov	r3, r0
 8013140:	73fb      	strb	r3, [r7, #15]
      break;
 8013142:	bf00      	nop
  }

  return ret;
 8013144:	7bfb      	ldrb	r3, [r7, #15]
}
 8013146:	4618      	mov	r0, r3
 8013148:	3710      	adds	r7, #16
 801314a:	46bd      	mov	sp, r7
 801314c:	bd80      	pop	{r7, pc}

0801314e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801314e:	b580      	push	{r7, lr}
 8013150:	b086      	sub	sp, #24
 8013152:	af00      	add	r7, sp, #0
 8013154:	60f8      	str	r0, [r7, #12]
 8013156:	460b      	mov	r3, r1
 8013158:	607a      	str	r2, [r7, #4]
 801315a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801315c:	7afb      	ldrb	r3, [r7, #11]
 801315e:	2b00      	cmp	r3, #0
 8013160:	d138      	bne.n	80131d4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8013168:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801316a:	68fb      	ldr	r3, [r7, #12]
 801316c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013170:	2b03      	cmp	r3, #3
 8013172:	d14a      	bne.n	801320a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8013174:	693b      	ldr	r3, [r7, #16]
 8013176:	689a      	ldr	r2, [r3, #8]
 8013178:	693b      	ldr	r3, [r7, #16]
 801317a:	68db      	ldr	r3, [r3, #12]
 801317c:	429a      	cmp	r2, r3
 801317e:	d913      	bls.n	80131a8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013180:	693b      	ldr	r3, [r7, #16]
 8013182:	689a      	ldr	r2, [r3, #8]
 8013184:	693b      	ldr	r3, [r7, #16]
 8013186:	68db      	ldr	r3, [r3, #12]
 8013188:	1ad2      	subs	r2, r2, r3
 801318a:	693b      	ldr	r3, [r7, #16]
 801318c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801318e:	693b      	ldr	r3, [r7, #16]
 8013190:	68da      	ldr	r2, [r3, #12]
 8013192:	693b      	ldr	r3, [r7, #16]
 8013194:	689b      	ldr	r3, [r3, #8]
 8013196:	4293      	cmp	r3, r2
 8013198:	bf28      	it	cs
 801319a:	4613      	movcs	r3, r2
 801319c:	461a      	mov	r2, r3
 801319e:	6879      	ldr	r1, [r7, #4]
 80131a0:	68f8      	ldr	r0, [r7, #12]
 80131a2:	f000 ffc7 	bl	8014134 <USBD_CtlContinueRx>
 80131a6:	e030      	b.n	801320a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80131ae:	b2db      	uxtb	r3, r3
 80131b0:	2b03      	cmp	r3, #3
 80131b2:	d10b      	bne.n	80131cc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80131ba:	691b      	ldr	r3, [r3, #16]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d005      	beq.n	80131cc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80131c6:	691b      	ldr	r3, [r3, #16]
 80131c8:	68f8      	ldr	r0, [r7, #12]
 80131ca:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80131cc:	68f8      	ldr	r0, [r7, #12]
 80131ce:	f000 ffc2 	bl	8014156 <USBD_CtlSendStatus>
 80131d2:	e01a      	b.n	801320a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80131da:	b2db      	uxtb	r3, r3
 80131dc:	2b03      	cmp	r3, #3
 80131de:	d114      	bne.n	801320a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80131e6:	699b      	ldr	r3, [r3, #24]
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d00e      	beq.n	801320a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80131f2:	699b      	ldr	r3, [r3, #24]
 80131f4:	7afa      	ldrb	r2, [r7, #11]
 80131f6:	4611      	mov	r1, r2
 80131f8:	68f8      	ldr	r0, [r7, #12]
 80131fa:	4798      	blx	r3
 80131fc:	4603      	mov	r3, r0
 80131fe:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013200:	7dfb      	ldrb	r3, [r7, #23]
 8013202:	2b00      	cmp	r3, #0
 8013204:	d001      	beq.n	801320a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8013206:	7dfb      	ldrb	r3, [r7, #23]
 8013208:	e000      	b.n	801320c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 801320a:	2300      	movs	r3, #0
}
 801320c:	4618      	mov	r0, r3
 801320e:	3718      	adds	r7, #24
 8013210:	46bd      	mov	sp, r7
 8013212:	bd80      	pop	{r7, pc}

08013214 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013214:	b580      	push	{r7, lr}
 8013216:	b086      	sub	sp, #24
 8013218:	af00      	add	r7, sp, #0
 801321a:	60f8      	str	r0, [r7, #12]
 801321c:	460b      	mov	r3, r1
 801321e:	607a      	str	r2, [r7, #4]
 8013220:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8013222:	7afb      	ldrb	r3, [r7, #11]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d16b      	bne.n	8013300 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	3314      	adds	r3, #20
 801322c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013234:	2b02      	cmp	r3, #2
 8013236:	d156      	bne.n	80132e6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8013238:	693b      	ldr	r3, [r7, #16]
 801323a:	689a      	ldr	r2, [r3, #8]
 801323c:	693b      	ldr	r3, [r7, #16]
 801323e:	68db      	ldr	r3, [r3, #12]
 8013240:	429a      	cmp	r2, r3
 8013242:	d914      	bls.n	801326e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013244:	693b      	ldr	r3, [r7, #16]
 8013246:	689a      	ldr	r2, [r3, #8]
 8013248:	693b      	ldr	r3, [r7, #16]
 801324a:	68db      	ldr	r3, [r3, #12]
 801324c:	1ad2      	subs	r2, r2, r3
 801324e:	693b      	ldr	r3, [r7, #16]
 8013250:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013252:	693b      	ldr	r3, [r7, #16]
 8013254:	689b      	ldr	r3, [r3, #8]
 8013256:	461a      	mov	r2, r3
 8013258:	6879      	ldr	r1, [r7, #4]
 801325a:	68f8      	ldr	r0, [r7, #12]
 801325c:	f000 ff3c 	bl	80140d8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013260:	2300      	movs	r3, #0
 8013262:	2200      	movs	r2, #0
 8013264:	2100      	movs	r1, #0
 8013266:	68f8      	ldr	r0, [r7, #12]
 8013268:	f004 fc58 	bl	8017b1c <USBD_LL_PrepareReceive>
 801326c:	e03b      	b.n	80132e6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801326e:	693b      	ldr	r3, [r7, #16]
 8013270:	68da      	ldr	r2, [r3, #12]
 8013272:	693b      	ldr	r3, [r7, #16]
 8013274:	689b      	ldr	r3, [r3, #8]
 8013276:	429a      	cmp	r2, r3
 8013278:	d11c      	bne.n	80132b4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801327a:	693b      	ldr	r3, [r7, #16]
 801327c:	685a      	ldr	r2, [r3, #4]
 801327e:	693b      	ldr	r3, [r7, #16]
 8013280:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8013282:	429a      	cmp	r2, r3
 8013284:	d316      	bcc.n	80132b4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013286:	693b      	ldr	r3, [r7, #16]
 8013288:	685a      	ldr	r2, [r3, #4]
 801328a:	68fb      	ldr	r3, [r7, #12]
 801328c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013290:	429a      	cmp	r2, r3
 8013292:	d20f      	bcs.n	80132b4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013294:	2200      	movs	r2, #0
 8013296:	2100      	movs	r1, #0
 8013298:	68f8      	ldr	r0, [r7, #12]
 801329a:	f000 ff1d 	bl	80140d8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801329e:	68fb      	ldr	r3, [r7, #12]
 80132a0:	2200      	movs	r2, #0
 80132a2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80132a6:	2300      	movs	r3, #0
 80132a8:	2200      	movs	r2, #0
 80132aa:	2100      	movs	r1, #0
 80132ac:	68f8      	ldr	r0, [r7, #12]
 80132ae:	f004 fc35 	bl	8017b1c <USBD_LL_PrepareReceive>
 80132b2:	e018      	b.n	80132e6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80132b4:	68fb      	ldr	r3, [r7, #12]
 80132b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80132ba:	b2db      	uxtb	r3, r3
 80132bc:	2b03      	cmp	r3, #3
 80132be:	d10b      	bne.n	80132d8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80132c0:	68fb      	ldr	r3, [r7, #12]
 80132c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80132c6:	68db      	ldr	r3, [r3, #12]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d005      	beq.n	80132d8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80132cc:	68fb      	ldr	r3, [r7, #12]
 80132ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80132d2:	68db      	ldr	r3, [r3, #12]
 80132d4:	68f8      	ldr	r0, [r7, #12]
 80132d6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80132d8:	2180      	movs	r1, #128	@ 0x80
 80132da:	68f8      	ldr	r0, [r7, #12]
 80132dc:	f004 fb74 	bl	80179c8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80132e0:	68f8      	ldr	r0, [r7, #12]
 80132e2:	f000 ff4b 	bl	801417c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80132e6:	68fb      	ldr	r3, [r7, #12]
 80132e8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80132ec:	2b01      	cmp	r3, #1
 80132ee:	d122      	bne.n	8013336 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80132f0:	68f8      	ldr	r0, [r7, #12]
 80132f2:	f7ff fe98 	bl	8013026 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80132f6:	68fb      	ldr	r3, [r7, #12]
 80132f8:	2200      	movs	r2, #0
 80132fa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80132fe:	e01a      	b.n	8013336 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013300:	68fb      	ldr	r3, [r7, #12]
 8013302:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013306:	b2db      	uxtb	r3, r3
 8013308:	2b03      	cmp	r3, #3
 801330a:	d114      	bne.n	8013336 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013312:	695b      	ldr	r3, [r3, #20]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d00e      	beq.n	8013336 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8013318:	68fb      	ldr	r3, [r7, #12]
 801331a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801331e:	695b      	ldr	r3, [r3, #20]
 8013320:	7afa      	ldrb	r2, [r7, #11]
 8013322:	4611      	mov	r1, r2
 8013324:	68f8      	ldr	r0, [r7, #12]
 8013326:	4798      	blx	r3
 8013328:	4603      	mov	r3, r0
 801332a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 801332c:	7dfb      	ldrb	r3, [r7, #23]
 801332e:	2b00      	cmp	r3, #0
 8013330:	d001      	beq.n	8013336 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8013332:	7dfb      	ldrb	r3, [r7, #23]
 8013334:	e000      	b.n	8013338 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8013336:	2300      	movs	r3, #0
}
 8013338:	4618      	mov	r0, r3
 801333a:	3718      	adds	r7, #24
 801333c:	46bd      	mov	sp, r7
 801333e:	bd80      	pop	{r7, pc}

08013340 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013340:	b580      	push	{r7, lr}
 8013342:	b082      	sub	sp, #8
 8013344:	af00      	add	r7, sp, #0
 8013346:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	2201      	movs	r2, #1
 801334c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	2200      	movs	r2, #0
 8013354:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	2200      	movs	r2, #0
 801335c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	2200      	movs	r2, #0
 8013362:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801336c:	2b00      	cmp	r3, #0
 801336e:	d101      	bne.n	8013374 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8013370:	2303      	movs	r3, #3
 8013372:	e02f      	b.n	80133d4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801337a:	2b00      	cmp	r3, #0
 801337c:	d00f      	beq.n	801339e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013384:	685b      	ldr	r3, [r3, #4]
 8013386:	2b00      	cmp	r3, #0
 8013388:	d009      	beq.n	801339e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013390:	685b      	ldr	r3, [r3, #4]
 8013392:	687a      	ldr	r2, [r7, #4]
 8013394:	6852      	ldr	r2, [r2, #4]
 8013396:	b2d2      	uxtb	r2, r2
 8013398:	4611      	mov	r1, r2
 801339a:	6878      	ldr	r0, [r7, #4]
 801339c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801339e:	2340      	movs	r3, #64	@ 0x40
 80133a0:	2200      	movs	r2, #0
 80133a2:	2100      	movs	r1, #0
 80133a4:	6878      	ldr	r0, [r7, #4]
 80133a6:	f004 faca 	bl	801793e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	2201      	movs	r2, #1
 80133ae:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	2240      	movs	r2, #64	@ 0x40
 80133b6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80133ba:	2340      	movs	r3, #64	@ 0x40
 80133bc:	2200      	movs	r2, #0
 80133be:	2180      	movs	r1, #128	@ 0x80
 80133c0:	6878      	ldr	r0, [r7, #4]
 80133c2:	f004 fabc 	bl	801793e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	2201      	movs	r2, #1
 80133ca:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	2240      	movs	r2, #64	@ 0x40
 80133d0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80133d2:	2300      	movs	r3, #0
}
 80133d4:	4618      	mov	r0, r3
 80133d6:	3708      	adds	r7, #8
 80133d8:	46bd      	mov	sp, r7
 80133da:	bd80      	pop	{r7, pc}

080133dc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80133dc:	b480      	push	{r7}
 80133de:	b083      	sub	sp, #12
 80133e0:	af00      	add	r7, sp, #0
 80133e2:	6078      	str	r0, [r7, #4]
 80133e4:	460b      	mov	r3, r1
 80133e6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	78fa      	ldrb	r2, [r7, #3]
 80133ec:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80133ee:	2300      	movs	r3, #0
}
 80133f0:	4618      	mov	r0, r3
 80133f2:	370c      	adds	r7, #12
 80133f4:	46bd      	mov	sp, r7
 80133f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133fa:	4770      	bx	lr

080133fc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80133fc:	b480      	push	{r7}
 80133fe:	b083      	sub	sp, #12
 8013400:	af00      	add	r7, sp, #0
 8013402:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801340a:	b2da      	uxtb	r2, r3
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	2204      	movs	r2, #4
 8013416:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801341a:	2300      	movs	r3, #0
}
 801341c:	4618      	mov	r0, r3
 801341e:	370c      	adds	r7, #12
 8013420:	46bd      	mov	sp, r7
 8013422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013426:	4770      	bx	lr

08013428 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013428:	b480      	push	{r7}
 801342a:	b083      	sub	sp, #12
 801342c:	af00      	add	r7, sp, #0
 801342e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013436:	b2db      	uxtb	r3, r3
 8013438:	2b04      	cmp	r3, #4
 801343a:	d106      	bne.n	801344a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013442:	b2da      	uxtb	r2, r3
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801344a:	2300      	movs	r3, #0
}
 801344c:	4618      	mov	r0, r3
 801344e:	370c      	adds	r7, #12
 8013450:	46bd      	mov	sp, r7
 8013452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013456:	4770      	bx	lr

08013458 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013458:	b580      	push	{r7, lr}
 801345a:	b082      	sub	sp, #8
 801345c:	af00      	add	r7, sp, #0
 801345e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013466:	2b00      	cmp	r3, #0
 8013468:	d101      	bne.n	801346e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 801346a:	2303      	movs	r3, #3
 801346c:	e012      	b.n	8013494 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013474:	b2db      	uxtb	r3, r3
 8013476:	2b03      	cmp	r3, #3
 8013478:	d10b      	bne.n	8013492 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013480:	69db      	ldr	r3, [r3, #28]
 8013482:	2b00      	cmp	r3, #0
 8013484:	d005      	beq.n	8013492 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801348c:	69db      	ldr	r3, [r3, #28]
 801348e:	6878      	ldr	r0, [r7, #4]
 8013490:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013492:	2300      	movs	r3, #0
}
 8013494:	4618      	mov	r0, r3
 8013496:	3708      	adds	r7, #8
 8013498:	46bd      	mov	sp, r7
 801349a:	bd80      	pop	{r7, pc}

0801349c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801349c:	b480      	push	{r7}
 801349e:	b087      	sub	sp, #28
 80134a0:	af00      	add	r7, sp, #0
 80134a2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80134a8:	697b      	ldr	r3, [r7, #20]
 80134aa:	781b      	ldrb	r3, [r3, #0]
 80134ac:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80134ae:	697b      	ldr	r3, [r7, #20]
 80134b0:	3301      	adds	r3, #1
 80134b2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80134b4:	697b      	ldr	r3, [r7, #20]
 80134b6:	781b      	ldrb	r3, [r3, #0]
 80134b8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80134ba:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80134be:	021b      	lsls	r3, r3, #8
 80134c0:	b21a      	sxth	r2, r3
 80134c2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80134c6:	4313      	orrs	r3, r2
 80134c8:	b21b      	sxth	r3, r3
 80134ca:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80134cc:	89fb      	ldrh	r3, [r7, #14]
}
 80134ce:	4618      	mov	r0, r3
 80134d0:	371c      	adds	r7, #28
 80134d2:	46bd      	mov	sp, r7
 80134d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134d8:	4770      	bx	lr
	...

080134dc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80134dc:	b580      	push	{r7, lr}
 80134de:	b084      	sub	sp, #16
 80134e0:	af00      	add	r7, sp, #0
 80134e2:	6078      	str	r0, [r7, #4]
 80134e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80134e6:	2300      	movs	r3, #0
 80134e8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80134ea:	683b      	ldr	r3, [r7, #0]
 80134ec:	781b      	ldrb	r3, [r3, #0]
 80134ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80134f2:	2b40      	cmp	r3, #64	@ 0x40
 80134f4:	d005      	beq.n	8013502 <USBD_StdDevReq+0x26>
 80134f6:	2b40      	cmp	r3, #64	@ 0x40
 80134f8:	d853      	bhi.n	80135a2 <USBD_StdDevReq+0xc6>
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d00b      	beq.n	8013516 <USBD_StdDevReq+0x3a>
 80134fe:	2b20      	cmp	r3, #32
 8013500:	d14f      	bne.n	80135a2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013508:	689b      	ldr	r3, [r3, #8]
 801350a:	6839      	ldr	r1, [r7, #0]
 801350c:	6878      	ldr	r0, [r7, #4]
 801350e:	4798      	blx	r3
 8013510:	4603      	mov	r3, r0
 8013512:	73fb      	strb	r3, [r7, #15]
      break;
 8013514:	e04a      	b.n	80135ac <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013516:	683b      	ldr	r3, [r7, #0]
 8013518:	785b      	ldrb	r3, [r3, #1]
 801351a:	2b09      	cmp	r3, #9
 801351c:	d83b      	bhi.n	8013596 <USBD_StdDevReq+0xba>
 801351e:	a201      	add	r2, pc, #4	@ (adr r2, 8013524 <USBD_StdDevReq+0x48>)
 8013520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013524:	08013579 	.word	0x08013579
 8013528:	0801358d 	.word	0x0801358d
 801352c:	08013597 	.word	0x08013597
 8013530:	08013583 	.word	0x08013583
 8013534:	08013597 	.word	0x08013597
 8013538:	08013557 	.word	0x08013557
 801353c:	0801354d 	.word	0x0801354d
 8013540:	08013597 	.word	0x08013597
 8013544:	0801356f 	.word	0x0801356f
 8013548:	08013561 	.word	0x08013561
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801354c:	6839      	ldr	r1, [r7, #0]
 801354e:	6878      	ldr	r0, [r7, #4]
 8013550:	f000 f9de 	bl	8013910 <USBD_GetDescriptor>
          break;
 8013554:	e024      	b.n	80135a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013556:	6839      	ldr	r1, [r7, #0]
 8013558:	6878      	ldr	r0, [r7, #4]
 801355a:	f000 fb6d 	bl	8013c38 <USBD_SetAddress>
          break;
 801355e:	e01f      	b.n	80135a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013560:	6839      	ldr	r1, [r7, #0]
 8013562:	6878      	ldr	r0, [r7, #4]
 8013564:	f000 fbac 	bl	8013cc0 <USBD_SetConfig>
 8013568:	4603      	mov	r3, r0
 801356a:	73fb      	strb	r3, [r7, #15]
          break;
 801356c:	e018      	b.n	80135a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801356e:	6839      	ldr	r1, [r7, #0]
 8013570:	6878      	ldr	r0, [r7, #4]
 8013572:	f000 fc4b 	bl	8013e0c <USBD_GetConfig>
          break;
 8013576:	e013      	b.n	80135a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013578:	6839      	ldr	r1, [r7, #0]
 801357a:	6878      	ldr	r0, [r7, #4]
 801357c:	f000 fc7c 	bl	8013e78 <USBD_GetStatus>
          break;
 8013580:	e00e      	b.n	80135a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013582:	6839      	ldr	r1, [r7, #0]
 8013584:	6878      	ldr	r0, [r7, #4]
 8013586:	f000 fcab 	bl	8013ee0 <USBD_SetFeature>
          break;
 801358a:	e009      	b.n	80135a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801358c:	6839      	ldr	r1, [r7, #0]
 801358e:	6878      	ldr	r0, [r7, #4]
 8013590:	f000 fcba 	bl	8013f08 <USBD_ClrFeature>
          break;
 8013594:	e004      	b.n	80135a0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8013596:	6839      	ldr	r1, [r7, #0]
 8013598:	6878      	ldr	r0, [r7, #4]
 801359a:	f000 fd11 	bl	8013fc0 <USBD_CtlError>
          break;
 801359e:	bf00      	nop
      }
      break;
 80135a0:	e004      	b.n	80135ac <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80135a2:	6839      	ldr	r1, [r7, #0]
 80135a4:	6878      	ldr	r0, [r7, #4]
 80135a6:	f000 fd0b 	bl	8013fc0 <USBD_CtlError>
      break;
 80135aa:	bf00      	nop
  }

  return ret;
 80135ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80135ae:	4618      	mov	r0, r3
 80135b0:	3710      	adds	r7, #16
 80135b2:	46bd      	mov	sp, r7
 80135b4:	bd80      	pop	{r7, pc}
 80135b6:	bf00      	nop

080135b8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80135b8:	b580      	push	{r7, lr}
 80135ba:	b084      	sub	sp, #16
 80135bc:	af00      	add	r7, sp, #0
 80135be:	6078      	str	r0, [r7, #4]
 80135c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80135c2:	2300      	movs	r3, #0
 80135c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80135c6:	683b      	ldr	r3, [r7, #0]
 80135c8:	781b      	ldrb	r3, [r3, #0]
 80135ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80135ce:	2b40      	cmp	r3, #64	@ 0x40
 80135d0:	d005      	beq.n	80135de <USBD_StdItfReq+0x26>
 80135d2:	2b40      	cmp	r3, #64	@ 0x40
 80135d4:	d82f      	bhi.n	8013636 <USBD_StdItfReq+0x7e>
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d001      	beq.n	80135de <USBD_StdItfReq+0x26>
 80135da:	2b20      	cmp	r3, #32
 80135dc:	d12b      	bne.n	8013636 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80135e4:	b2db      	uxtb	r3, r3
 80135e6:	3b01      	subs	r3, #1
 80135e8:	2b02      	cmp	r3, #2
 80135ea:	d81d      	bhi.n	8013628 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80135ec:	683b      	ldr	r3, [r7, #0]
 80135ee:	889b      	ldrh	r3, [r3, #4]
 80135f0:	b2db      	uxtb	r3, r3
 80135f2:	2b01      	cmp	r3, #1
 80135f4:	d813      	bhi.n	801361e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80135fc:	689b      	ldr	r3, [r3, #8]
 80135fe:	6839      	ldr	r1, [r7, #0]
 8013600:	6878      	ldr	r0, [r7, #4]
 8013602:	4798      	blx	r3
 8013604:	4603      	mov	r3, r0
 8013606:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013608:	683b      	ldr	r3, [r7, #0]
 801360a:	88db      	ldrh	r3, [r3, #6]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d110      	bne.n	8013632 <USBD_StdItfReq+0x7a>
 8013610:	7bfb      	ldrb	r3, [r7, #15]
 8013612:	2b00      	cmp	r3, #0
 8013614:	d10d      	bne.n	8013632 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013616:	6878      	ldr	r0, [r7, #4]
 8013618:	f000 fd9d 	bl	8014156 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801361c:	e009      	b.n	8013632 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 801361e:	6839      	ldr	r1, [r7, #0]
 8013620:	6878      	ldr	r0, [r7, #4]
 8013622:	f000 fccd 	bl	8013fc0 <USBD_CtlError>
          break;
 8013626:	e004      	b.n	8013632 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8013628:	6839      	ldr	r1, [r7, #0]
 801362a:	6878      	ldr	r0, [r7, #4]
 801362c:	f000 fcc8 	bl	8013fc0 <USBD_CtlError>
          break;
 8013630:	e000      	b.n	8013634 <USBD_StdItfReq+0x7c>
          break;
 8013632:	bf00      	nop
      }
      break;
 8013634:	e004      	b.n	8013640 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8013636:	6839      	ldr	r1, [r7, #0]
 8013638:	6878      	ldr	r0, [r7, #4]
 801363a:	f000 fcc1 	bl	8013fc0 <USBD_CtlError>
      break;
 801363e:	bf00      	nop
  }

  return ret;
 8013640:	7bfb      	ldrb	r3, [r7, #15]
}
 8013642:	4618      	mov	r0, r3
 8013644:	3710      	adds	r7, #16
 8013646:	46bd      	mov	sp, r7
 8013648:	bd80      	pop	{r7, pc}

0801364a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801364a:	b580      	push	{r7, lr}
 801364c:	b084      	sub	sp, #16
 801364e:	af00      	add	r7, sp, #0
 8013650:	6078      	str	r0, [r7, #4]
 8013652:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013654:	2300      	movs	r3, #0
 8013656:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8013658:	683b      	ldr	r3, [r7, #0]
 801365a:	889b      	ldrh	r3, [r3, #4]
 801365c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801365e:	683b      	ldr	r3, [r7, #0]
 8013660:	781b      	ldrb	r3, [r3, #0]
 8013662:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013666:	2b40      	cmp	r3, #64	@ 0x40
 8013668:	d007      	beq.n	801367a <USBD_StdEPReq+0x30>
 801366a:	2b40      	cmp	r3, #64	@ 0x40
 801366c:	f200 8145 	bhi.w	80138fa <USBD_StdEPReq+0x2b0>
 8013670:	2b00      	cmp	r3, #0
 8013672:	d00c      	beq.n	801368e <USBD_StdEPReq+0x44>
 8013674:	2b20      	cmp	r3, #32
 8013676:	f040 8140 	bne.w	80138fa <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013680:	689b      	ldr	r3, [r3, #8]
 8013682:	6839      	ldr	r1, [r7, #0]
 8013684:	6878      	ldr	r0, [r7, #4]
 8013686:	4798      	blx	r3
 8013688:	4603      	mov	r3, r0
 801368a:	73fb      	strb	r3, [r7, #15]
      break;
 801368c:	e13a      	b.n	8013904 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801368e:	683b      	ldr	r3, [r7, #0]
 8013690:	785b      	ldrb	r3, [r3, #1]
 8013692:	2b03      	cmp	r3, #3
 8013694:	d007      	beq.n	80136a6 <USBD_StdEPReq+0x5c>
 8013696:	2b03      	cmp	r3, #3
 8013698:	f300 8129 	bgt.w	80138ee <USBD_StdEPReq+0x2a4>
 801369c:	2b00      	cmp	r3, #0
 801369e:	d07f      	beq.n	80137a0 <USBD_StdEPReq+0x156>
 80136a0:	2b01      	cmp	r3, #1
 80136a2:	d03c      	beq.n	801371e <USBD_StdEPReq+0xd4>
 80136a4:	e123      	b.n	80138ee <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136ac:	b2db      	uxtb	r3, r3
 80136ae:	2b02      	cmp	r3, #2
 80136b0:	d002      	beq.n	80136b8 <USBD_StdEPReq+0x6e>
 80136b2:	2b03      	cmp	r3, #3
 80136b4:	d016      	beq.n	80136e4 <USBD_StdEPReq+0x9a>
 80136b6:	e02c      	b.n	8013712 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80136b8:	7bbb      	ldrb	r3, [r7, #14]
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d00d      	beq.n	80136da <USBD_StdEPReq+0x90>
 80136be:	7bbb      	ldrb	r3, [r7, #14]
 80136c0:	2b80      	cmp	r3, #128	@ 0x80
 80136c2:	d00a      	beq.n	80136da <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80136c4:	7bbb      	ldrb	r3, [r7, #14]
 80136c6:	4619      	mov	r1, r3
 80136c8:	6878      	ldr	r0, [r7, #4]
 80136ca:	f004 f97d 	bl	80179c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80136ce:	2180      	movs	r1, #128	@ 0x80
 80136d0:	6878      	ldr	r0, [r7, #4]
 80136d2:	f004 f979 	bl	80179c8 <USBD_LL_StallEP>
 80136d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80136d8:	e020      	b.n	801371c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80136da:	6839      	ldr	r1, [r7, #0]
 80136dc:	6878      	ldr	r0, [r7, #4]
 80136de:	f000 fc6f 	bl	8013fc0 <USBD_CtlError>
              break;
 80136e2:	e01b      	b.n	801371c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80136e4:	683b      	ldr	r3, [r7, #0]
 80136e6:	885b      	ldrh	r3, [r3, #2]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d10e      	bne.n	801370a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80136ec:	7bbb      	ldrb	r3, [r7, #14]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d00b      	beq.n	801370a <USBD_StdEPReq+0xc0>
 80136f2:	7bbb      	ldrb	r3, [r7, #14]
 80136f4:	2b80      	cmp	r3, #128	@ 0x80
 80136f6:	d008      	beq.n	801370a <USBD_StdEPReq+0xc0>
 80136f8:	683b      	ldr	r3, [r7, #0]
 80136fa:	88db      	ldrh	r3, [r3, #6]
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d104      	bne.n	801370a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013700:	7bbb      	ldrb	r3, [r7, #14]
 8013702:	4619      	mov	r1, r3
 8013704:	6878      	ldr	r0, [r7, #4]
 8013706:	f004 f95f 	bl	80179c8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801370a:	6878      	ldr	r0, [r7, #4]
 801370c:	f000 fd23 	bl	8014156 <USBD_CtlSendStatus>

              break;
 8013710:	e004      	b.n	801371c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8013712:	6839      	ldr	r1, [r7, #0]
 8013714:	6878      	ldr	r0, [r7, #4]
 8013716:	f000 fc53 	bl	8013fc0 <USBD_CtlError>
              break;
 801371a:	bf00      	nop
          }
          break;
 801371c:	e0ec      	b.n	80138f8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013724:	b2db      	uxtb	r3, r3
 8013726:	2b02      	cmp	r3, #2
 8013728:	d002      	beq.n	8013730 <USBD_StdEPReq+0xe6>
 801372a:	2b03      	cmp	r3, #3
 801372c:	d016      	beq.n	801375c <USBD_StdEPReq+0x112>
 801372e:	e030      	b.n	8013792 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013730:	7bbb      	ldrb	r3, [r7, #14]
 8013732:	2b00      	cmp	r3, #0
 8013734:	d00d      	beq.n	8013752 <USBD_StdEPReq+0x108>
 8013736:	7bbb      	ldrb	r3, [r7, #14]
 8013738:	2b80      	cmp	r3, #128	@ 0x80
 801373a:	d00a      	beq.n	8013752 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801373c:	7bbb      	ldrb	r3, [r7, #14]
 801373e:	4619      	mov	r1, r3
 8013740:	6878      	ldr	r0, [r7, #4]
 8013742:	f004 f941 	bl	80179c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013746:	2180      	movs	r1, #128	@ 0x80
 8013748:	6878      	ldr	r0, [r7, #4]
 801374a:	f004 f93d 	bl	80179c8 <USBD_LL_StallEP>
 801374e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013750:	e025      	b.n	801379e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8013752:	6839      	ldr	r1, [r7, #0]
 8013754:	6878      	ldr	r0, [r7, #4]
 8013756:	f000 fc33 	bl	8013fc0 <USBD_CtlError>
              break;
 801375a:	e020      	b.n	801379e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801375c:	683b      	ldr	r3, [r7, #0]
 801375e:	885b      	ldrh	r3, [r3, #2]
 8013760:	2b00      	cmp	r3, #0
 8013762:	d11b      	bne.n	801379c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013764:	7bbb      	ldrb	r3, [r7, #14]
 8013766:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801376a:	2b00      	cmp	r3, #0
 801376c:	d004      	beq.n	8013778 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801376e:	7bbb      	ldrb	r3, [r7, #14]
 8013770:	4619      	mov	r1, r3
 8013772:	6878      	ldr	r0, [r7, #4]
 8013774:	f004 f947 	bl	8017a06 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013778:	6878      	ldr	r0, [r7, #4]
 801377a:	f000 fcec 	bl	8014156 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013784:	689b      	ldr	r3, [r3, #8]
 8013786:	6839      	ldr	r1, [r7, #0]
 8013788:	6878      	ldr	r0, [r7, #4]
 801378a:	4798      	blx	r3
 801378c:	4603      	mov	r3, r0
 801378e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8013790:	e004      	b.n	801379c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8013792:	6839      	ldr	r1, [r7, #0]
 8013794:	6878      	ldr	r0, [r7, #4]
 8013796:	f000 fc13 	bl	8013fc0 <USBD_CtlError>
              break;
 801379a:	e000      	b.n	801379e <USBD_StdEPReq+0x154>
              break;
 801379c:	bf00      	nop
          }
          break;
 801379e:	e0ab      	b.n	80138f8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80137a6:	b2db      	uxtb	r3, r3
 80137a8:	2b02      	cmp	r3, #2
 80137aa:	d002      	beq.n	80137b2 <USBD_StdEPReq+0x168>
 80137ac:	2b03      	cmp	r3, #3
 80137ae:	d032      	beq.n	8013816 <USBD_StdEPReq+0x1cc>
 80137b0:	e097      	b.n	80138e2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80137b2:	7bbb      	ldrb	r3, [r7, #14]
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d007      	beq.n	80137c8 <USBD_StdEPReq+0x17e>
 80137b8:	7bbb      	ldrb	r3, [r7, #14]
 80137ba:	2b80      	cmp	r3, #128	@ 0x80
 80137bc:	d004      	beq.n	80137c8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80137be:	6839      	ldr	r1, [r7, #0]
 80137c0:	6878      	ldr	r0, [r7, #4]
 80137c2:	f000 fbfd 	bl	8013fc0 <USBD_CtlError>
                break;
 80137c6:	e091      	b.n	80138ec <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80137c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80137cc:	2b00      	cmp	r3, #0
 80137ce:	da0b      	bge.n	80137e8 <USBD_StdEPReq+0x19e>
 80137d0:	7bbb      	ldrb	r3, [r7, #14]
 80137d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80137d6:	4613      	mov	r3, r2
 80137d8:	009b      	lsls	r3, r3, #2
 80137da:	4413      	add	r3, r2
 80137dc:	009b      	lsls	r3, r3, #2
 80137de:	3310      	adds	r3, #16
 80137e0:	687a      	ldr	r2, [r7, #4]
 80137e2:	4413      	add	r3, r2
 80137e4:	3304      	adds	r3, #4
 80137e6:	e00b      	b.n	8013800 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80137e8:	7bbb      	ldrb	r3, [r7, #14]
 80137ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80137ee:	4613      	mov	r3, r2
 80137f0:	009b      	lsls	r3, r3, #2
 80137f2:	4413      	add	r3, r2
 80137f4:	009b      	lsls	r3, r3, #2
 80137f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80137fa:	687a      	ldr	r2, [r7, #4]
 80137fc:	4413      	add	r3, r2
 80137fe:	3304      	adds	r3, #4
 8013800:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013802:	68bb      	ldr	r3, [r7, #8]
 8013804:	2200      	movs	r2, #0
 8013806:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013808:	68bb      	ldr	r3, [r7, #8]
 801380a:	2202      	movs	r2, #2
 801380c:	4619      	mov	r1, r3
 801380e:	6878      	ldr	r0, [r7, #4]
 8013810:	f000 fc47 	bl	80140a2 <USBD_CtlSendData>
              break;
 8013814:	e06a      	b.n	80138ec <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013816:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801381a:	2b00      	cmp	r3, #0
 801381c:	da11      	bge.n	8013842 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801381e:	7bbb      	ldrb	r3, [r7, #14]
 8013820:	f003 020f 	and.w	r2, r3, #15
 8013824:	6879      	ldr	r1, [r7, #4]
 8013826:	4613      	mov	r3, r2
 8013828:	009b      	lsls	r3, r3, #2
 801382a:	4413      	add	r3, r2
 801382c:	009b      	lsls	r3, r3, #2
 801382e:	440b      	add	r3, r1
 8013830:	3324      	adds	r3, #36	@ 0x24
 8013832:	881b      	ldrh	r3, [r3, #0]
 8013834:	2b00      	cmp	r3, #0
 8013836:	d117      	bne.n	8013868 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8013838:	6839      	ldr	r1, [r7, #0]
 801383a:	6878      	ldr	r0, [r7, #4]
 801383c:	f000 fbc0 	bl	8013fc0 <USBD_CtlError>
                  break;
 8013840:	e054      	b.n	80138ec <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013842:	7bbb      	ldrb	r3, [r7, #14]
 8013844:	f003 020f 	and.w	r2, r3, #15
 8013848:	6879      	ldr	r1, [r7, #4]
 801384a:	4613      	mov	r3, r2
 801384c:	009b      	lsls	r3, r3, #2
 801384e:	4413      	add	r3, r2
 8013850:	009b      	lsls	r3, r3, #2
 8013852:	440b      	add	r3, r1
 8013854:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013858:	881b      	ldrh	r3, [r3, #0]
 801385a:	2b00      	cmp	r3, #0
 801385c:	d104      	bne.n	8013868 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801385e:	6839      	ldr	r1, [r7, #0]
 8013860:	6878      	ldr	r0, [r7, #4]
 8013862:	f000 fbad 	bl	8013fc0 <USBD_CtlError>
                  break;
 8013866:	e041      	b.n	80138ec <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013868:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801386c:	2b00      	cmp	r3, #0
 801386e:	da0b      	bge.n	8013888 <USBD_StdEPReq+0x23e>
 8013870:	7bbb      	ldrb	r3, [r7, #14]
 8013872:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013876:	4613      	mov	r3, r2
 8013878:	009b      	lsls	r3, r3, #2
 801387a:	4413      	add	r3, r2
 801387c:	009b      	lsls	r3, r3, #2
 801387e:	3310      	adds	r3, #16
 8013880:	687a      	ldr	r2, [r7, #4]
 8013882:	4413      	add	r3, r2
 8013884:	3304      	adds	r3, #4
 8013886:	e00b      	b.n	80138a0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013888:	7bbb      	ldrb	r3, [r7, #14]
 801388a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801388e:	4613      	mov	r3, r2
 8013890:	009b      	lsls	r3, r3, #2
 8013892:	4413      	add	r3, r2
 8013894:	009b      	lsls	r3, r3, #2
 8013896:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801389a:	687a      	ldr	r2, [r7, #4]
 801389c:	4413      	add	r3, r2
 801389e:	3304      	adds	r3, #4
 80138a0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80138a2:	7bbb      	ldrb	r3, [r7, #14]
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d002      	beq.n	80138ae <USBD_StdEPReq+0x264>
 80138a8:	7bbb      	ldrb	r3, [r7, #14]
 80138aa:	2b80      	cmp	r3, #128	@ 0x80
 80138ac:	d103      	bne.n	80138b6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80138ae:	68bb      	ldr	r3, [r7, #8]
 80138b0:	2200      	movs	r2, #0
 80138b2:	601a      	str	r2, [r3, #0]
 80138b4:	e00e      	b.n	80138d4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80138b6:	7bbb      	ldrb	r3, [r7, #14]
 80138b8:	4619      	mov	r1, r3
 80138ba:	6878      	ldr	r0, [r7, #4]
 80138bc:	f004 f8c2 	bl	8017a44 <USBD_LL_IsStallEP>
 80138c0:	4603      	mov	r3, r0
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d003      	beq.n	80138ce <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80138c6:	68bb      	ldr	r3, [r7, #8]
 80138c8:	2201      	movs	r2, #1
 80138ca:	601a      	str	r2, [r3, #0]
 80138cc:	e002      	b.n	80138d4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80138ce:	68bb      	ldr	r3, [r7, #8]
 80138d0:	2200      	movs	r2, #0
 80138d2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80138d4:	68bb      	ldr	r3, [r7, #8]
 80138d6:	2202      	movs	r2, #2
 80138d8:	4619      	mov	r1, r3
 80138da:	6878      	ldr	r0, [r7, #4]
 80138dc:	f000 fbe1 	bl	80140a2 <USBD_CtlSendData>
              break;
 80138e0:	e004      	b.n	80138ec <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80138e2:	6839      	ldr	r1, [r7, #0]
 80138e4:	6878      	ldr	r0, [r7, #4]
 80138e6:	f000 fb6b 	bl	8013fc0 <USBD_CtlError>
              break;
 80138ea:	bf00      	nop
          }
          break;
 80138ec:	e004      	b.n	80138f8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80138ee:	6839      	ldr	r1, [r7, #0]
 80138f0:	6878      	ldr	r0, [r7, #4]
 80138f2:	f000 fb65 	bl	8013fc0 <USBD_CtlError>
          break;
 80138f6:	bf00      	nop
      }
      break;
 80138f8:	e004      	b.n	8013904 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80138fa:	6839      	ldr	r1, [r7, #0]
 80138fc:	6878      	ldr	r0, [r7, #4]
 80138fe:	f000 fb5f 	bl	8013fc0 <USBD_CtlError>
      break;
 8013902:	bf00      	nop
  }

  return ret;
 8013904:	7bfb      	ldrb	r3, [r7, #15]
}
 8013906:	4618      	mov	r0, r3
 8013908:	3710      	adds	r7, #16
 801390a:	46bd      	mov	sp, r7
 801390c:	bd80      	pop	{r7, pc}
	...

08013910 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013910:	b580      	push	{r7, lr}
 8013912:	b084      	sub	sp, #16
 8013914:	af00      	add	r7, sp, #0
 8013916:	6078      	str	r0, [r7, #4]
 8013918:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801391a:	2300      	movs	r3, #0
 801391c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801391e:	2300      	movs	r3, #0
 8013920:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8013922:	2300      	movs	r3, #0
 8013924:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8013926:	683b      	ldr	r3, [r7, #0]
 8013928:	885b      	ldrh	r3, [r3, #2]
 801392a:	0a1b      	lsrs	r3, r3, #8
 801392c:	b29b      	uxth	r3, r3
 801392e:	3b01      	subs	r3, #1
 8013930:	2b0e      	cmp	r3, #14
 8013932:	f200 8152 	bhi.w	8013bda <USBD_GetDescriptor+0x2ca>
 8013936:	a201      	add	r2, pc, #4	@ (adr r2, 801393c <USBD_GetDescriptor+0x2c>)
 8013938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801393c:	080139ad 	.word	0x080139ad
 8013940:	080139c5 	.word	0x080139c5
 8013944:	08013a05 	.word	0x08013a05
 8013948:	08013bdb 	.word	0x08013bdb
 801394c:	08013bdb 	.word	0x08013bdb
 8013950:	08013b7b 	.word	0x08013b7b
 8013954:	08013ba7 	.word	0x08013ba7
 8013958:	08013bdb 	.word	0x08013bdb
 801395c:	08013bdb 	.word	0x08013bdb
 8013960:	08013bdb 	.word	0x08013bdb
 8013964:	08013bdb 	.word	0x08013bdb
 8013968:	08013bdb 	.word	0x08013bdb
 801396c:	08013bdb 	.word	0x08013bdb
 8013970:	08013bdb 	.word	0x08013bdb
 8013974:	08013979 	.word	0x08013979
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801397e:	69db      	ldr	r3, [r3, #28]
 8013980:	2b00      	cmp	r3, #0
 8013982:	d00b      	beq.n	801399c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801398a:	69db      	ldr	r3, [r3, #28]
 801398c:	687a      	ldr	r2, [r7, #4]
 801398e:	7c12      	ldrb	r2, [r2, #16]
 8013990:	f107 0108 	add.w	r1, r7, #8
 8013994:	4610      	mov	r0, r2
 8013996:	4798      	blx	r3
 8013998:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801399a:	e126      	b.n	8013bea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801399c:	6839      	ldr	r1, [r7, #0]
 801399e:	6878      	ldr	r0, [r7, #4]
 80139a0:	f000 fb0e 	bl	8013fc0 <USBD_CtlError>
        err++;
 80139a4:	7afb      	ldrb	r3, [r7, #11]
 80139a6:	3301      	adds	r3, #1
 80139a8:	72fb      	strb	r3, [r7, #11]
      break;
 80139aa:	e11e      	b.n	8013bea <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	687a      	ldr	r2, [r7, #4]
 80139b6:	7c12      	ldrb	r2, [r2, #16]
 80139b8:	f107 0108 	add.w	r1, r7, #8
 80139bc:	4610      	mov	r0, r2
 80139be:	4798      	blx	r3
 80139c0:	60f8      	str	r0, [r7, #12]
      break;
 80139c2:	e112      	b.n	8013bea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	7c1b      	ldrb	r3, [r3, #16]
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d10d      	bne.n	80139e8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80139d4:	f107 0208 	add.w	r2, r7, #8
 80139d8:	4610      	mov	r0, r2
 80139da:	4798      	blx	r3
 80139dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80139de:	68fb      	ldr	r3, [r7, #12]
 80139e0:	3301      	adds	r3, #1
 80139e2:	2202      	movs	r2, #2
 80139e4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80139e6:	e100      	b.n	8013bea <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139f0:	f107 0208 	add.w	r2, r7, #8
 80139f4:	4610      	mov	r0, r2
 80139f6:	4798      	blx	r3
 80139f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80139fa:	68fb      	ldr	r3, [r7, #12]
 80139fc:	3301      	adds	r3, #1
 80139fe:	2202      	movs	r2, #2
 8013a00:	701a      	strb	r2, [r3, #0]
      break;
 8013a02:	e0f2      	b.n	8013bea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013a04:	683b      	ldr	r3, [r7, #0]
 8013a06:	885b      	ldrh	r3, [r3, #2]
 8013a08:	b2db      	uxtb	r3, r3
 8013a0a:	2b05      	cmp	r3, #5
 8013a0c:	f200 80ac 	bhi.w	8013b68 <USBD_GetDescriptor+0x258>
 8013a10:	a201      	add	r2, pc, #4	@ (adr r2, 8013a18 <USBD_GetDescriptor+0x108>)
 8013a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a16:	bf00      	nop
 8013a18:	08013a31 	.word	0x08013a31
 8013a1c:	08013a65 	.word	0x08013a65
 8013a20:	08013a99 	.word	0x08013a99
 8013a24:	08013acd 	.word	0x08013acd
 8013a28:	08013b01 	.word	0x08013b01
 8013a2c:	08013b35 	.word	0x08013b35
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013a36:	685b      	ldr	r3, [r3, #4]
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d00b      	beq.n	8013a54 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013a42:	685b      	ldr	r3, [r3, #4]
 8013a44:	687a      	ldr	r2, [r7, #4]
 8013a46:	7c12      	ldrb	r2, [r2, #16]
 8013a48:	f107 0108 	add.w	r1, r7, #8
 8013a4c:	4610      	mov	r0, r2
 8013a4e:	4798      	blx	r3
 8013a50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013a52:	e091      	b.n	8013b78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013a54:	6839      	ldr	r1, [r7, #0]
 8013a56:	6878      	ldr	r0, [r7, #4]
 8013a58:	f000 fab2 	bl	8013fc0 <USBD_CtlError>
            err++;
 8013a5c:	7afb      	ldrb	r3, [r7, #11]
 8013a5e:	3301      	adds	r3, #1
 8013a60:	72fb      	strb	r3, [r7, #11]
          break;
 8013a62:	e089      	b.n	8013b78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013a6a:	689b      	ldr	r3, [r3, #8]
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d00b      	beq.n	8013a88 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013a76:	689b      	ldr	r3, [r3, #8]
 8013a78:	687a      	ldr	r2, [r7, #4]
 8013a7a:	7c12      	ldrb	r2, [r2, #16]
 8013a7c:	f107 0108 	add.w	r1, r7, #8
 8013a80:	4610      	mov	r0, r2
 8013a82:	4798      	blx	r3
 8013a84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013a86:	e077      	b.n	8013b78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013a88:	6839      	ldr	r1, [r7, #0]
 8013a8a:	6878      	ldr	r0, [r7, #4]
 8013a8c:	f000 fa98 	bl	8013fc0 <USBD_CtlError>
            err++;
 8013a90:	7afb      	ldrb	r3, [r7, #11]
 8013a92:	3301      	adds	r3, #1
 8013a94:	72fb      	strb	r3, [r7, #11]
          break;
 8013a96:	e06f      	b.n	8013b78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013a9e:	68db      	ldr	r3, [r3, #12]
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d00b      	beq.n	8013abc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013aaa:	68db      	ldr	r3, [r3, #12]
 8013aac:	687a      	ldr	r2, [r7, #4]
 8013aae:	7c12      	ldrb	r2, [r2, #16]
 8013ab0:	f107 0108 	add.w	r1, r7, #8
 8013ab4:	4610      	mov	r0, r2
 8013ab6:	4798      	blx	r3
 8013ab8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013aba:	e05d      	b.n	8013b78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013abc:	6839      	ldr	r1, [r7, #0]
 8013abe:	6878      	ldr	r0, [r7, #4]
 8013ac0:	f000 fa7e 	bl	8013fc0 <USBD_CtlError>
            err++;
 8013ac4:	7afb      	ldrb	r3, [r7, #11]
 8013ac6:	3301      	adds	r3, #1
 8013ac8:	72fb      	strb	r3, [r7, #11]
          break;
 8013aca:	e055      	b.n	8013b78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013ad2:	691b      	ldr	r3, [r3, #16]
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d00b      	beq.n	8013af0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013ade:	691b      	ldr	r3, [r3, #16]
 8013ae0:	687a      	ldr	r2, [r7, #4]
 8013ae2:	7c12      	ldrb	r2, [r2, #16]
 8013ae4:	f107 0108 	add.w	r1, r7, #8
 8013ae8:	4610      	mov	r0, r2
 8013aea:	4798      	blx	r3
 8013aec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013aee:	e043      	b.n	8013b78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013af0:	6839      	ldr	r1, [r7, #0]
 8013af2:	6878      	ldr	r0, [r7, #4]
 8013af4:	f000 fa64 	bl	8013fc0 <USBD_CtlError>
            err++;
 8013af8:	7afb      	ldrb	r3, [r7, #11]
 8013afa:	3301      	adds	r3, #1
 8013afc:	72fb      	strb	r3, [r7, #11]
          break;
 8013afe:	e03b      	b.n	8013b78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013b06:	695b      	ldr	r3, [r3, #20]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d00b      	beq.n	8013b24 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013b12:	695b      	ldr	r3, [r3, #20]
 8013b14:	687a      	ldr	r2, [r7, #4]
 8013b16:	7c12      	ldrb	r2, [r2, #16]
 8013b18:	f107 0108 	add.w	r1, r7, #8
 8013b1c:	4610      	mov	r0, r2
 8013b1e:	4798      	blx	r3
 8013b20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013b22:	e029      	b.n	8013b78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013b24:	6839      	ldr	r1, [r7, #0]
 8013b26:	6878      	ldr	r0, [r7, #4]
 8013b28:	f000 fa4a 	bl	8013fc0 <USBD_CtlError>
            err++;
 8013b2c:	7afb      	ldrb	r3, [r7, #11]
 8013b2e:	3301      	adds	r3, #1
 8013b30:	72fb      	strb	r3, [r7, #11]
          break;
 8013b32:	e021      	b.n	8013b78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013b3a:	699b      	ldr	r3, [r3, #24]
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d00b      	beq.n	8013b58 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013b46:	699b      	ldr	r3, [r3, #24]
 8013b48:	687a      	ldr	r2, [r7, #4]
 8013b4a:	7c12      	ldrb	r2, [r2, #16]
 8013b4c:	f107 0108 	add.w	r1, r7, #8
 8013b50:	4610      	mov	r0, r2
 8013b52:	4798      	blx	r3
 8013b54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013b56:	e00f      	b.n	8013b78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013b58:	6839      	ldr	r1, [r7, #0]
 8013b5a:	6878      	ldr	r0, [r7, #4]
 8013b5c:	f000 fa30 	bl	8013fc0 <USBD_CtlError>
            err++;
 8013b60:	7afb      	ldrb	r3, [r7, #11]
 8013b62:	3301      	adds	r3, #1
 8013b64:	72fb      	strb	r3, [r7, #11]
          break;
 8013b66:	e007      	b.n	8013b78 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013b68:	6839      	ldr	r1, [r7, #0]
 8013b6a:	6878      	ldr	r0, [r7, #4]
 8013b6c:	f000 fa28 	bl	8013fc0 <USBD_CtlError>
          err++;
 8013b70:	7afb      	ldrb	r3, [r7, #11]
 8013b72:	3301      	adds	r3, #1
 8013b74:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8013b76:	bf00      	nop
      }
      break;
 8013b78:	e037      	b.n	8013bea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	7c1b      	ldrb	r3, [r3, #16]
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d109      	bne.n	8013b96 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013b8a:	f107 0208 	add.w	r2, r7, #8
 8013b8e:	4610      	mov	r0, r2
 8013b90:	4798      	blx	r3
 8013b92:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013b94:	e029      	b.n	8013bea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013b96:	6839      	ldr	r1, [r7, #0]
 8013b98:	6878      	ldr	r0, [r7, #4]
 8013b9a:	f000 fa11 	bl	8013fc0 <USBD_CtlError>
        err++;
 8013b9e:	7afb      	ldrb	r3, [r7, #11]
 8013ba0:	3301      	adds	r3, #1
 8013ba2:	72fb      	strb	r3, [r7, #11]
      break;
 8013ba4:	e021      	b.n	8013bea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	7c1b      	ldrb	r3, [r3, #16]
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d10d      	bne.n	8013bca <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013bb6:	f107 0208 	add.w	r2, r7, #8
 8013bba:	4610      	mov	r0, r2
 8013bbc:	4798      	blx	r3
 8013bbe:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	3301      	adds	r3, #1
 8013bc4:	2207      	movs	r2, #7
 8013bc6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013bc8:	e00f      	b.n	8013bea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013bca:	6839      	ldr	r1, [r7, #0]
 8013bcc:	6878      	ldr	r0, [r7, #4]
 8013bce:	f000 f9f7 	bl	8013fc0 <USBD_CtlError>
        err++;
 8013bd2:	7afb      	ldrb	r3, [r7, #11]
 8013bd4:	3301      	adds	r3, #1
 8013bd6:	72fb      	strb	r3, [r7, #11]
      break;
 8013bd8:	e007      	b.n	8013bea <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8013bda:	6839      	ldr	r1, [r7, #0]
 8013bdc:	6878      	ldr	r0, [r7, #4]
 8013bde:	f000 f9ef 	bl	8013fc0 <USBD_CtlError>
      err++;
 8013be2:	7afb      	ldrb	r3, [r7, #11]
 8013be4:	3301      	adds	r3, #1
 8013be6:	72fb      	strb	r3, [r7, #11]
      break;
 8013be8:	bf00      	nop
  }

  if (err != 0U)
 8013bea:	7afb      	ldrb	r3, [r7, #11]
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d11e      	bne.n	8013c2e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8013bf0:	683b      	ldr	r3, [r7, #0]
 8013bf2:	88db      	ldrh	r3, [r3, #6]
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	d016      	beq.n	8013c26 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8013bf8:	893b      	ldrh	r3, [r7, #8]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d00e      	beq.n	8013c1c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8013bfe:	683b      	ldr	r3, [r7, #0]
 8013c00:	88da      	ldrh	r2, [r3, #6]
 8013c02:	893b      	ldrh	r3, [r7, #8]
 8013c04:	4293      	cmp	r3, r2
 8013c06:	bf28      	it	cs
 8013c08:	4613      	movcs	r3, r2
 8013c0a:	b29b      	uxth	r3, r3
 8013c0c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8013c0e:	893b      	ldrh	r3, [r7, #8]
 8013c10:	461a      	mov	r2, r3
 8013c12:	68f9      	ldr	r1, [r7, #12]
 8013c14:	6878      	ldr	r0, [r7, #4]
 8013c16:	f000 fa44 	bl	80140a2 <USBD_CtlSendData>
 8013c1a:	e009      	b.n	8013c30 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8013c1c:	6839      	ldr	r1, [r7, #0]
 8013c1e:	6878      	ldr	r0, [r7, #4]
 8013c20:	f000 f9ce 	bl	8013fc0 <USBD_CtlError>
 8013c24:	e004      	b.n	8013c30 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8013c26:	6878      	ldr	r0, [r7, #4]
 8013c28:	f000 fa95 	bl	8014156 <USBD_CtlSendStatus>
 8013c2c:	e000      	b.n	8013c30 <USBD_GetDescriptor+0x320>
    return;
 8013c2e:	bf00      	nop
  }
}
 8013c30:	3710      	adds	r7, #16
 8013c32:	46bd      	mov	sp, r7
 8013c34:	bd80      	pop	{r7, pc}
 8013c36:	bf00      	nop

08013c38 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c38:	b580      	push	{r7, lr}
 8013c3a:	b084      	sub	sp, #16
 8013c3c:	af00      	add	r7, sp, #0
 8013c3e:	6078      	str	r0, [r7, #4]
 8013c40:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8013c42:	683b      	ldr	r3, [r7, #0]
 8013c44:	889b      	ldrh	r3, [r3, #4]
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	d131      	bne.n	8013cae <USBD_SetAddress+0x76>
 8013c4a:	683b      	ldr	r3, [r7, #0]
 8013c4c:	88db      	ldrh	r3, [r3, #6]
 8013c4e:	2b00      	cmp	r3, #0
 8013c50:	d12d      	bne.n	8013cae <USBD_SetAddress+0x76>
 8013c52:	683b      	ldr	r3, [r7, #0]
 8013c54:	885b      	ldrh	r3, [r3, #2]
 8013c56:	2b7f      	cmp	r3, #127	@ 0x7f
 8013c58:	d829      	bhi.n	8013cae <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013c5a:	683b      	ldr	r3, [r7, #0]
 8013c5c:	885b      	ldrh	r3, [r3, #2]
 8013c5e:	b2db      	uxtb	r3, r3
 8013c60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013c64:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c6c:	b2db      	uxtb	r3, r3
 8013c6e:	2b03      	cmp	r3, #3
 8013c70:	d104      	bne.n	8013c7c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013c72:	6839      	ldr	r1, [r7, #0]
 8013c74:	6878      	ldr	r0, [r7, #4]
 8013c76:	f000 f9a3 	bl	8013fc0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013c7a:	e01d      	b.n	8013cb8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	7bfa      	ldrb	r2, [r7, #15]
 8013c80:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013c84:	7bfb      	ldrb	r3, [r7, #15]
 8013c86:	4619      	mov	r1, r3
 8013c88:	6878      	ldr	r0, [r7, #4]
 8013c8a:	f003 ff07 	bl	8017a9c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8013c8e:	6878      	ldr	r0, [r7, #4]
 8013c90:	f000 fa61 	bl	8014156 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013c94:	7bfb      	ldrb	r3, [r7, #15]
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d004      	beq.n	8013ca4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	2202      	movs	r2, #2
 8013c9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013ca2:	e009      	b.n	8013cb8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	2201      	movs	r2, #1
 8013ca8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013cac:	e004      	b.n	8013cb8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8013cae:	6839      	ldr	r1, [r7, #0]
 8013cb0:	6878      	ldr	r0, [r7, #4]
 8013cb2:	f000 f985 	bl	8013fc0 <USBD_CtlError>
  }
}
 8013cb6:	bf00      	nop
 8013cb8:	bf00      	nop
 8013cba:	3710      	adds	r7, #16
 8013cbc:	46bd      	mov	sp, r7
 8013cbe:	bd80      	pop	{r7, pc}

08013cc0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013cc0:	b580      	push	{r7, lr}
 8013cc2:	b084      	sub	sp, #16
 8013cc4:	af00      	add	r7, sp, #0
 8013cc6:	6078      	str	r0, [r7, #4]
 8013cc8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013cca:	2300      	movs	r3, #0
 8013ccc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8013cce:	683b      	ldr	r3, [r7, #0]
 8013cd0:	885b      	ldrh	r3, [r3, #2]
 8013cd2:	b2da      	uxtb	r2, r3
 8013cd4:	4b4c      	ldr	r3, [pc, #304]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013cd6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013cd8:	4b4b      	ldr	r3, [pc, #300]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013cda:	781b      	ldrb	r3, [r3, #0]
 8013cdc:	2b01      	cmp	r3, #1
 8013cde:	d905      	bls.n	8013cec <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8013ce0:	6839      	ldr	r1, [r7, #0]
 8013ce2:	6878      	ldr	r0, [r7, #4]
 8013ce4:	f000 f96c 	bl	8013fc0 <USBD_CtlError>
    return USBD_FAIL;
 8013ce8:	2303      	movs	r3, #3
 8013cea:	e088      	b.n	8013dfe <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013cf2:	b2db      	uxtb	r3, r3
 8013cf4:	2b02      	cmp	r3, #2
 8013cf6:	d002      	beq.n	8013cfe <USBD_SetConfig+0x3e>
 8013cf8:	2b03      	cmp	r3, #3
 8013cfa:	d025      	beq.n	8013d48 <USBD_SetConfig+0x88>
 8013cfc:	e071      	b.n	8013de2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8013cfe:	4b42      	ldr	r3, [pc, #264]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013d00:	781b      	ldrb	r3, [r3, #0]
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d01c      	beq.n	8013d40 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8013d06:	4b40      	ldr	r3, [pc, #256]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013d08:	781b      	ldrb	r3, [r3, #0]
 8013d0a:	461a      	mov	r2, r3
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013d10:	4b3d      	ldr	r3, [pc, #244]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013d12:	781b      	ldrb	r3, [r3, #0]
 8013d14:	4619      	mov	r1, r3
 8013d16:	6878      	ldr	r0, [r7, #4]
 8013d18:	f7ff f990 	bl	801303c <USBD_SetClassConfig>
 8013d1c:	4603      	mov	r3, r0
 8013d1e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8013d20:	7bfb      	ldrb	r3, [r7, #15]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d004      	beq.n	8013d30 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8013d26:	6839      	ldr	r1, [r7, #0]
 8013d28:	6878      	ldr	r0, [r7, #4]
 8013d2a:	f000 f949 	bl	8013fc0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013d2e:	e065      	b.n	8013dfc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013d30:	6878      	ldr	r0, [r7, #4]
 8013d32:	f000 fa10 	bl	8014156 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	2203      	movs	r2, #3
 8013d3a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013d3e:	e05d      	b.n	8013dfc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013d40:	6878      	ldr	r0, [r7, #4]
 8013d42:	f000 fa08 	bl	8014156 <USBD_CtlSendStatus>
      break;
 8013d46:	e059      	b.n	8013dfc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013d48:	4b2f      	ldr	r3, [pc, #188]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013d4a:	781b      	ldrb	r3, [r3, #0]
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d112      	bne.n	8013d76 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	2202      	movs	r2, #2
 8013d54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013d58:	4b2b      	ldr	r3, [pc, #172]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013d5a:	781b      	ldrb	r3, [r3, #0]
 8013d5c:	461a      	mov	r2, r3
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013d62:	4b29      	ldr	r3, [pc, #164]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013d64:	781b      	ldrb	r3, [r3, #0]
 8013d66:	4619      	mov	r1, r3
 8013d68:	6878      	ldr	r0, [r7, #4]
 8013d6a:	f7ff f983 	bl	8013074 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013d6e:	6878      	ldr	r0, [r7, #4]
 8013d70:	f000 f9f1 	bl	8014156 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013d74:	e042      	b.n	8013dfc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8013d76:	4b24      	ldr	r3, [pc, #144]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013d78:	781b      	ldrb	r3, [r3, #0]
 8013d7a:	461a      	mov	r2, r3
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	685b      	ldr	r3, [r3, #4]
 8013d80:	429a      	cmp	r2, r3
 8013d82:	d02a      	beq.n	8013dda <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	685b      	ldr	r3, [r3, #4]
 8013d88:	b2db      	uxtb	r3, r3
 8013d8a:	4619      	mov	r1, r3
 8013d8c:	6878      	ldr	r0, [r7, #4]
 8013d8e:	f7ff f971 	bl	8013074 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013d92:	4b1d      	ldr	r3, [pc, #116]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013d94:	781b      	ldrb	r3, [r3, #0]
 8013d96:	461a      	mov	r2, r3
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013d9e:	781b      	ldrb	r3, [r3, #0]
 8013da0:	4619      	mov	r1, r3
 8013da2:	6878      	ldr	r0, [r7, #4]
 8013da4:	f7ff f94a 	bl	801303c <USBD_SetClassConfig>
 8013da8:	4603      	mov	r3, r0
 8013daa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013dac:	7bfb      	ldrb	r3, [r7, #15]
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d00f      	beq.n	8013dd2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8013db2:	6839      	ldr	r1, [r7, #0]
 8013db4:	6878      	ldr	r0, [r7, #4]
 8013db6:	f000 f903 	bl	8013fc0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	685b      	ldr	r3, [r3, #4]
 8013dbe:	b2db      	uxtb	r3, r3
 8013dc0:	4619      	mov	r1, r3
 8013dc2:	6878      	ldr	r0, [r7, #4]
 8013dc4:	f7ff f956 	bl	8013074 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	2202      	movs	r2, #2
 8013dcc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013dd0:	e014      	b.n	8013dfc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013dd2:	6878      	ldr	r0, [r7, #4]
 8013dd4:	f000 f9bf 	bl	8014156 <USBD_CtlSendStatus>
      break;
 8013dd8:	e010      	b.n	8013dfc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013dda:	6878      	ldr	r0, [r7, #4]
 8013ddc:	f000 f9bb 	bl	8014156 <USBD_CtlSendStatus>
      break;
 8013de0:	e00c      	b.n	8013dfc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8013de2:	6839      	ldr	r1, [r7, #0]
 8013de4:	6878      	ldr	r0, [r7, #4]
 8013de6:	f000 f8eb 	bl	8013fc0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013dea:	4b07      	ldr	r3, [pc, #28]	@ (8013e08 <USBD_SetConfig+0x148>)
 8013dec:	781b      	ldrb	r3, [r3, #0]
 8013dee:	4619      	mov	r1, r3
 8013df0:	6878      	ldr	r0, [r7, #4]
 8013df2:	f7ff f93f 	bl	8013074 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013df6:	2303      	movs	r3, #3
 8013df8:	73fb      	strb	r3, [r7, #15]
      break;
 8013dfa:	bf00      	nop
  }

  return ret;
 8013dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8013dfe:	4618      	mov	r0, r3
 8013e00:	3710      	adds	r7, #16
 8013e02:	46bd      	mov	sp, r7
 8013e04:	bd80      	pop	{r7, pc}
 8013e06:	bf00      	nop
 8013e08:	20002991 	.word	0x20002991

08013e0c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e0c:	b580      	push	{r7, lr}
 8013e0e:	b082      	sub	sp, #8
 8013e10:	af00      	add	r7, sp, #0
 8013e12:	6078      	str	r0, [r7, #4]
 8013e14:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013e16:	683b      	ldr	r3, [r7, #0]
 8013e18:	88db      	ldrh	r3, [r3, #6]
 8013e1a:	2b01      	cmp	r3, #1
 8013e1c:	d004      	beq.n	8013e28 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8013e1e:	6839      	ldr	r1, [r7, #0]
 8013e20:	6878      	ldr	r0, [r7, #4]
 8013e22:	f000 f8cd 	bl	8013fc0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013e26:	e023      	b.n	8013e70 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013e2e:	b2db      	uxtb	r3, r3
 8013e30:	2b02      	cmp	r3, #2
 8013e32:	dc02      	bgt.n	8013e3a <USBD_GetConfig+0x2e>
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	dc03      	bgt.n	8013e40 <USBD_GetConfig+0x34>
 8013e38:	e015      	b.n	8013e66 <USBD_GetConfig+0x5a>
 8013e3a:	2b03      	cmp	r3, #3
 8013e3c:	d00b      	beq.n	8013e56 <USBD_GetConfig+0x4a>
 8013e3e:	e012      	b.n	8013e66 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	2200      	movs	r2, #0
 8013e44:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	3308      	adds	r3, #8
 8013e4a:	2201      	movs	r2, #1
 8013e4c:	4619      	mov	r1, r3
 8013e4e:	6878      	ldr	r0, [r7, #4]
 8013e50:	f000 f927 	bl	80140a2 <USBD_CtlSendData>
        break;
 8013e54:	e00c      	b.n	8013e70 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	3304      	adds	r3, #4
 8013e5a:	2201      	movs	r2, #1
 8013e5c:	4619      	mov	r1, r3
 8013e5e:	6878      	ldr	r0, [r7, #4]
 8013e60:	f000 f91f 	bl	80140a2 <USBD_CtlSendData>
        break;
 8013e64:	e004      	b.n	8013e70 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8013e66:	6839      	ldr	r1, [r7, #0]
 8013e68:	6878      	ldr	r0, [r7, #4]
 8013e6a:	f000 f8a9 	bl	8013fc0 <USBD_CtlError>
        break;
 8013e6e:	bf00      	nop
}
 8013e70:	bf00      	nop
 8013e72:	3708      	adds	r7, #8
 8013e74:	46bd      	mov	sp, r7
 8013e76:	bd80      	pop	{r7, pc}

08013e78 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e78:	b580      	push	{r7, lr}
 8013e7a:	b082      	sub	sp, #8
 8013e7c:	af00      	add	r7, sp, #0
 8013e7e:	6078      	str	r0, [r7, #4]
 8013e80:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013e88:	b2db      	uxtb	r3, r3
 8013e8a:	3b01      	subs	r3, #1
 8013e8c:	2b02      	cmp	r3, #2
 8013e8e:	d81e      	bhi.n	8013ece <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013e90:	683b      	ldr	r3, [r7, #0]
 8013e92:	88db      	ldrh	r3, [r3, #6]
 8013e94:	2b02      	cmp	r3, #2
 8013e96:	d004      	beq.n	8013ea2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013e98:	6839      	ldr	r1, [r7, #0]
 8013e9a:	6878      	ldr	r0, [r7, #4]
 8013e9c:	f000 f890 	bl	8013fc0 <USBD_CtlError>
        break;
 8013ea0:	e01a      	b.n	8013ed8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	2201      	movs	r2, #1
 8013ea6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d005      	beq.n	8013ebe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	68db      	ldr	r3, [r3, #12]
 8013eb6:	f043 0202 	orr.w	r2, r3, #2
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	330c      	adds	r3, #12
 8013ec2:	2202      	movs	r2, #2
 8013ec4:	4619      	mov	r1, r3
 8013ec6:	6878      	ldr	r0, [r7, #4]
 8013ec8:	f000 f8eb 	bl	80140a2 <USBD_CtlSendData>
      break;
 8013ecc:	e004      	b.n	8013ed8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013ece:	6839      	ldr	r1, [r7, #0]
 8013ed0:	6878      	ldr	r0, [r7, #4]
 8013ed2:	f000 f875 	bl	8013fc0 <USBD_CtlError>
      break;
 8013ed6:	bf00      	nop
  }
}
 8013ed8:	bf00      	nop
 8013eda:	3708      	adds	r7, #8
 8013edc:	46bd      	mov	sp, r7
 8013ede:	bd80      	pop	{r7, pc}

08013ee0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013ee0:	b580      	push	{r7, lr}
 8013ee2:	b082      	sub	sp, #8
 8013ee4:	af00      	add	r7, sp, #0
 8013ee6:	6078      	str	r0, [r7, #4]
 8013ee8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013eea:	683b      	ldr	r3, [r7, #0]
 8013eec:	885b      	ldrh	r3, [r3, #2]
 8013eee:	2b01      	cmp	r3, #1
 8013ef0:	d106      	bne.n	8013f00 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	2201      	movs	r2, #1
 8013ef6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013efa:	6878      	ldr	r0, [r7, #4]
 8013efc:	f000 f92b 	bl	8014156 <USBD_CtlSendStatus>
  }
}
 8013f00:	bf00      	nop
 8013f02:	3708      	adds	r7, #8
 8013f04:	46bd      	mov	sp, r7
 8013f06:	bd80      	pop	{r7, pc}

08013f08 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013f08:	b580      	push	{r7, lr}
 8013f0a:	b082      	sub	sp, #8
 8013f0c:	af00      	add	r7, sp, #0
 8013f0e:	6078      	str	r0, [r7, #4]
 8013f10:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013f18:	b2db      	uxtb	r3, r3
 8013f1a:	3b01      	subs	r3, #1
 8013f1c:	2b02      	cmp	r3, #2
 8013f1e:	d80b      	bhi.n	8013f38 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013f20:	683b      	ldr	r3, [r7, #0]
 8013f22:	885b      	ldrh	r3, [r3, #2]
 8013f24:	2b01      	cmp	r3, #1
 8013f26:	d10c      	bne.n	8013f42 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	2200      	movs	r2, #0
 8013f2c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013f30:	6878      	ldr	r0, [r7, #4]
 8013f32:	f000 f910 	bl	8014156 <USBD_CtlSendStatus>
      }
      break;
 8013f36:	e004      	b.n	8013f42 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013f38:	6839      	ldr	r1, [r7, #0]
 8013f3a:	6878      	ldr	r0, [r7, #4]
 8013f3c:	f000 f840 	bl	8013fc0 <USBD_CtlError>
      break;
 8013f40:	e000      	b.n	8013f44 <USBD_ClrFeature+0x3c>
      break;
 8013f42:	bf00      	nop
  }
}
 8013f44:	bf00      	nop
 8013f46:	3708      	adds	r7, #8
 8013f48:	46bd      	mov	sp, r7
 8013f4a:	bd80      	pop	{r7, pc}

08013f4c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013f4c:	b580      	push	{r7, lr}
 8013f4e:	b084      	sub	sp, #16
 8013f50:	af00      	add	r7, sp, #0
 8013f52:	6078      	str	r0, [r7, #4]
 8013f54:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013f56:	683b      	ldr	r3, [r7, #0]
 8013f58:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013f5a:	68fb      	ldr	r3, [r7, #12]
 8013f5c:	781a      	ldrb	r2, [r3, #0]
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013f62:	68fb      	ldr	r3, [r7, #12]
 8013f64:	3301      	adds	r3, #1
 8013f66:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013f68:	68fb      	ldr	r3, [r7, #12]
 8013f6a:	781a      	ldrb	r2, [r3, #0]
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013f70:	68fb      	ldr	r3, [r7, #12]
 8013f72:	3301      	adds	r3, #1
 8013f74:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013f76:	68f8      	ldr	r0, [r7, #12]
 8013f78:	f7ff fa90 	bl	801349c <SWAPBYTE>
 8013f7c:	4603      	mov	r3, r0
 8013f7e:	461a      	mov	r2, r3
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013f84:	68fb      	ldr	r3, [r7, #12]
 8013f86:	3301      	adds	r3, #1
 8013f88:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013f8a:	68fb      	ldr	r3, [r7, #12]
 8013f8c:	3301      	adds	r3, #1
 8013f8e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013f90:	68f8      	ldr	r0, [r7, #12]
 8013f92:	f7ff fa83 	bl	801349c <SWAPBYTE>
 8013f96:	4603      	mov	r3, r0
 8013f98:	461a      	mov	r2, r3
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013f9e:	68fb      	ldr	r3, [r7, #12]
 8013fa0:	3301      	adds	r3, #1
 8013fa2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013fa4:	68fb      	ldr	r3, [r7, #12]
 8013fa6:	3301      	adds	r3, #1
 8013fa8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013faa:	68f8      	ldr	r0, [r7, #12]
 8013fac:	f7ff fa76 	bl	801349c <SWAPBYTE>
 8013fb0:	4603      	mov	r3, r0
 8013fb2:	461a      	mov	r2, r3
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	80da      	strh	r2, [r3, #6]
}
 8013fb8:	bf00      	nop
 8013fba:	3710      	adds	r7, #16
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	bd80      	pop	{r7, pc}

08013fc0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013fc0:	b580      	push	{r7, lr}
 8013fc2:	b082      	sub	sp, #8
 8013fc4:	af00      	add	r7, sp, #0
 8013fc6:	6078      	str	r0, [r7, #4]
 8013fc8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013fca:	2180      	movs	r1, #128	@ 0x80
 8013fcc:	6878      	ldr	r0, [r7, #4]
 8013fce:	f003 fcfb 	bl	80179c8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013fd2:	2100      	movs	r1, #0
 8013fd4:	6878      	ldr	r0, [r7, #4]
 8013fd6:	f003 fcf7 	bl	80179c8 <USBD_LL_StallEP>
}
 8013fda:	bf00      	nop
 8013fdc:	3708      	adds	r7, #8
 8013fde:	46bd      	mov	sp, r7
 8013fe0:	bd80      	pop	{r7, pc}

08013fe2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013fe2:	b580      	push	{r7, lr}
 8013fe4:	b086      	sub	sp, #24
 8013fe6:	af00      	add	r7, sp, #0
 8013fe8:	60f8      	str	r0, [r7, #12]
 8013fea:	60b9      	str	r1, [r7, #8]
 8013fec:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013fee:	2300      	movs	r3, #0
 8013ff0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013ff2:	68fb      	ldr	r3, [r7, #12]
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	d036      	beq.n	8014066 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8013ff8:	68fb      	ldr	r3, [r7, #12]
 8013ffa:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8013ffc:	6938      	ldr	r0, [r7, #16]
 8013ffe:	f000 f836 	bl	801406e <USBD_GetLen>
 8014002:	4603      	mov	r3, r0
 8014004:	3301      	adds	r3, #1
 8014006:	b29b      	uxth	r3, r3
 8014008:	005b      	lsls	r3, r3, #1
 801400a:	b29a      	uxth	r2, r3
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8014010:	7dfb      	ldrb	r3, [r7, #23]
 8014012:	68ba      	ldr	r2, [r7, #8]
 8014014:	4413      	add	r3, r2
 8014016:	687a      	ldr	r2, [r7, #4]
 8014018:	7812      	ldrb	r2, [r2, #0]
 801401a:	701a      	strb	r2, [r3, #0]
  idx++;
 801401c:	7dfb      	ldrb	r3, [r7, #23]
 801401e:	3301      	adds	r3, #1
 8014020:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8014022:	7dfb      	ldrb	r3, [r7, #23]
 8014024:	68ba      	ldr	r2, [r7, #8]
 8014026:	4413      	add	r3, r2
 8014028:	2203      	movs	r2, #3
 801402a:	701a      	strb	r2, [r3, #0]
  idx++;
 801402c:	7dfb      	ldrb	r3, [r7, #23]
 801402e:	3301      	adds	r3, #1
 8014030:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8014032:	e013      	b.n	801405c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8014034:	7dfb      	ldrb	r3, [r7, #23]
 8014036:	68ba      	ldr	r2, [r7, #8]
 8014038:	4413      	add	r3, r2
 801403a:	693a      	ldr	r2, [r7, #16]
 801403c:	7812      	ldrb	r2, [r2, #0]
 801403e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8014040:	693b      	ldr	r3, [r7, #16]
 8014042:	3301      	adds	r3, #1
 8014044:	613b      	str	r3, [r7, #16]
    idx++;
 8014046:	7dfb      	ldrb	r3, [r7, #23]
 8014048:	3301      	adds	r3, #1
 801404a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801404c:	7dfb      	ldrb	r3, [r7, #23]
 801404e:	68ba      	ldr	r2, [r7, #8]
 8014050:	4413      	add	r3, r2
 8014052:	2200      	movs	r2, #0
 8014054:	701a      	strb	r2, [r3, #0]
    idx++;
 8014056:	7dfb      	ldrb	r3, [r7, #23]
 8014058:	3301      	adds	r3, #1
 801405a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801405c:	693b      	ldr	r3, [r7, #16]
 801405e:	781b      	ldrb	r3, [r3, #0]
 8014060:	2b00      	cmp	r3, #0
 8014062:	d1e7      	bne.n	8014034 <USBD_GetString+0x52>
 8014064:	e000      	b.n	8014068 <USBD_GetString+0x86>
    return;
 8014066:	bf00      	nop
  }
}
 8014068:	3718      	adds	r7, #24
 801406a:	46bd      	mov	sp, r7
 801406c:	bd80      	pop	{r7, pc}

0801406e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801406e:	b480      	push	{r7}
 8014070:	b085      	sub	sp, #20
 8014072:	af00      	add	r7, sp, #0
 8014074:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014076:	2300      	movs	r3, #0
 8014078:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801407e:	e005      	b.n	801408c <USBD_GetLen+0x1e>
  {
    len++;
 8014080:	7bfb      	ldrb	r3, [r7, #15]
 8014082:	3301      	adds	r3, #1
 8014084:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8014086:	68bb      	ldr	r3, [r7, #8]
 8014088:	3301      	adds	r3, #1
 801408a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801408c:	68bb      	ldr	r3, [r7, #8]
 801408e:	781b      	ldrb	r3, [r3, #0]
 8014090:	2b00      	cmp	r3, #0
 8014092:	d1f5      	bne.n	8014080 <USBD_GetLen+0x12>
  }

  return len;
 8014094:	7bfb      	ldrb	r3, [r7, #15]
}
 8014096:	4618      	mov	r0, r3
 8014098:	3714      	adds	r7, #20
 801409a:	46bd      	mov	sp, r7
 801409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a0:	4770      	bx	lr

080140a2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80140a2:	b580      	push	{r7, lr}
 80140a4:	b084      	sub	sp, #16
 80140a6:	af00      	add	r7, sp, #0
 80140a8:	60f8      	str	r0, [r7, #12]
 80140aa:	60b9      	str	r1, [r7, #8]
 80140ac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	2202      	movs	r2, #2
 80140b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80140b6:	68fb      	ldr	r3, [r7, #12]
 80140b8:	687a      	ldr	r2, [r7, #4]
 80140ba:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	687a      	ldr	r2, [r7, #4]
 80140c0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	68ba      	ldr	r2, [r7, #8]
 80140c6:	2100      	movs	r1, #0
 80140c8:	68f8      	ldr	r0, [r7, #12]
 80140ca:	f003 fd06 	bl	8017ada <USBD_LL_Transmit>

  return USBD_OK;
 80140ce:	2300      	movs	r3, #0
}
 80140d0:	4618      	mov	r0, r3
 80140d2:	3710      	adds	r7, #16
 80140d4:	46bd      	mov	sp, r7
 80140d6:	bd80      	pop	{r7, pc}

080140d8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80140d8:	b580      	push	{r7, lr}
 80140da:	b084      	sub	sp, #16
 80140dc:	af00      	add	r7, sp, #0
 80140de:	60f8      	str	r0, [r7, #12]
 80140e0:	60b9      	str	r1, [r7, #8]
 80140e2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	68ba      	ldr	r2, [r7, #8]
 80140e8:	2100      	movs	r1, #0
 80140ea:	68f8      	ldr	r0, [r7, #12]
 80140ec:	f003 fcf5 	bl	8017ada <USBD_LL_Transmit>

  return USBD_OK;
 80140f0:	2300      	movs	r3, #0
}
 80140f2:	4618      	mov	r0, r3
 80140f4:	3710      	adds	r7, #16
 80140f6:	46bd      	mov	sp, r7
 80140f8:	bd80      	pop	{r7, pc}

080140fa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80140fa:	b580      	push	{r7, lr}
 80140fc:	b084      	sub	sp, #16
 80140fe:	af00      	add	r7, sp, #0
 8014100:	60f8      	str	r0, [r7, #12]
 8014102:	60b9      	str	r1, [r7, #8]
 8014104:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	2203      	movs	r2, #3
 801410a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801410e:	68fb      	ldr	r3, [r7, #12]
 8014110:	687a      	ldr	r2, [r7, #4]
 8014112:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8014116:	68fb      	ldr	r3, [r7, #12]
 8014118:	687a      	ldr	r2, [r7, #4]
 801411a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	68ba      	ldr	r2, [r7, #8]
 8014122:	2100      	movs	r1, #0
 8014124:	68f8      	ldr	r0, [r7, #12]
 8014126:	f003 fcf9 	bl	8017b1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801412a:	2300      	movs	r3, #0
}
 801412c:	4618      	mov	r0, r3
 801412e:	3710      	adds	r7, #16
 8014130:	46bd      	mov	sp, r7
 8014132:	bd80      	pop	{r7, pc}

08014134 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8014134:	b580      	push	{r7, lr}
 8014136:	b084      	sub	sp, #16
 8014138:	af00      	add	r7, sp, #0
 801413a:	60f8      	str	r0, [r7, #12]
 801413c:	60b9      	str	r1, [r7, #8]
 801413e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	68ba      	ldr	r2, [r7, #8]
 8014144:	2100      	movs	r1, #0
 8014146:	68f8      	ldr	r0, [r7, #12]
 8014148:	f003 fce8 	bl	8017b1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801414c:	2300      	movs	r3, #0
}
 801414e:	4618      	mov	r0, r3
 8014150:	3710      	adds	r7, #16
 8014152:	46bd      	mov	sp, r7
 8014154:	bd80      	pop	{r7, pc}

08014156 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014156:	b580      	push	{r7, lr}
 8014158:	b082      	sub	sp, #8
 801415a:	af00      	add	r7, sp, #0
 801415c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	2204      	movs	r2, #4
 8014162:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014166:	2300      	movs	r3, #0
 8014168:	2200      	movs	r2, #0
 801416a:	2100      	movs	r1, #0
 801416c:	6878      	ldr	r0, [r7, #4]
 801416e:	f003 fcb4 	bl	8017ada <USBD_LL_Transmit>

  return USBD_OK;
 8014172:	2300      	movs	r3, #0
}
 8014174:	4618      	mov	r0, r3
 8014176:	3708      	adds	r7, #8
 8014178:	46bd      	mov	sp, r7
 801417a:	bd80      	pop	{r7, pc}

0801417c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801417c:	b580      	push	{r7, lr}
 801417e:	b082      	sub	sp, #8
 8014180:	af00      	add	r7, sp, #0
 8014182:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	2205      	movs	r2, #5
 8014188:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801418c:	2300      	movs	r3, #0
 801418e:	2200      	movs	r2, #0
 8014190:	2100      	movs	r1, #0
 8014192:	6878      	ldr	r0, [r7, #4]
 8014194:	f003 fcc2 	bl	8017b1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014198:	2300      	movs	r3, #0
}
 801419a:	4618      	mov	r0, r3
 801419c:	3708      	adds	r7, #8
 801419e:	46bd      	mov	sp, r7
 80141a0:	bd80      	pop	{r7, pc}
	...

080141a4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80141a4:	b580      	push	{r7, lr}
 80141a6:	b084      	sub	sp, #16
 80141a8:	af00      	add	r7, sp, #0
 80141aa:	4603      	mov	r3, r0
 80141ac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80141ae:	79fb      	ldrb	r3, [r7, #7]
 80141b0:	4a08      	ldr	r2, [pc, #32]	@ (80141d4 <disk_status+0x30>)
 80141b2:	009b      	lsls	r3, r3, #2
 80141b4:	4413      	add	r3, r2
 80141b6:	685b      	ldr	r3, [r3, #4]
 80141b8:	685b      	ldr	r3, [r3, #4]
 80141ba:	79fa      	ldrb	r2, [r7, #7]
 80141bc:	4905      	ldr	r1, [pc, #20]	@ (80141d4 <disk_status+0x30>)
 80141be:	440a      	add	r2, r1
 80141c0:	7a12      	ldrb	r2, [r2, #8]
 80141c2:	4610      	mov	r0, r2
 80141c4:	4798      	blx	r3
 80141c6:	4603      	mov	r3, r0
 80141c8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80141ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80141cc:	4618      	mov	r0, r3
 80141ce:	3710      	adds	r7, #16
 80141d0:	46bd      	mov	sp, r7
 80141d2:	bd80      	pop	{r7, pc}
 80141d4:	20002bbc 	.word	0x20002bbc

080141d8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80141d8:	b580      	push	{r7, lr}
 80141da:	b084      	sub	sp, #16
 80141dc:	af00      	add	r7, sp, #0
 80141de:	4603      	mov	r3, r0
 80141e0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80141e2:	2300      	movs	r3, #0
 80141e4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80141e6:	79fb      	ldrb	r3, [r7, #7]
 80141e8:	4a0d      	ldr	r2, [pc, #52]	@ (8014220 <disk_initialize+0x48>)
 80141ea:	5cd3      	ldrb	r3, [r2, r3]
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	d111      	bne.n	8014214 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80141f0:	79fb      	ldrb	r3, [r7, #7]
 80141f2:	4a0b      	ldr	r2, [pc, #44]	@ (8014220 <disk_initialize+0x48>)
 80141f4:	2101      	movs	r1, #1
 80141f6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80141f8:	79fb      	ldrb	r3, [r7, #7]
 80141fa:	4a09      	ldr	r2, [pc, #36]	@ (8014220 <disk_initialize+0x48>)
 80141fc:	009b      	lsls	r3, r3, #2
 80141fe:	4413      	add	r3, r2
 8014200:	685b      	ldr	r3, [r3, #4]
 8014202:	681b      	ldr	r3, [r3, #0]
 8014204:	79fa      	ldrb	r2, [r7, #7]
 8014206:	4906      	ldr	r1, [pc, #24]	@ (8014220 <disk_initialize+0x48>)
 8014208:	440a      	add	r2, r1
 801420a:	7a12      	ldrb	r2, [r2, #8]
 801420c:	4610      	mov	r0, r2
 801420e:	4798      	blx	r3
 8014210:	4603      	mov	r3, r0
 8014212:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8014214:	7bfb      	ldrb	r3, [r7, #15]
}
 8014216:	4618      	mov	r0, r3
 8014218:	3710      	adds	r7, #16
 801421a:	46bd      	mov	sp, r7
 801421c:	bd80      	pop	{r7, pc}
 801421e:	bf00      	nop
 8014220:	20002bbc 	.word	0x20002bbc

08014224 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8014224:	b590      	push	{r4, r7, lr}
 8014226:	b087      	sub	sp, #28
 8014228:	af00      	add	r7, sp, #0
 801422a:	60b9      	str	r1, [r7, #8]
 801422c:	607a      	str	r2, [r7, #4]
 801422e:	603b      	str	r3, [r7, #0]
 8014230:	4603      	mov	r3, r0
 8014232:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8014234:	7bfb      	ldrb	r3, [r7, #15]
 8014236:	4a0a      	ldr	r2, [pc, #40]	@ (8014260 <disk_read+0x3c>)
 8014238:	009b      	lsls	r3, r3, #2
 801423a:	4413      	add	r3, r2
 801423c:	685b      	ldr	r3, [r3, #4]
 801423e:	689c      	ldr	r4, [r3, #8]
 8014240:	7bfb      	ldrb	r3, [r7, #15]
 8014242:	4a07      	ldr	r2, [pc, #28]	@ (8014260 <disk_read+0x3c>)
 8014244:	4413      	add	r3, r2
 8014246:	7a18      	ldrb	r0, [r3, #8]
 8014248:	683b      	ldr	r3, [r7, #0]
 801424a:	687a      	ldr	r2, [r7, #4]
 801424c:	68b9      	ldr	r1, [r7, #8]
 801424e:	47a0      	blx	r4
 8014250:	4603      	mov	r3, r0
 8014252:	75fb      	strb	r3, [r7, #23]
  return res;
 8014254:	7dfb      	ldrb	r3, [r7, #23]
}
 8014256:	4618      	mov	r0, r3
 8014258:	371c      	adds	r7, #28
 801425a:	46bd      	mov	sp, r7
 801425c:	bd90      	pop	{r4, r7, pc}
 801425e:	bf00      	nop
 8014260:	20002bbc 	.word	0x20002bbc

08014264 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8014264:	b590      	push	{r4, r7, lr}
 8014266:	b087      	sub	sp, #28
 8014268:	af00      	add	r7, sp, #0
 801426a:	60b9      	str	r1, [r7, #8]
 801426c:	607a      	str	r2, [r7, #4]
 801426e:	603b      	str	r3, [r7, #0]
 8014270:	4603      	mov	r3, r0
 8014272:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8014274:	7bfb      	ldrb	r3, [r7, #15]
 8014276:	4a0a      	ldr	r2, [pc, #40]	@ (80142a0 <disk_write+0x3c>)
 8014278:	009b      	lsls	r3, r3, #2
 801427a:	4413      	add	r3, r2
 801427c:	685b      	ldr	r3, [r3, #4]
 801427e:	68dc      	ldr	r4, [r3, #12]
 8014280:	7bfb      	ldrb	r3, [r7, #15]
 8014282:	4a07      	ldr	r2, [pc, #28]	@ (80142a0 <disk_write+0x3c>)
 8014284:	4413      	add	r3, r2
 8014286:	7a18      	ldrb	r0, [r3, #8]
 8014288:	683b      	ldr	r3, [r7, #0]
 801428a:	687a      	ldr	r2, [r7, #4]
 801428c:	68b9      	ldr	r1, [r7, #8]
 801428e:	47a0      	blx	r4
 8014290:	4603      	mov	r3, r0
 8014292:	75fb      	strb	r3, [r7, #23]
  return res;
 8014294:	7dfb      	ldrb	r3, [r7, #23]
}
 8014296:	4618      	mov	r0, r3
 8014298:	371c      	adds	r7, #28
 801429a:	46bd      	mov	sp, r7
 801429c:	bd90      	pop	{r4, r7, pc}
 801429e:	bf00      	nop
 80142a0:	20002bbc 	.word	0x20002bbc

080142a4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b084      	sub	sp, #16
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	4603      	mov	r3, r0
 80142ac:	603a      	str	r2, [r7, #0]
 80142ae:	71fb      	strb	r3, [r7, #7]
 80142b0:	460b      	mov	r3, r1
 80142b2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80142b4:	79fb      	ldrb	r3, [r7, #7]
 80142b6:	4a09      	ldr	r2, [pc, #36]	@ (80142dc <disk_ioctl+0x38>)
 80142b8:	009b      	lsls	r3, r3, #2
 80142ba:	4413      	add	r3, r2
 80142bc:	685b      	ldr	r3, [r3, #4]
 80142be:	691b      	ldr	r3, [r3, #16]
 80142c0:	79fa      	ldrb	r2, [r7, #7]
 80142c2:	4906      	ldr	r1, [pc, #24]	@ (80142dc <disk_ioctl+0x38>)
 80142c4:	440a      	add	r2, r1
 80142c6:	7a10      	ldrb	r0, [r2, #8]
 80142c8:	79b9      	ldrb	r1, [r7, #6]
 80142ca:	683a      	ldr	r2, [r7, #0]
 80142cc:	4798      	blx	r3
 80142ce:	4603      	mov	r3, r0
 80142d0:	73fb      	strb	r3, [r7, #15]
  return res;
 80142d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80142d4:	4618      	mov	r0, r3
 80142d6:	3710      	adds	r7, #16
 80142d8:	46bd      	mov	sp, r7
 80142da:	bd80      	pop	{r7, pc}
 80142dc:	20002bbc 	.word	0x20002bbc

080142e0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80142e0:	b480      	push	{r7}
 80142e2:	b085      	sub	sp, #20
 80142e4:	af00      	add	r7, sp, #0
 80142e6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80142e8:	687b      	ldr	r3, [r7, #4]
 80142ea:	3301      	adds	r3, #1
 80142ec:	781b      	ldrb	r3, [r3, #0]
 80142ee:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80142f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80142f4:	021b      	lsls	r3, r3, #8
 80142f6:	b21a      	sxth	r2, r3
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	781b      	ldrb	r3, [r3, #0]
 80142fc:	b21b      	sxth	r3, r3
 80142fe:	4313      	orrs	r3, r2
 8014300:	b21b      	sxth	r3, r3
 8014302:	81fb      	strh	r3, [r7, #14]
	return rv;
 8014304:	89fb      	ldrh	r3, [r7, #14]
}
 8014306:	4618      	mov	r0, r3
 8014308:	3714      	adds	r7, #20
 801430a:	46bd      	mov	sp, r7
 801430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014310:	4770      	bx	lr

08014312 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8014312:	b480      	push	{r7}
 8014314:	b085      	sub	sp, #20
 8014316:	af00      	add	r7, sp, #0
 8014318:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	3303      	adds	r3, #3
 801431e:	781b      	ldrb	r3, [r3, #0]
 8014320:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	021b      	lsls	r3, r3, #8
 8014326:	687a      	ldr	r2, [r7, #4]
 8014328:	3202      	adds	r2, #2
 801432a:	7812      	ldrb	r2, [r2, #0]
 801432c:	4313      	orrs	r3, r2
 801432e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	021b      	lsls	r3, r3, #8
 8014334:	687a      	ldr	r2, [r7, #4]
 8014336:	3201      	adds	r2, #1
 8014338:	7812      	ldrb	r2, [r2, #0]
 801433a:	4313      	orrs	r3, r2
 801433c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	021b      	lsls	r3, r3, #8
 8014342:	687a      	ldr	r2, [r7, #4]
 8014344:	7812      	ldrb	r2, [r2, #0]
 8014346:	4313      	orrs	r3, r2
 8014348:	60fb      	str	r3, [r7, #12]
	return rv;
 801434a:	68fb      	ldr	r3, [r7, #12]
}
 801434c:	4618      	mov	r0, r3
 801434e:	3714      	adds	r7, #20
 8014350:	46bd      	mov	sp, r7
 8014352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014356:	4770      	bx	lr

08014358 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8014358:	b480      	push	{r7}
 801435a:	b083      	sub	sp, #12
 801435c:	af00      	add	r7, sp, #0
 801435e:	6078      	str	r0, [r7, #4]
 8014360:	460b      	mov	r3, r1
 8014362:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	1c5a      	adds	r2, r3, #1
 8014368:	607a      	str	r2, [r7, #4]
 801436a:	887a      	ldrh	r2, [r7, #2]
 801436c:	b2d2      	uxtb	r2, r2
 801436e:	701a      	strb	r2, [r3, #0]
 8014370:	887b      	ldrh	r3, [r7, #2]
 8014372:	0a1b      	lsrs	r3, r3, #8
 8014374:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	1c5a      	adds	r2, r3, #1
 801437a:	607a      	str	r2, [r7, #4]
 801437c:	887a      	ldrh	r2, [r7, #2]
 801437e:	b2d2      	uxtb	r2, r2
 8014380:	701a      	strb	r2, [r3, #0]
}
 8014382:	bf00      	nop
 8014384:	370c      	adds	r7, #12
 8014386:	46bd      	mov	sp, r7
 8014388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801438c:	4770      	bx	lr

0801438e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801438e:	b480      	push	{r7}
 8014390:	b083      	sub	sp, #12
 8014392:	af00      	add	r7, sp, #0
 8014394:	6078      	str	r0, [r7, #4]
 8014396:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	1c5a      	adds	r2, r3, #1
 801439c:	607a      	str	r2, [r7, #4]
 801439e:	683a      	ldr	r2, [r7, #0]
 80143a0:	b2d2      	uxtb	r2, r2
 80143a2:	701a      	strb	r2, [r3, #0]
 80143a4:	683b      	ldr	r3, [r7, #0]
 80143a6:	0a1b      	lsrs	r3, r3, #8
 80143a8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	1c5a      	adds	r2, r3, #1
 80143ae:	607a      	str	r2, [r7, #4]
 80143b0:	683a      	ldr	r2, [r7, #0]
 80143b2:	b2d2      	uxtb	r2, r2
 80143b4:	701a      	strb	r2, [r3, #0]
 80143b6:	683b      	ldr	r3, [r7, #0]
 80143b8:	0a1b      	lsrs	r3, r3, #8
 80143ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	1c5a      	adds	r2, r3, #1
 80143c0:	607a      	str	r2, [r7, #4]
 80143c2:	683a      	ldr	r2, [r7, #0]
 80143c4:	b2d2      	uxtb	r2, r2
 80143c6:	701a      	strb	r2, [r3, #0]
 80143c8:	683b      	ldr	r3, [r7, #0]
 80143ca:	0a1b      	lsrs	r3, r3, #8
 80143cc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	1c5a      	adds	r2, r3, #1
 80143d2:	607a      	str	r2, [r7, #4]
 80143d4:	683a      	ldr	r2, [r7, #0]
 80143d6:	b2d2      	uxtb	r2, r2
 80143d8:	701a      	strb	r2, [r3, #0]
}
 80143da:	bf00      	nop
 80143dc:	370c      	adds	r7, #12
 80143de:	46bd      	mov	sp, r7
 80143e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143e4:	4770      	bx	lr

080143e6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80143e6:	b480      	push	{r7}
 80143e8:	b087      	sub	sp, #28
 80143ea:	af00      	add	r7, sp, #0
 80143ec:	60f8      	str	r0, [r7, #12]
 80143ee:	60b9      	str	r1, [r7, #8]
 80143f0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80143f2:	68fb      	ldr	r3, [r7, #12]
 80143f4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80143f6:	68bb      	ldr	r3, [r7, #8]
 80143f8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d00d      	beq.n	801441c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8014400:	693a      	ldr	r2, [r7, #16]
 8014402:	1c53      	adds	r3, r2, #1
 8014404:	613b      	str	r3, [r7, #16]
 8014406:	697b      	ldr	r3, [r7, #20]
 8014408:	1c59      	adds	r1, r3, #1
 801440a:	6179      	str	r1, [r7, #20]
 801440c:	7812      	ldrb	r2, [r2, #0]
 801440e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	3b01      	subs	r3, #1
 8014414:	607b      	str	r3, [r7, #4]
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d1f1      	bne.n	8014400 <mem_cpy+0x1a>
	}
}
 801441c:	bf00      	nop
 801441e:	371c      	adds	r7, #28
 8014420:	46bd      	mov	sp, r7
 8014422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014426:	4770      	bx	lr

08014428 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8014428:	b480      	push	{r7}
 801442a:	b087      	sub	sp, #28
 801442c:	af00      	add	r7, sp, #0
 801442e:	60f8      	str	r0, [r7, #12]
 8014430:	60b9      	str	r1, [r7, #8]
 8014432:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8014438:	697b      	ldr	r3, [r7, #20]
 801443a:	1c5a      	adds	r2, r3, #1
 801443c:	617a      	str	r2, [r7, #20]
 801443e:	68ba      	ldr	r2, [r7, #8]
 8014440:	b2d2      	uxtb	r2, r2
 8014442:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	3b01      	subs	r3, #1
 8014448:	607b      	str	r3, [r7, #4]
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	2b00      	cmp	r3, #0
 801444e:	d1f3      	bne.n	8014438 <mem_set+0x10>
}
 8014450:	bf00      	nop
 8014452:	bf00      	nop
 8014454:	371c      	adds	r7, #28
 8014456:	46bd      	mov	sp, r7
 8014458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801445c:	4770      	bx	lr

0801445e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801445e:	b480      	push	{r7}
 8014460:	b089      	sub	sp, #36	@ 0x24
 8014462:	af00      	add	r7, sp, #0
 8014464:	60f8      	str	r0, [r7, #12]
 8014466:	60b9      	str	r1, [r7, #8]
 8014468:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801446a:	68fb      	ldr	r3, [r7, #12]
 801446c:	61fb      	str	r3, [r7, #28]
 801446e:	68bb      	ldr	r3, [r7, #8]
 8014470:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014472:	2300      	movs	r3, #0
 8014474:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8014476:	69fb      	ldr	r3, [r7, #28]
 8014478:	1c5a      	adds	r2, r3, #1
 801447a:	61fa      	str	r2, [r7, #28]
 801447c:	781b      	ldrb	r3, [r3, #0]
 801447e:	4619      	mov	r1, r3
 8014480:	69bb      	ldr	r3, [r7, #24]
 8014482:	1c5a      	adds	r2, r3, #1
 8014484:	61ba      	str	r2, [r7, #24]
 8014486:	781b      	ldrb	r3, [r3, #0]
 8014488:	1acb      	subs	r3, r1, r3
 801448a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	3b01      	subs	r3, #1
 8014490:	607b      	str	r3, [r7, #4]
 8014492:	687b      	ldr	r3, [r7, #4]
 8014494:	2b00      	cmp	r3, #0
 8014496:	d002      	beq.n	801449e <mem_cmp+0x40>
 8014498:	697b      	ldr	r3, [r7, #20]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d0eb      	beq.n	8014476 <mem_cmp+0x18>

	return r;
 801449e:	697b      	ldr	r3, [r7, #20]
}
 80144a0:	4618      	mov	r0, r3
 80144a2:	3724      	adds	r7, #36	@ 0x24
 80144a4:	46bd      	mov	sp, r7
 80144a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144aa:	4770      	bx	lr

080144ac <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80144ac:	b480      	push	{r7}
 80144ae:	b083      	sub	sp, #12
 80144b0:	af00      	add	r7, sp, #0
 80144b2:	6078      	str	r0, [r7, #4]
 80144b4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80144b6:	e002      	b.n	80144be <chk_chr+0x12>
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	3301      	adds	r3, #1
 80144bc:	607b      	str	r3, [r7, #4]
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	781b      	ldrb	r3, [r3, #0]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d005      	beq.n	80144d2 <chk_chr+0x26>
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	781b      	ldrb	r3, [r3, #0]
 80144ca:	461a      	mov	r2, r3
 80144cc:	683b      	ldr	r3, [r7, #0]
 80144ce:	4293      	cmp	r3, r2
 80144d0:	d1f2      	bne.n	80144b8 <chk_chr+0xc>
	return *str;
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	781b      	ldrb	r3, [r3, #0]
}
 80144d6:	4618      	mov	r0, r3
 80144d8:	370c      	adds	r7, #12
 80144da:	46bd      	mov	sp, r7
 80144dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144e0:	4770      	bx	lr
	...

080144e4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80144e4:	b480      	push	{r7}
 80144e6:	b085      	sub	sp, #20
 80144e8:	af00      	add	r7, sp, #0
 80144ea:	6078      	str	r0, [r7, #4]
 80144ec:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80144ee:	2300      	movs	r3, #0
 80144f0:	60bb      	str	r3, [r7, #8]
 80144f2:	68bb      	ldr	r3, [r7, #8]
 80144f4:	60fb      	str	r3, [r7, #12]
 80144f6:	e029      	b.n	801454c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80144f8:	4a27      	ldr	r2, [pc, #156]	@ (8014598 <chk_lock+0xb4>)
 80144fa:	68fb      	ldr	r3, [r7, #12]
 80144fc:	011b      	lsls	r3, r3, #4
 80144fe:	4413      	add	r3, r2
 8014500:	681b      	ldr	r3, [r3, #0]
 8014502:	2b00      	cmp	r3, #0
 8014504:	d01d      	beq.n	8014542 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014506:	4a24      	ldr	r2, [pc, #144]	@ (8014598 <chk_lock+0xb4>)
 8014508:	68fb      	ldr	r3, [r7, #12]
 801450a:	011b      	lsls	r3, r3, #4
 801450c:	4413      	add	r3, r2
 801450e:	681a      	ldr	r2, [r3, #0]
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	681b      	ldr	r3, [r3, #0]
 8014514:	429a      	cmp	r2, r3
 8014516:	d116      	bne.n	8014546 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8014518:	4a1f      	ldr	r2, [pc, #124]	@ (8014598 <chk_lock+0xb4>)
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	011b      	lsls	r3, r3, #4
 801451e:	4413      	add	r3, r2
 8014520:	3304      	adds	r3, #4
 8014522:	681a      	ldr	r2, [r3, #0]
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014528:	429a      	cmp	r2, r3
 801452a:	d10c      	bne.n	8014546 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801452c:	4a1a      	ldr	r2, [pc, #104]	@ (8014598 <chk_lock+0xb4>)
 801452e:	68fb      	ldr	r3, [r7, #12]
 8014530:	011b      	lsls	r3, r3, #4
 8014532:	4413      	add	r3, r2
 8014534:	3308      	adds	r3, #8
 8014536:	681a      	ldr	r2, [r3, #0]
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 801453c:	429a      	cmp	r2, r3
 801453e:	d102      	bne.n	8014546 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014540:	e007      	b.n	8014552 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8014542:	2301      	movs	r3, #1
 8014544:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014546:	68fb      	ldr	r3, [r7, #12]
 8014548:	3301      	adds	r3, #1
 801454a:	60fb      	str	r3, [r7, #12]
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	2b01      	cmp	r3, #1
 8014550:	d9d2      	bls.n	80144f8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8014552:	68fb      	ldr	r3, [r7, #12]
 8014554:	2b02      	cmp	r3, #2
 8014556:	d109      	bne.n	801456c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8014558:	68bb      	ldr	r3, [r7, #8]
 801455a:	2b00      	cmp	r3, #0
 801455c:	d102      	bne.n	8014564 <chk_lock+0x80>
 801455e:	683b      	ldr	r3, [r7, #0]
 8014560:	2b02      	cmp	r3, #2
 8014562:	d101      	bne.n	8014568 <chk_lock+0x84>
 8014564:	2300      	movs	r3, #0
 8014566:	e010      	b.n	801458a <chk_lock+0xa6>
 8014568:	2312      	movs	r3, #18
 801456a:	e00e      	b.n	801458a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801456c:	683b      	ldr	r3, [r7, #0]
 801456e:	2b00      	cmp	r3, #0
 8014570:	d108      	bne.n	8014584 <chk_lock+0xa0>
 8014572:	4a09      	ldr	r2, [pc, #36]	@ (8014598 <chk_lock+0xb4>)
 8014574:	68fb      	ldr	r3, [r7, #12]
 8014576:	011b      	lsls	r3, r3, #4
 8014578:	4413      	add	r3, r2
 801457a:	330c      	adds	r3, #12
 801457c:	881b      	ldrh	r3, [r3, #0]
 801457e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014582:	d101      	bne.n	8014588 <chk_lock+0xa4>
 8014584:	2310      	movs	r3, #16
 8014586:	e000      	b.n	801458a <chk_lock+0xa6>
 8014588:	2300      	movs	r3, #0
}
 801458a:	4618      	mov	r0, r3
 801458c:	3714      	adds	r7, #20
 801458e:	46bd      	mov	sp, r7
 8014590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014594:	4770      	bx	lr
 8014596:	bf00      	nop
 8014598:	2000299c 	.word	0x2000299c

0801459c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 801459c:	b480      	push	{r7}
 801459e:	b083      	sub	sp, #12
 80145a0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80145a2:	2300      	movs	r3, #0
 80145a4:	607b      	str	r3, [r7, #4]
 80145a6:	e002      	b.n	80145ae <enq_lock+0x12>
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	3301      	adds	r3, #1
 80145ac:	607b      	str	r3, [r7, #4]
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	2b01      	cmp	r3, #1
 80145b2:	d806      	bhi.n	80145c2 <enq_lock+0x26>
 80145b4:	4a09      	ldr	r2, [pc, #36]	@ (80145dc <enq_lock+0x40>)
 80145b6:	687b      	ldr	r3, [r7, #4]
 80145b8:	011b      	lsls	r3, r3, #4
 80145ba:	4413      	add	r3, r2
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d1f2      	bne.n	80145a8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	2b02      	cmp	r3, #2
 80145c6:	bf14      	ite	ne
 80145c8:	2301      	movne	r3, #1
 80145ca:	2300      	moveq	r3, #0
 80145cc:	b2db      	uxtb	r3, r3
}
 80145ce:	4618      	mov	r0, r3
 80145d0:	370c      	adds	r7, #12
 80145d2:	46bd      	mov	sp, r7
 80145d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145d8:	4770      	bx	lr
 80145da:	bf00      	nop
 80145dc:	2000299c 	.word	0x2000299c

080145e0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80145e0:	b480      	push	{r7}
 80145e2:	b085      	sub	sp, #20
 80145e4:	af00      	add	r7, sp, #0
 80145e6:	6078      	str	r0, [r7, #4]
 80145e8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80145ea:	2300      	movs	r3, #0
 80145ec:	60fb      	str	r3, [r7, #12]
 80145ee:	e01f      	b.n	8014630 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80145f0:	4a41      	ldr	r2, [pc, #260]	@ (80146f8 <inc_lock+0x118>)
 80145f2:	68fb      	ldr	r3, [r7, #12]
 80145f4:	011b      	lsls	r3, r3, #4
 80145f6:	4413      	add	r3, r2
 80145f8:	681a      	ldr	r2, [r3, #0]
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	681b      	ldr	r3, [r3, #0]
 80145fe:	429a      	cmp	r2, r3
 8014600:	d113      	bne.n	801462a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8014602:	4a3d      	ldr	r2, [pc, #244]	@ (80146f8 <inc_lock+0x118>)
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	011b      	lsls	r3, r3, #4
 8014608:	4413      	add	r3, r2
 801460a:	3304      	adds	r3, #4
 801460c:	681a      	ldr	r2, [r3, #0]
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8014612:	429a      	cmp	r2, r3
 8014614:	d109      	bne.n	801462a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8014616:	4a38      	ldr	r2, [pc, #224]	@ (80146f8 <inc_lock+0x118>)
 8014618:	68fb      	ldr	r3, [r7, #12]
 801461a:	011b      	lsls	r3, r3, #4
 801461c:	4413      	add	r3, r2
 801461e:	3308      	adds	r3, #8
 8014620:	681a      	ldr	r2, [r3, #0]
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8014626:	429a      	cmp	r2, r3
 8014628:	d006      	beq.n	8014638 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	3301      	adds	r3, #1
 801462e:	60fb      	str	r3, [r7, #12]
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	2b01      	cmp	r3, #1
 8014634:	d9dc      	bls.n	80145f0 <inc_lock+0x10>
 8014636:	e000      	b.n	801463a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8014638:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	2b02      	cmp	r3, #2
 801463e:	d132      	bne.n	80146a6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014640:	2300      	movs	r3, #0
 8014642:	60fb      	str	r3, [r7, #12]
 8014644:	e002      	b.n	801464c <inc_lock+0x6c>
 8014646:	68fb      	ldr	r3, [r7, #12]
 8014648:	3301      	adds	r3, #1
 801464a:	60fb      	str	r3, [r7, #12]
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	2b01      	cmp	r3, #1
 8014650:	d806      	bhi.n	8014660 <inc_lock+0x80>
 8014652:	4a29      	ldr	r2, [pc, #164]	@ (80146f8 <inc_lock+0x118>)
 8014654:	68fb      	ldr	r3, [r7, #12]
 8014656:	011b      	lsls	r3, r3, #4
 8014658:	4413      	add	r3, r2
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	2b00      	cmp	r3, #0
 801465e:	d1f2      	bne.n	8014646 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014660:	68fb      	ldr	r3, [r7, #12]
 8014662:	2b02      	cmp	r3, #2
 8014664:	d101      	bne.n	801466a <inc_lock+0x8a>
 8014666:	2300      	movs	r3, #0
 8014668:	e040      	b.n	80146ec <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	681a      	ldr	r2, [r3, #0]
 801466e:	4922      	ldr	r1, [pc, #136]	@ (80146f8 <inc_lock+0x118>)
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	011b      	lsls	r3, r3, #4
 8014674:	440b      	add	r3, r1
 8014676:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	689a      	ldr	r2, [r3, #8]
 801467c:	491e      	ldr	r1, [pc, #120]	@ (80146f8 <inc_lock+0x118>)
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	011b      	lsls	r3, r3, #4
 8014682:	440b      	add	r3, r1
 8014684:	3304      	adds	r3, #4
 8014686:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	695a      	ldr	r2, [r3, #20]
 801468c:	491a      	ldr	r1, [pc, #104]	@ (80146f8 <inc_lock+0x118>)
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	011b      	lsls	r3, r3, #4
 8014692:	440b      	add	r3, r1
 8014694:	3308      	adds	r3, #8
 8014696:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8014698:	4a17      	ldr	r2, [pc, #92]	@ (80146f8 <inc_lock+0x118>)
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	011b      	lsls	r3, r3, #4
 801469e:	4413      	add	r3, r2
 80146a0:	330c      	adds	r3, #12
 80146a2:	2200      	movs	r2, #0
 80146a4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80146a6:	683b      	ldr	r3, [r7, #0]
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d009      	beq.n	80146c0 <inc_lock+0xe0>
 80146ac:	4a12      	ldr	r2, [pc, #72]	@ (80146f8 <inc_lock+0x118>)
 80146ae:	68fb      	ldr	r3, [r7, #12]
 80146b0:	011b      	lsls	r3, r3, #4
 80146b2:	4413      	add	r3, r2
 80146b4:	330c      	adds	r3, #12
 80146b6:	881b      	ldrh	r3, [r3, #0]
 80146b8:	2b00      	cmp	r3, #0
 80146ba:	d001      	beq.n	80146c0 <inc_lock+0xe0>
 80146bc:	2300      	movs	r3, #0
 80146be:	e015      	b.n	80146ec <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80146c0:	683b      	ldr	r3, [r7, #0]
 80146c2:	2b00      	cmp	r3, #0
 80146c4:	d108      	bne.n	80146d8 <inc_lock+0xf8>
 80146c6:	4a0c      	ldr	r2, [pc, #48]	@ (80146f8 <inc_lock+0x118>)
 80146c8:	68fb      	ldr	r3, [r7, #12]
 80146ca:	011b      	lsls	r3, r3, #4
 80146cc:	4413      	add	r3, r2
 80146ce:	330c      	adds	r3, #12
 80146d0:	881b      	ldrh	r3, [r3, #0]
 80146d2:	3301      	adds	r3, #1
 80146d4:	b29a      	uxth	r2, r3
 80146d6:	e001      	b.n	80146dc <inc_lock+0xfc>
 80146d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80146dc:	4906      	ldr	r1, [pc, #24]	@ (80146f8 <inc_lock+0x118>)
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	011b      	lsls	r3, r3, #4
 80146e2:	440b      	add	r3, r1
 80146e4:	330c      	adds	r3, #12
 80146e6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80146e8:	68fb      	ldr	r3, [r7, #12]
 80146ea:	3301      	adds	r3, #1
}
 80146ec:	4618      	mov	r0, r3
 80146ee:	3714      	adds	r7, #20
 80146f0:	46bd      	mov	sp, r7
 80146f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146f6:	4770      	bx	lr
 80146f8:	2000299c 	.word	0x2000299c

080146fc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80146fc:	b480      	push	{r7}
 80146fe:	b085      	sub	sp, #20
 8014700:	af00      	add	r7, sp, #0
 8014702:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	3b01      	subs	r3, #1
 8014708:	607b      	str	r3, [r7, #4]
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	2b01      	cmp	r3, #1
 801470e:	d825      	bhi.n	801475c <dec_lock+0x60>
		n = Files[i].ctr;
 8014710:	4a17      	ldr	r2, [pc, #92]	@ (8014770 <dec_lock+0x74>)
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	011b      	lsls	r3, r3, #4
 8014716:	4413      	add	r3, r2
 8014718:	330c      	adds	r3, #12
 801471a:	881b      	ldrh	r3, [r3, #0]
 801471c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801471e:	89fb      	ldrh	r3, [r7, #14]
 8014720:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014724:	d101      	bne.n	801472a <dec_lock+0x2e>
 8014726:	2300      	movs	r3, #0
 8014728:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801472a:	89fb      	ldrh	r3, [r7, #14]
 801472c:	2b00      	cmp	r3, #0
 801472e:	d002      	beq.n	8014736 <dec_lock+0x3a>
 8014730:	89fb      	ldrh	r3, [r7, #14]
 8014732:	3b01      	subs	r3, #1
 8014734:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8014736:	4a0e      	ldr	r2, [pc, #56]	@ (8014770 <dec_lock+0x74>)
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	011b      	lsls	r3, r3, #4
 801473c:	4413      	add	r3, r2
 801473e:	330c      	adds	r3, #12
 8014740:	89fa      	ldrh	r2, [r7, #14]
 8014742:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8014744:	89fb      	ldrh	r3, [r7, #14]
 8014746:	2b00      	cmp	r3, #0
 8014748:	d105      	bne.n	8014756 <dec_lock+0x5a>
 801474a:	4a09      	ldr	r2, [pc, #36]	@ (8014770 <dec_lock+0x74>)
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	011b      	lsls	r3, r3, #4
 8014750:	4413      	add	r3, r2
 8014752:	2200      	movs	r2, #0
 8014754:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8014756:	2300      	movs	r3, #0
 8014758:	737b      	strb	r3, [r7, #13]
 801475a:	e001      	b.n	8014760 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 801475c:	2302      	movs	r3, #2
 801475e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8014760:	7b7b      	ldrb	r3, [r7, #13]
}
 8014762:	4618      	mov	r0, r3
 8014764:	3714      	adds	r7, #20
 8014766:	46bd      	mov	sp, r7
 8014768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801476c:	4770      	bx	lr
 801476e:	bf00      	nop
 8014770:	2000299c 	.word	0x2000299c

08014774 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8014774:	b480      	push	{r7}
 8014776:	b085      	sub	sp, #20
 8014778:	af00      	add	r7, sp, #0
 801477a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801477c:	2300      	movs	r3, #0
 801477e:	60fb      	str	r3, [r7, #12]
 8014780:	e010      	b.n	80147a4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8014782:	4a0d      	ldr	r2, [pc, #52]	@ (80147b8 <clear_lock+0x44>)
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	011b      	lsls	r3, r3, #4
 8014788:	4413      	add	r3, r2
 801478a:	681b      	ldr	r3, [r3, #0]
 801478c:	687a      	ldr	r2, [r7, #4]
 801478e:	429a      	cmp	r2, r3
 8014790:	d105      	bne.n	801479e <clear_lock+0x2a>
 8014792:	4a09      	ldr	r2, [pc, #36]	@ (80147b8 <clear_lock+0x44>)
 8014794:	68fb      	ldr	r3, [r7, #12]
 8014796:	011b      	lsls	r3, r3, #4
 8014798:	4413      	add	r3, r2
 801479a:	2200      	movs	r2, #0
 801479c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	3301      	adds	r3, #1
 80147a2:	60fb      	str	r3, [r7, #12]
 80147a4:	68fb      	ldr	r3, [r7, #12]
 80147a6:	2b01      	cmp	r3, #1
 80147a8:	d9eb      	bls.n	8014782 <clear_lock+0xe>
	}
}
 80147aa:	bf00      	nop
 80147ac:	bf00      	nop
 80147ae:	3714      	adds	r7, #20
 80147b0:	46bd      	mov	sp, r7
 80147b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147b6:	4770      	bx	lr
 80147b8:	2000299c 	.word	0x2000299c

080147bc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80147bc:	b580      	push	{r7, lr}
 80147be:	b086      	sub	sp, #24
 80147c0:	af00      	add	r7, sp, #0
 80147c2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80147c4:	2300      	movs	r3, #0
 80147c6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	78db      	ldrb	r3, [r3, #3]
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	d034      	beq.n	801483a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80147d4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	7858      	ldrb	r0, [r3, #1]
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80147e0:	2301      	movs	r3, #1
 80147e2:	697a      	ldr	r2, [r7, #20]
 80147e4:	f7ff fd3e 	bl	8014264 <disk_write>
 80147e8:	4603      	mov	r3, r0
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	d002      	beq.n	80147f4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80147ee:	2301      	movs	r3, #1
 80147f0:	73fb      	strb	r3, [r7, #15]
 80147f2:	e022      	b.n	801483a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	2200      	movs	r2, #0
 80147f8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80147fe:	697a      	ldr	r2, [r7, #20]
 8014800:	1ad2      	subs	r2, r2, r3
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	69db      	ldr	r3, [r3, #28]
 8014806:	429a      	cmp	r2, r3
 8014808:	d217      	bcs.n	801483a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	789b      	ldrb	r3, [r3, #2]
 801480e:	613b      	str	r3, [r7, #16]
 8014810:	e010      	b.n	8014834 <sync_window+0x78>
					wsect += fs->fsize;
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	69db      	ldr	r3, [r3, #28]
 8014816:	697a      	ldr	r2, [r7, #20]
 8014818:	4413      	add	r3, r2
 801481a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	7858      	ldrb	r0, [r3, #1]
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014826:	2301      	movs	r3, #1
 8014828:	697a      	ldr	r2, [r7, #20]
 801482a:	f7ff fd1b 	bl	8014264 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801482e:	693b      	ldr	r3, [r7, #16]
 8014830:	3b01      	subs	r3, #1
 8014832:	613b      	str	r3, [r7, #16]
 8014834:	693b      	ldr	r3, [r7, #16]
 8014836:	2b01      	cmp	r3, #1
 8014838:	d8eb      	bhi.n	8014812 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801483a:	7bfb      	ldrb	r3, [r7, #15]
}
 801483c:	4618      	mov	r0, r3
 801483e:	3718      	adds	r7, #24
 8014840:	46bd      	mov	sp, r7
 8014842:	bd80      	pop	{r7, pc}

08014844 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8014844:	b580      	push	{r7, lr}
 8014846:	b084      	sub	sp, #16
 8014848:	af00      	add	r7, sp, #0
 801484a:	6078      	str	r0, [r7, #4]
 801484c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801484e:	2300      	movs	r3, #0
 8014850:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014856:	683a      	ldr	r2, [r7, #0]
 8014858:	429a      	cmp	r2, r3
 801485a:	d01b      	beq.n	8014894 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 801485c:	6878      	ldr	r0, [r7, #4]
 801485e:	f7ff ffad 	bl	80147bc <sync_window>
 8014862:	4603      	mov	r3, r0
 8014864:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8014866:	7bfb      	ldrb	r3, [r7, #15]
 8014868:	2b00      	cmp	r3, #0
 801486a:	d113      	bne.n	8014894 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	7858      	ldrb	r0, [r3, #1]
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014876:	2301      	movs	r3, #1
 8014878:	683a      	ldr	r2, [r7, #0]
 801487a:	f7ff fcd3 	bl	8014224 <disk_read>
 801487e:	4603      	mov	r3, r0
 8014880:	2b00      	cmp	r3, #0
 8014882:	d004      	beq.n	801488e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8014884:	f04f 33ff 	mov.w	r3, #4294967295
 8014888:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801488a:	2301      	movs	r3, #1
 801488c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	683a      	ldr	r2, [r7, #0]
 8014892:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8014894:	7bfb      	ldrb	r3, [r7, #15]
}
 8014896:	4618      	mov	r0, r3
 8014898:	3710      	adds	r7, #16
 801489a:	46bd      	mov	sp, r7
 801489c:	bd80      	pop	{r7, pc}
	...

080148a0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80148a0:	b580      	push	{r7, lr}
 80148a2:	b084      	sub	sp, #16
 80148a4:	af00      	add	r7, sp, #0
 80148a6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80148a8:	6878      	ldr	r0, [r7, #4]
 80148aa:	f7ff ff87 	bl	80147bc <sync_window>
 80148ae:	4603      	mov	r3, r0
 80148b0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80148b2:	7bfb      	ldrb	r3, [r7, #15]
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d158      	bne.n	801496a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	781b      	ldrb	r3, [r3, #0]
 80148bc:	2b03      	cmp	r3, #3
 80148be:	d148      	bne.n	8014952 <sync_fs+0xb2>
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	791b      	ldrb	r3, [r3, #4]
 80148c4:	2b01      	cmp	r3, #1
 80148c6:	d144      	bne.n	8014952 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	3334      	adds	r3, #52	@ 0x34
 80148cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80148d0:	2100      	movs	r1, #0
 80148d2:	4618      	mov	r0, r3
 80148d4:	f7ff fda8 	bl	8014428 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	3334      	adds	r3, #52	@ 0x34
 80148dc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80148e0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80148e4:	4618      	mov	r0, r3
 80148e6:	f7ff fd37 	bl	8014358 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	3334      	adds	r3, #52	@ 0x34
 80148ee:	4921      	ldr	r1, [pc, #132]	@ (8014974 <sync_fs+0xd4>)
 80148f0:	4618      	mov	r0, r3
 80148f2:	f7ff fd4c 	bl	801438e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	3334      	adds	r3, #52	@ 0x34
 80148fa:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80148fe:	491e      	ldr	r1, [pc, #120]	@ (8014978 <sync_fs+0xd8>)
 8014900:	4618      	mov	r0, r3
 8014902:	f7ff fd44 	bl	801438e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	3334      	adds	r3, #52	@ 0x34
 801490a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	695b      	ldr	r3, [r3, #20]
 8014912:	4619      	mov	r1, r3
 8014914:	4610      	mov	r0, r2
 8014916:	f7ff fd3a 	bl	801438e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	3334      	adds	r3, #52	@ 0x34
 801491e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	691b      	ldr	r3, [r3, #16]
 8014926:	4619      	mov	r1, r3
 8014928:	4610      	mov	r0, r2
 801492a:	f7ff fd30 	bl	801438e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801492e:	687b      	ldr	r3, [r7, #4]
 8014930:	6a1b      	ldr	r3, [r3, #32]
 8014932:	1c5a      	adds	r2, r3, #1
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	7858      	ldrb	r0, [r3, #1]
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014946:	2301      	movs	r3, #1
 8014948:	f7ff fc8c 	bl	8014264 <disk_write>
			fs->fsi_flag = 0;
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	2200      	movs	r2, #0
 8014950:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	785b      	ldrb	r3, [r3, #1]
 8014956:	2200      	movs	r2, #0
 8014958:	2100      	movs	r1, #0
 801495a:	4618      	mov	r0, r3
 801495c:	f7ff fca2 	bl	80142a4 <disk_ioctl>
 8014960:	4603      	mov	r3, r0
 8014962:	2b00      	cmp	r3, #0
 8014964:	d001      	beq.n	801496a <sync_fs+0xca>
 8014966:	2301      	movs	r3, #1
 8014968:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801496a:	7bfb      	ldrb	r3, [r7, #15]
}
 801496c:	4618      	mov	r0, r3
 801496e:	3710      	adds	r7, #16
 8014970:	46bd      	mov	sp, r7
 8014972:	bd80      	pop	{r7, pc}
 8014974:	41615252 	.word	0x41615252
 8014978:	61417272 	.word	0x61417272

0801497c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801497c:	b480      	push	{r7}
 801497e:	b083      	sub	sp, #12
 8014980:	af00      	add	r7, sp, #0
 8014982:	6078      	str	r0, [r7, #4]
 8014984:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8014986:	683b      	ldr	r3, [r7, #0]
 8014988:	3b02      	subs	r3, #2
 801498a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	699b      	ldr	r3, [r3, #24]
 8014990:	3b02      	subs	r3, #2
 8014992:	683a      	ldr	r2, [r7, #0]
 8014994:	429a      	cmp	r2, r3
 8014996:	d301      	bcc.n	801499c <clust2sect+0x20>
 8014998:	2300      	movs	r3, #0
 801499a:	e008      	b.n	80149ae <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	895b      	ldrh	r3, [r3, #10]
 80149a0:	461a      	mov	r2, r3
 80149a2:	683b      	ldr	r3, [r7, #0]
 80149a4:	fb03 f202 	mul.w	r2, r3, r2
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80149ac:	4413      	add	r3, r2
}
 80149ae:	4618      	mov	r0, r3
 80149b0:	370c      	adds	r7, #12
 80149b2:	46bd      	mov	sp, r7
 80149b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149b8:	4770      	bx	lr

080149ba <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80149ba:	b580      	push	{r7, lr}
 80149bc:	b086      	sub	sp, #24
 80149be:	af00      	add	r7, sp, #0
 80149c0:	6078      	str	r0, [r7, #4]
 80149c2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	681b      	ldr	r3, [r3, #0]
 80149c8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80149ca:	683b      	ldr	r3, [r7, #0]
 80149cc:	2b01      	cmp	r3, #1
 80149ce:	d904      	bls.n	80149da <get_fat+0x20>
 80149d0:	693b      	ldr	r3, [r7, #16]
 80149d2:	699b      	ldr	r3, [r3, #24]
 80149d4:	683a      	ldr	r2, [r7, #0]
 80149d6:	429a      	cmp	r2, r3
 80149d8:	d302      	bcc.n	80149e0 <get_fat+0x26>
		val = 1;	/* Internal error */
 80149da:	2301      	movs	r3, #1
 80149dc:	617b      	str	r3, [r7, #20]
 80149de:	e08e      	b.n	8014afe <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80149e0:	f04f 33ff 	mov.w	r3, #4294967295
 80149e4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80149e6:	693b      	ldr	r3, [r7, #16]
 80149e8:	781b      	ldrb	r3, [r3, #0]
 80149ea:	2b03      	cmp	r3, #3
 80149ec:	d061      	beq.n	8014ab2 <get_fat+0xf8>
 80149ee:	2b03      	cmp	r3, #3
 80149f0:	dc7b      	bgt.n	8014aea <get_fat+0x130>
 80149f2:	2b01      	cmp	r3, #1
 80149f4:	d002      	beq.n	80149fc <get_fat+0x42>
 80149f6:	2b02      	cmp	r3, #2
 80149f8:	d041      	beq.n	8014a7e <get_fat+0xc4>
 80149fa:	e076      	b.n	8014aea <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80149fc:	683b      	ldr	r3, [r7, #0]
 80149fe:	60fb      	str	r3, [r7, #12]
 8014a00:	68fb      	ldr	r3, [r7, #12]
 8014a02:	085b      	lsrs	r3, r3, #1
 8014a04:	68fa      	ldr	r2, [r7, #12]
 8014a06:	4413      	add	r3, r2
 8014a08:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014a0a:	693b      	ldr	r3, [r7, #16]
 8014a0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014a0e:	68fb      	ldr	r3, [r7, #12]
 8014a10:	0a5b      	lsrs	r3, r3, #9
 8014a12:	4413      	add	r3, r2
 8014a14:	4619      	mov	r1, r3
 8014a16:	6938      	ldr	r0, [r7, #16]
 8014a18:	f7ff ff14 	bl	8014844 <move_window>
 8014a1c:	4603      	mov	r3, r0
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d166      	bne.n	8014af0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8014a22:	68fb      	ldr	r3, [r7, #12]
 8014a24:	1c5a      	adds	r2, r3, #1
 8014a26:	60fa      	str	r2, [r7, #12]
 8014a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a2c:	693a      	ldr	r2, [r7, #16]
 8014a2e:	4413      	add	r3, r2
 8014a30:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014a34:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014a36:	693b      	ldr	r3, [r7, #16]
 8014a38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014a3a:	68fb      	ldr	r3, [r7, #12]
 8014a3c:	0a5b      	lsrs	r3, r3, #9
 8014a3e:	4413      	add	r3, r2
 8014a40:	4619      	mov	r1, r3
 8014a42:	6938      	ldr	r0, [r7, #16]
 8014a44:	f7ff fefe 	bl	8014844 <move_window>
 8014a48:	4603      	mov	r3, r0
 8014a4a:	2b00      	cmp	r3, #0
 8014a4c:	d152      	bne.n	8014af4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8014a4e:	68fb      	ldr	r3, [r7, #12]
 8014a50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a54:	693a      	ldr	r2, [r7, #16]
 8014a56:	4413      	add	r3, r2
 8014a58:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014a5c:	021b      	lsls	r3, r3, #8
 8014a5e:	68ba      	ldr	r2, [r7, #8]
 8014a60:	4313      	orrs	r3, r2
 8014a62:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8014a64:	683b      	ldr	r3, [r7, #0]
 8014a66:	f003 0301 	and.w	r3, r3, #1
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d002      	beq.n	8014a74 <get_fat+0xba>
 8014a6e:	68bb      	ldr	r3, [r7, #8]
 8014a70:	091b      	lsrs	r3, r3, #4
 8014a72:	e002      	b.n	8014a7a <get_fat+0xc0>
 8014a74:	68bb      	ldr	r3, [r7, #8]
 8014a76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014a7a:	617b      	str	r3, [r7, #20]
			break;
 8014a7c:	e03f      	b.n	8014afe <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014a7e:	693b      	ldr	r3, [r7, #16]
 8014a80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014a82:	683b      	ldr	r3, [r7, #0]
 8014a84:	0a1b      	lsrs	r3, r3, #8
 8014a86:	4413      	add	r3, r2
 8014a88:	4619      	mov	r1, r3
 8014a8a:	6938      	ldr	r0, [r7, #16]
 8014a8c:	f7ff feda 	bl	8014844 <move_window>
 8014a90:	4603      	mov	r3, r0
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d130      	bne.n	8014af8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8014a96:	693b      	ldr	r3, [r7, #16]
 8014a98:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014a9c:	683b      	ldr	r3, [r7, #0]
 8014a9e:	005b      	lsls	r3, r3, #1
 8014aa0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014aa4:	4413      	add	r3, r2
 8014aa6:	4618      	mov	r0, r3
 8014aa8:	f7ff fc1a 	bl	80142e0 <ld_word>
 8014aac:	4603      	mov	r3, r0
 8014aae:	617b      	str	r3, [r7, #20]
			break;
 8014ab0:	e025      	b.n	8014afe <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014ab2:	693b      	ldr	r3, [r7, #16]
 8014ab4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014ab6:	683b      	ldr	r3, [r7, #0]
 8014ab8:	09db      	lsrs	r3, r3, #7
 8014aba:	4413      	add	r3, r2
 8014abc:	4619      	mov	r1, r3
 8014abe:	6938      	ldr	r0, [r7, #16]
 8014ac0:	f7ff fec0 	bl	8014844 <move_window>
 8014ac4:	4603      	mov	r3, r0
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d118      	bne.n	8014afc <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8014aca:	693b      	ldr	r3, [r7, #16]
 8014acc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014ad0:	683b      	ldr	r3, [r7, #0]
 8014ad2:	009b      	lsls	r3, r3, #2
 8014ad4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014ad8:	4413      	add	r3, r2
 8014ada:	4618      	mov	r0, r3
 8014adc:	f7ff fc19 	bl	8014312 <ld_dword>
 8014ae0:	4603      	mov	r3, r0
 8014ae2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8014ae6:	617b      	str	r3, [r7, #20]
			break;
 8014ae8:	e009      	b.n	8014afe <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8014aea:	2301      	movs	r3, #1
 8014aec:	617b      	str	r3, [r7, #20]
 8014aee:	e006      	b.n	8014afe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014af0:	bf00      	nop
 8014af2:	e004      	b.n	8014afe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014af4:	bf00      	nop
 8014af6:	e002      	b.n	8014afe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014af8:	bf00      	nop
 8014afa:	e000      	b.n	8014afe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014afc:	bf00      	nop
		}
	}

	return val;
 8014afe:	697b      	ldr	r3, [r7, #20]
}
 8014b00:	4618      	mov	r0, r3
 8014b02:	3718      	adds	r7, #24
 8014b04:	46bd      	mov	sp, r7
 8014b06:	bd80      	pop	{r7, pc}

08014b08 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8014b08:	b590      	push	{r4, r7, lr}
 8014b0a:	b089      	sub	sp, #36	@ 0x24
 8014b0c:	af00      	add	r7, sp, #0
 8014b0e:	60f8      	str	r0, [r7, #12]
 8014b10:	60b9      	str	r1, [r7, #8]
 8014b12:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8014b14:	2302      	movs	r3, #2
 8014b16:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8014b18:	68bb      	ldr	r3, [r7, #8]
 8014b1a:	2b01      	cmp	r3, #1
 8014b1c:	f240 80d9 	bls.w	8014cd2 <put_fat+0x1ca>
 8014b20:	68fb      	ldr	r3, [r7, #12]
 8014b22:	699b      	ldr	r3, [r3, #24]
 8014b24:	68ba      	ldr	r2, [r7, #8]
 8014b26:	429a      	cmp	r2, r3
 8014b28:	f080 80d3 	bcs.w	8014cd2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	781b      	ldrb	r3, [r3, #0]
 8014b30:	2b03      	cmp	r3, #3
 8014b32:	f000 8096 	beq.w	8014c62 <put_fat+0x15a>
 8014b36:	2b03      	cmp	r3, #3
 8014b38:	f300 80cb 	bgt.w	8014cd2 <put_fat+0x1ca>
 8014b3c:	2b01      	cmp	r3, #1
 8014b3e:	d002      	beq.n	8014b46 <put_fat+0x3e>
 8014b40:	2b02      	cmp	r3, #2
 8014b42:	d06e      	beq.n	8014c22 <put_fat+0x11a>
 8014b44:	e0c5      	b.n	8014cd2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8014b46:	68bb      	ldr	r3, [r7, #8]
 8014b48:	61bb      	str	r3, [r7, #24]
 8014b4a:	69bb      	ldr	r3, [r7, #24]
 8014b4c:	085b      	lsrs	r3, r3, #1
 8014b4e:	69ba      	ldr	r2, [r7, #24]
 8014b50:	4413      	add	r3, r2
 8014b52:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014b54:	68fb      	ldr	r3, [r7, #12]
 8014b56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014b58:	69bb      	ldr	r3, [r7, #24]
 8014b5a:	0a5b      	lsrs	r3, r3, #9
 8014b5c:	4413      	add	r3, r2
 8014b5e:	4619      	mov	r1, r3
 8014b60:	68f8      	ldr	r0, [r7, #12]
 8014b62:	f7ff fe6f 	bl	8014844 <move_window>
 8014b66:	4603      	mov	r3, r0
 8014b68:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014b6a:	7ffb      	ldrb	r3, [r7, #31]
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	f040 80a9 	bne.w	8014cc4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8014b72:	68fb      	ldr	r3, [r7, #12]
 8014b74:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014b78:	69bb      	ldr	r3, [r7, #24]
 8014b7a:	1c59      	adds	r1, r3, #1
 8014b7c:	61b9      	str	r1, [r7, #24]
 8014b7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014b82:	4413      	add	r3, r2
 8014b84:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8014b86:	68bb      	ldr	r3, [r7, #8]
 8014b88:	f003 0301 	and.w	r3, r3, #1
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	d00d      	beq.n	8014bac <put_fat+0xa4>
 8014b90:	697b      	ldr	r3, [r7, #20]
 8014b92:	781b      	ldrb	r3, [r3, #0]
 8014b94:	b25b      	sxtb	r3, r3
 8014b96:	f003 030f 	and.w	r3, r3, #15
 8014b9a:	b25a      	sxtb	r2, r3
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	b25b      	sxtb	r3, r3
 8014ba0:	011b      	lsls	r3, r3, #4
 8014ba2:	b25b      	sxtb	r3, r3
 8014ba4:	4313      	orrs	r3, r2
 8014ba6:	b25b      	sxtb	r3, r3
 8014ba8:	b2db      	uxtb	r3, r3
 8014baa:	e001      	b.n	8014bb0 <put_fat+0xa8>
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	b2db      	uxtb	r3, r3
 8014bb0:	697a      	ldr	r2, [r7, #20]
 8014bb2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014bb4:	68fb      	ldr	r3, [r7, #12]
 8014bb6:	2201      	movs	r2, #1
 8014bb8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014bba:	68fb      	ldr	r3, [r7, #12]
 8014bbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014bbe:	69bb      	ldr	r3, [r7, #24]
 8014bc0:	0a5b      	lsrs	r3, r3, #9
 8014bc2:	4413      	add	r3, r2
 8014bc4:	4619      	mov	r1, r3
 8014bc6:	68f8      	ldr	r0, [r7, #12]
 8014bc8:	f7ff fe3c 	bl	8014844 <move_window>
 8014bcc:	4603      	mov	r3, r0
 8014bce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014bd0:	7ffb      	ldrb	r3, [r7, #31]
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	d178      	bne.n	8014cc8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014bdc:	69bb      	ldr	r3, [r7, #24]
 8014bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014be2:	4413      	add	r3, r2
 8014be4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8014be6:	68bb      	ldr	r3, [r7, #8]
 8014be8:	f003 0301 	and.w	r3, r3, #1
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d003      	beq.n	8014bf8 <put_fat+0xf0>
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	091b      	lsrs	r3, r3, #4
 8014bf4:	b2db      	uxtb	r3, r3
 8014bf6:	e00e      	b.n	8014c16 <put_fat+0x10e>
 8014bf8:	697b      	ldr	r3, [r7, #20]
 8014bfa:	781b      	ldrb	r3, [r3, #0]
 8014bfc:	b25b      	sxtb	r3, r3
 8014bfe:	f023 030f 	bic.w	r3, r3, #15
 8014c02:	b25a      	sxtb	r2, r3
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	0a1b      	lsrs	r3, r3, #8
 8014c08:	b25b      	sxtb	r3, r3
 8014c0a:	f003 030f 	and.w	r3, r3, #15
 8014c0e:	b25b      	sxtb	r3, r3
 8014c10:	4313      	orrs	r3, r2
 8014c12:	b25b      	sxtb	r3, r3
 8014c14:	b2db      	uxtb	r3, r3
 8014c16:	697a      	ldr	r2, [r7, #20]
 8014c18:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014c1a:	68fb      	ldr	r3, [r7, #12]
 8014c1c:	2201      	movs	r2, #1
 8014c1e:	70da      	strb	r2, [r3, #3]
			break;
 8014c20:	e057      	b.n	8014cd2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8014c22:	68fb      	ldr	r3, [r7, #12]
 8014c24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014c26:	68bb      	ldr	r3, [r7, #8]
 8014c28:	0a1b      	lsrs	r3, r3, #8
 8014c2a:	4413      	add	r3, r2
 8014c2c:	4619      	mov	r1, r3
 8014c2e:	68f8      	ldr	r0, [r7, #12]
 8014c30:	f7ff fe08 	bl	8014844 <move_window>
 8014c34:	4603      	mov	r3, r0
 8014c36:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014c38:	7ffb      	ldrb	r3, [r7, #31]
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d146      	bne.n	8014ccc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014c44:	68bb      	ldr	r3, [r7, #8]
 8014c46:	005b      	lsls	r3, r3, #1
 8014c48:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014c4c:	4413      	add	r3, r2
 8014c4e:	687a      	ldr	r2, [r7, #4]
 8014c50:	b292      	uxth	r2, r2
 8014c52:	4611      	mov	r1, r2
 8014c54:	4618      	mov	r0, r3
 8014c56:	f7ff fb7f 	bl	8014358 <st_word>
			fs->wflag = 1;
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	2201      	movs	r2, #1
 8014c5e:	70da      	strb	r2, [r3, #3]
			break;
 8014c60:	e037      	b.n	8014cd2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014c66:	68bb      	ldr	r3, [r7, #8]
 8014c68:	09db      	lsrs	r3, r3, #7
 8014c6a:	4413      	add	r3, r2
 8014c6c:	4619      	mov	r1, r3
 8014c6e:	68f8      	ldr	r0, [r7, #12]
 8014c70:	f7ff fde8 	bl	8014844 <move_window>
 8014c74:	4603      	mov	r3, r0
 8014c76:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014c78:	7ffb      	ldrb	r3, [r7, #31]
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d128      	bne.n	8014cd0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8014c84:	68fb      	ldr	r3, [r7, #12]
 8014c86:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014c8a:	68bb      	ldr	r3, [r7, #8]
 8014c8c:	009b      	lsls	r3, r3, #2
 8014c8e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014c92:	4413      	add	r3, r2
 8014c94:	4618      	mov	r0, r3
 8014c96:	f7ff fb3c 	bl	8014312 <ld_dword>
 8014c9a:	4603      	mov	r3, r0
 8014c9c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8014ca0:	4323      	orrs	r3, r4
 8014ca2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8014ca4:	68fb      	ldr	r3, [r7, #12]
 8014ca6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014caa:	68bb      	ldr	r3, [r7, #8]
 8014cac:	009b      	lsls	r3, r3, #2
 8014cae:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014cb2:	4413      	add	r3, r2
 8014cb4:	6879      	ldr	r1, [r7, #4]
 8014cb6:	4618      	mov	r0, r3
 8014cb8:	f7ff fb69 	bl	801438e <st_dword>
			fs->wflag = 1;
 8014cbc:	68fb      	ldr	r3, [r7, #12]
 8014cbe:	2201      	movs	r2, #1
 8014cc0:	70da      	strb	r2, [r3, #3]
			break;
 8014cc2:	e006      	b.n	8014cd2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014cc4:	bf00      	nop
 8014cc6:	e004      	b.n	8014cd2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014cc8:	bf00      	nop
 8014cca:	e002      	b.n	8014cd2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014ccc:	bf00      	nop
 8014cce:	e000      	b.n	8014cd2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014cd0:	bf00      	nop
		}
	}
	return res;
 8014cd2:	7ffb      	ldrb	r3, [r7, #31]
}
 8014cd4:	4618      	mov	r0, r3
 8014cd6:	3724      	adds	r7, #36	@ 0x24
 8014cd8:	46bd      	mov	sp, r7
 8014cda:	bd90      	pop	{r4, r7, pc}

08014cdc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8014cdc:	b580      	push	{r7, lr}
 8014cde:	b088      	sub	sp, #32
 8014ce0:	af00      	add	r7, sp, #0
 8014ce2:	60f8      	str	r0, [r7, #12]
 8014ce4:	60b9      	str	r1, [r7, #8]
 8014ce6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8014ce8:	2300      	movs	r3, #0
 8014cea:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8014cec:	68fb      	ldr	r3, [r7, #12]
 8014cee:	681b      	ldr	r3, [r3, #0]
 8014cf0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8014cf2:	68bb      	ldr	r3, [r7, #8]
 8014cf4:	2b01      	cmp	r3, #1
 8014cf6:	d904      	bls.n	8014d02 <remove_chain+0x26>
 8014cf8:	69bb      	ldr	r3, [r7, #24]
 8014cfa:	699b      	ldr	r3, [r3, #24]
 8014cfc:	68ba      	ldr	r2, [r7, #8]
 8014cfe:	429a      	cmp	r2, r3
 8014d00:	d301      	bcc.n	8014d06 <remove_chain+0x2a>
 8014d02:	2302      	movs	r3, #2
 8014d04:	e04b      	b.n	8014d9e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	2b00      	cmp	r3, #0
 8014d0a:	d00c      	beq.n	8014d26 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8014d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8014d10:	6879      	ldr	r1, [r7, #4]
 8014d12:	69b8      	ldr	r0, [r7, #24]
 8014d14:	f7ff fef8 	bl	8014b08 <put_fat>
 8014d18:	4603      	mov	r3, r0
 8014d1a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8014d1c:	7ffb      	ldrb	r3, [r7, #31]
 8014d1e:	2b00      	cmp	r3, #0
 8014d20:	d001      	beq.n	8014d26 <remove_chain+0x4a>
 8014d22:	7ffb      	ldrb	r3, [r7, #31]
 8014d24:	e03b      	b.n	8014d9e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8014d26:	68b9      	ldr	r1, [r7, #8]
 8014d28:	68f8      	ldr	r0, [r7, #12]
 8014d2a:	f7ff fe46 	bl	80149ba <get_fat>
 8014d2e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8014d30:	697b      	ldr	r3, [r7, #20]
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	d031      	beq.n	8014d9a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8014d36:	697b      	ldr	r3, [r7, #20]
 8014d38:	2b01      	cmp	r3, #1
 8014d3a:	d101      	bne.n	8014d40 <remove_chain+0x64>
 8014d3c:	2302      	movs	r3, #2
 8014d3e:	e02e      	b.n	8014d9e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8014d40:	697b      	ldr	r3, [r7, #20]
 8014d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d46:	d101      	bne.n	8014d4c <remove_chain+0x70>
 8014d48:	2301      	movs	r3, #1
 8014d4a:	e028      	b.n	8014d9e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8014d4c:	2200      	movs	r2, #0
 8014d4e:	68b9      	ldr	r1, [r7, #8]
 8014d50:	69b8      	ldr	r0, [r7, #24]
 8014d52:	f7ff fed9 	bl	8014b08 <put_fat>
 8014d56:	4603      	mov	r3, r0
 8014d58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8014d5a:	7ffb      	ldrb	r3, [r7, #31]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d001      	beq.n	8014d64 <remove_chain+0x88>
 8014d60:	7ffb      	ldrb	r3, [r7, #31]
 8014d62:	e01c      	b.n	8014d9e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8014d64:	69bb      	ldr	r3, [r7, #24]
 8014d66:	695a      	ldr	r2, [r3, #20]
 8014d68:	69bb      	ldr	r3, [r7, #24]
 8014d6a:	699b      	ldr	r3, [r3, #24]
 8014d6c:	3b02      	subs	r3, #2
 8014d6e:	429a      	cmp	r2, r3
 8014d70:	d20b      	bcs.n	8014d8a <remove_chain+0xae>
			fs->free_clst++;
 8014d72:	69bb      	ldr	r3, [r7, #24]
 8014d74:	695b      	ldr	r3, [r3, #20]
 8014d76:	1c5a      	adds	r2, r3, #1
 8014d78:	69bb      	ldr	r3, [r7, #24]
 8014d7a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8014d7c:	69bb      	ldr	r3, [r7, #24]
 8014d7e:	791b      	ldrb	r3, [r3, #4]
 8014d80:	f043 0301 	orr.w	r3, r3, #1
 8014d84:	b2da      	uxtb	r2, r3
 8014d86:	69bb      	ldr	r3, [r7, #24]
 8014d88:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8014d8a:	697b      	ldr	r3, [r7, #20]
 8014d8c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8014d8e:	69bb      	ldr	r3, [r7, #24]
 8014d90:	699b      	ldr	r3, [r3, #24]
 8014d92:	68ba      	ldr	r2, [r7, #8]
 8014d94:	429a      	cmp	r2, r3
 8014d96:	d3c6      	bcc.n	8014d26 <remove_chain+0x4a>
 8014d98:	e000      	b.n	8014d9c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8014d9a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8014d9c:	2300      	movs	r3, #0
}
 8014d9e:	4618      	mov	r0, r3
 8014da0:	3720      	adds	r7, #32
 8014da2:	46bd      	mov	sp, r7
 8014da4:	bd80      	pop	{r7, pc}

08014da6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014da6:	b580      	push	{r7, lr}
 8014da8:	b088      	sub	sp, #32
 8014daa:	af00      	add	r7, sp, #0
 8014dac:	6078      	str	r0, [r7, #4]
 8014dae:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014db6:	683b      	ldr	r3, [r7, #0]
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d10d      	bne.n	8014dd8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014dbc:	693b      	ldr	r3, [r7, #16]
 8014dbe:	691b      	ldr	r3, [r3, #16]
 8014dc0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8014dc2:	69bb      	ldr	r3, [r7, #24]
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	d004      	beq.n	8014dd2 <create_chain+0x2c>
 8014dc8:	693b      	ldr	r3, [r7, #16]
 8014dca:	699b      	ldr	r3, [r3, #24]
 8014dcc:	69ba      	ldr	r2, [r7, #24]
 8014dce:	429a      	cmp	r2, r3
 8014dd0:	d31b      	bcc.n	8014e0a <create_chain+0x64>
 8014dd2:	2301      	movs	r3, #1
 8014dd4:	61bb      	str	r3, [r7, #24]
 8014dd6:	e018      	b.n	8014e0a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014dd8:	6839      	ldr	r1, [r7, #0]
 8014dda:	6878      	ldr	r0, [r7, #4]
 8014ddc:	f7ff fded 	bl	80149ba <get_fat>
 8014de0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8014de2:	68fb      	ldr	r3, [r7, #12]
 8014de4:	2b01      	cmp	r3, #1
 8014de6:	d801      	bhi.n	8014dec <create_chain+0x46>
 8014de8:	2301      	movs	r3, #1
 8014dea:	e070      	b.n	8014ece <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014dec:	68fb      	ldr	r3, [r7, #12]
 8014dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014df2:	d101      	bne.n	8014df8 <create_chain+0x52>
 8014df4:	68fb      	ldr	r3, [r7, #12]
 8014df6:	e06a      	b.n	8014ece <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8014df8:	693b      	ldr	r3, [r7, #16]
 8014dfa:	699b      	ldr	r3, [r3, #24]
 8014dfc:	68fa      	ldr	r2, [r7, #12]
 8014dfe:	429a      	cmp	r2, r3
 8014e00:	d201      	bcs.n	8014e06 <create_chain+0x60>
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	e063      	b.n	8014ece <create_chain+0x128>
		scl = clst;
 8014e06:	683b      	ldr	r3, [r7, #0]
 8014e08:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8014e0a:	69bb      	ldr	r3, [r7, #24]
 8014e0c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8014e0e:	69fb      	ldr	r3, [r7, #28]
 8014e10:	3301      	adds	r3, #1
 8014e12:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8014e14:	693b      	ldr	r3, [r7, #16]
 8014e16:	699b      	ldr	r3, [r3, #24]
 8014e18:	69fa      	ldr	r2, [r7, #28]
 8014e1a:	429a      	cmp	r2, r3
 8014e1c:	d307      	bcc.n	8014e2e <create_chain+0x88>
				ncl = 2;
 8014e1e:	2302      	movs	r3, #2
 8014e20:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8014e22:	69fa      	ldr	r2, [r7, #28]
 8014e24:	69bb      	ldr	r3, [r7, #24]
 8014e26:	429a      	cmp	r2, r3
 8014e28:	d901      	bls.n	8014e2e <create_chain+0x88>
 8014e2a:	2300      	movs	r3, #0
 8014e2c:	e04f      	b.n	8014ece <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8014e2e:	69f9      	ldr	r1, [r7, #28]
 8014e30:	6878      	ldr	r0, [r7, #4]
 8014e32:	f7ff fdc2 	bl	80149ba <get_fat>
 8014e36:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8014e38:	68fb      	ldr	r3, [r7, #12]
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d00e      	beq.n	8014e5c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8014e3e:	68fb      	ldr	r3, [r7, #12]
 8014e40:	2b01      	cmp	r3, #1
 8014e42:	d003      	beq.n	8014e4c <create_chain+0xa6>
 8014e44:	68fb      	ldr	r3, [r7, #12]
 8014e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e4a:	d101      	bne.n	8014e50 <create_chain+0xaa>
 8014e4c:	68fb      	ldr	r3, [r7, #12]
 8014e4e:	e03e      	b.n	8014ece <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8014e50:	69fa      	ldr	r2, [r7, #28]
 8014e52:	69bb      	ldr	r3, [r7, #24]
 8014e54:	429a      	cmp	r2, r3
 8014e56:	d1da      	bne.n	8014e0e <create_chain+0x68>
 8014e58:	2300      	movs	r3, #0
 8014e5a:	e038      	b.n	8014ece <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8014e5c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8014e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8014e62:	69f9      	ldr	r1, [r7, #28]
 8014e64:	6938      	ldr	r0, [r7, #16]
 8014e66:	f7ff fe4f 	bl	8014b08 <put_fat>
 8014e6a:	4603      	mov	r3, r0
 8014e6c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8014e6e:	7dfb      	ldrb	r3, [r7, #23]
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d109      	bne.n	8014e88 <create_chain+0xe2>
 8014e74:	683b      	ldr	r3, [r7, #0]
 8014e76:	2b00      	cmp	r3, #0
 8014e78:	d006      	beq.n	8014e88 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8014e7a:	69fa      	ldr	r2, [r7, #28]
 8014e7c:	6839      	ldr	r1, [r7, #0]
 8014e7e:	6938      	ldr	r0, [r7, #16]
 8014e80:	f7ff fe42 	bl	8014b08 <put_fat>
 8014e84:	4603      	mov	r3, r0
 8014e86:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014e88:	7dfb      	ldrb	r3, [r7, #23]
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	d116      	bne.n	8014ebc <create_chain+0x116>
		fs->last_clst = ncl;
 8014e8e:	693b      	ldr	r3, [r7, #16]
 8014e90:	69fa      	ldr	r2, [r7, #28]
 8014e92:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8014e94:	693b      	ldr	r3, [r7, #16]
 8014e96:	695a      	ldr	r2, [r3, #20]
 8014e98:	693b      	ldr	r3, [r7, #16]
 8014e9a:	699b      	ldr	r3, [r3, #24]
 8014e9c:	3b02      	subs	r3, #2
 8014e9e:	429a      	cmp	r2, r3
 8014ea0:	d804      	bhi.n	8014eac <create_chain+0x106>
 8014ea2:	693b      	ldr	r3, [r7, #16]
 8014ea4:	695b      	ldr	r3, [r3, #20]
 8014ea6:	1e5a      	subs	r2, r3, #1
 8014ea8:	693b      	ldr	r3, [r7, #16]
 8014eaa:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8014eac:	693b      	ldr	r3, [r7, #16]
 8014eae:	791b      	ldrb	r3, [r3, #4]
 8014eb0:	f043 0301 	orr.w	r3, r3, #1
 8014eb4:	b2da      	uxtb	r2, r3
 8014eb6:	693b      	ldr	r3, [r7, #16]
 8014eb8:	711a      	strb	r2, [r3, #4]
 8014eba:	e007      	b.n	8014ecc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014ebc:	7dfb      	ldrb	r3, [r7, #23]
 8014ebe:	2b01      	cmp	r3, #1
 8014ec0:	d102      	bne.n	8014ec8 <create_chain+0x122>
 8014ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8014ec6:	e000      	b.n	8014eca <create_chain+0x124>
 8014ec8:	2301      	movs	r3, #1
 8014eca:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014ecc:	69fb      	ldr	r3, [r7, #28]
}
 8014ece:	4618      	mov	r0, r3
 8014ed0:	3720      	adds	r7, #32
 8014ed2:	46bd      	mov	sp, r7
 8014ed4:	bd80      	pop	{r7, pc}

08014ed6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014ed6:	b480      	push	{r7}
 8014ed8:	b087      	sub	sp, #28
 8014eda:	af00      	add	r7, sp, #0
 8014edc:	6078      	str	r0, [r7, #4]
 8014ede:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	681b      	ldr	r3, [r3, #0]
 8014ee4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014eea:	3304      	adds	r3, #4
 8014eec:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8014eee:	683b      	ldr	r3, [r7, #0]
 8014ef0:	0a5b      	lsrs	r3, r3, #9
 8014ef2:	68fa      	ldr	r2, [r7, #12]
 8014ef4:	8952      	ldrh	r2, [r2, #10]
 8014ef6:	fbb3 f3f2 	udiv	r3, r3, r2
 8014efa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014efc:	693b      	ldr	r3, [r7, #16]
 8014efe:	1d1a      	adds	r2, r3, #4
 8014f00:	613a      	str	r2, [r7, #16]
 8014f02:	681b      	ldr	r3, [r3, #0]
 8014f04:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8014f06:	68bb      	ldr	r3, [r7, #8]
 8014f08:	2b00      	cmp	r3, #0
 8014f0a:	d101      	bne.n	8014f10 <clmt_clust+0x3a>
 8014f0c:	2300      	movs	r3, #0
 8014f0e:	e010      	b.n	8014f32 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8014f10:	697a      	ldr	r2, [r7, #20]
 8014f12:	68bb      	ldr	r3, [r7, #8]
 8014f14:	429a      	cmp	r2, r3
 8014f16:	d307      	bcc.n	8014f28 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8014f18:	697a      	ldr	r2, [r7, #20]
 8014f1a:	68bb      	ldr	r3, [r7, #8]
 8014f1c:	1ad3      	subs	r3, r2, r3
 8014f1e:	617b      	str	r3, [r7, #20]
 8014f20:	693b      	ldr	r3, [r7, #16]
 8014f22:	3304      	adds	r3, #4
 8014f24:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014f26:	e7e9      	b.n	8014efc <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8014f28:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8014f2a:	693b      	ldr	r3, [r7, #16]
 8014f2c:	681a      	ldr	r2, [r3, #0]
 8014f2e:	697b      	ldr	r3, [r7, #20]
 8014f30:	4413      	add	r3, r2
}
 8014f32:	4618      	mov	r0, r3
 8014f34:	371c      	adds	r7, #28
 8014f36:	46bd      	mov	sp, r7
 8014f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f3c:	4770      	bx	lr

08014f3e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8014f3e:	b580      	push	{r7, lr}
 8014f40:	b086      	sub	sp, #24
 8014f42:	af00      	add	r7, sp, #0
 8014f44:	6078      	str	r0, [r7, #4]
 8014f46:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	681b      	ldr	r3, [r3, #0]
 8014f4c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8014f4e:	683b      	ldr	r3, [r7, #0]
 8014f50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014f54:	d204      	bcs.n	8014f60 <dir_sdi+0x22>
 8014f56:	683b      	ldr	r3, [r7, #0]
 8014f58:	f003 031f 	and.w	r3, r3, #31
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	d001      	beq.n	8014f64 <dir_sdi+0x26>
		return FR_INT_ERR;
 8014f60:	2302      	movs	r3, #2
 8014f62:	e063      	b.n	801502c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	683a      	ldr	r2, [r7, #0]
 8014f68:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	689b      	ldr	r3, [r3, #8]
 8014f6e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014f70:	697b      	ldr	r3, [r7, #20]
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d106      	bne.n	8014f84 <dir_sdi+0x46>
 8014f76:	693b      	ldr	r3, [r7, #16]
 8014f78:	781b      	ldrb	r3, [r3, #0]
 8014f7a:	2b02      	cmp	r3, #2
 8014f7c:	d902      	bls.n	8014f84 <dir_sdi+0x46>
		clst = fs->dirbase;
 8014f7e:	693b      	ldr	r3, [r7, #16]
 8014f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f82:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8014f84:	697b      	ldr	r3, [r7, #20]
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d10c      	bne.n	8014fa4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8014f8a:	683b      	ldr	r3, [r7, #0]
 8014f8c:	095b      	lsrs	r3, r3, #5
 8014f8e:	693a      	ldr	r2, [r7, #16]
 8014f90:	8912      	ldrh	r2, [r2, #8]
 8014f92:	4293      	cmp	r3, r2
 8014f94:	d301      	bcc.n	8014f9a <dir_sdi+0x5c>
 8014f96:	2302      	movs	r3, #2
 8014f98:	e048      	b.n	801502c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8014f9a:	693b      	ldr	r3, [r7, #16]
 8014f9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014f9e:	687b      	ldr	r3, [r7, #4]
 8014fa0:	61da      	str	r2, [r3, #28]
 8014fa2:	e029      	b.n	8014ff8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014fa4:	693b      	ldr	r3, [r7, #16]
 8014fa6:	895b      	ldrh	r3, [r3, #10]
 8014fa8:	025b      	lsls	r3, r3, #9
 8014faa:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014fac:	e019      	b.n	8014fe2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	6979      	ldr	r1, [r7, #20]
 8014fb2:	4618      	mov	r0, r3
 8014fb4:	f7ff fd01 	bl	80149ba <get_fat>
 8014fb8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014fba:	697b      	ldr	r3, [r7, #20]
 8014fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fc0:	d101      	bne.n	8014fc6 <dir_sdi+0x88>
 8014fc2:	2301      	movs	r3, #1
 8014fc4:	e032      	b.n	801502c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014fc6:	697b      	ldr	r3, [r7, #20]
 8014fc8:	2b01      	cmp	r3, #1
 8014fca:	d904      	bls.n	8014fd6 <dir_sdi+0x98>
 8014fcc:	693b      	ldr	r3, [r7, #16]
 8014fce:	699b      	ldr	r3, [r3, #24]
 8014fd0:	697a      	ldr	r2, [r7, #20]
 8014fd2:	429a      	cmp	r2, r3
 8014fd4:	d301      	bcc.n	8014fda <dir_sdi+0x9c>
 8014fd6:	2302      	movs	r3, #2
 8014fd8:	e028      	b.n	801502c <dir_sdi+0xee>
			ofs -= csz;
 8014fda:	683a      	ldr	r2, [r7, #0]
 8014fdc:	68fb      	ldr	r3, [r7, #12]
 8014fde:	1ad3      	subs	r3, r2, r3
 8014fe0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014fe2:	683a      	ldr	r2, [r7, #0]
 8014fe4:	68fb      	ldr	r3, [r7, #12]
 8014fe6:	429a      	cmp	r2, r3
 8014fe8:	d2e1      	bcs.n	8014fae <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8014fea:	6979      	ldr	r1, [r7, #20]
 8014fec:	6938      	ldr	r0, [r7, #16]
 8014fee:	f7ff fcc5 	bl	801497c <clust2sect>
 8014ff2:	4602      	mov	r2, r0
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	697a      	ldr	r2, [r7, #20]
 8014ffc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	69db      	ldr	r3, [r3, #28]
 8015002:	2b00      	cmp	r3, #0
 8015004:	d101      	bne.n	801500a <dir_sdi+0xcc>
 8015006:	2302      	movs	r3, #2
 8015008:	e010      	b.n	801502c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	69da      	ldr	r2, [r3, #28]
 801500e:	683b      	ldr	r3, [r7, #0]
 8015010:	0a5b      	lsrs	r3, r3, #9
 8015012:	441a      	add	r2, r3
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8015018:	693b      	ldr	r3, [r7, #16]
 801501a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801501e:	683b      	ldr	r3, [r7, #0]
 8015020:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015024:	441a      	add	r2, r3
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801502a:	2300      	movs	r3, #0
}
 801502c:	4618      	mov	r0, r3
 801502e:	3718      	adds	r7, #24
 8015030:	46bd      	mov	sp, r7
 8015032:	bd80      	pop	{r7, pc}

08015034 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8015034:	b580      	push	{r7, lr}
 8015036:	b086      	sub	sp, #24
 8015038:	af00      	add	r7, sp, #0
 801503a:	6078      	str	r0, [r7, #4]
 801503c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	681b      	ldr	r3, [r3, #0]
 8015042:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	695b      	ldr	r3, [r3, #20]
 8015048:	3320      	adds	r3, #32
 801504a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	69db      	ldr	r3, [r3, #28]
 8015050:	2b00      	cmp	r3, #0
 8015052:	d003      	beq.n	801505c <dir_next+0x28>
 8015054:	68bb      	ldr	r3, [r7, #8]
 8015056:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801505a:	d301      	bcc.n	8015060 <dir_next+0x2c>
 801505c:	2304      	movs	r3, #4
 801505e:	e0aa      	b.n	80151b6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8015060:	68bb      	ldr	r3, [r7, #8]
 8015062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015066:	2b00      	cmp	r3, #0
 8015068:	f040 8098 	bne.w	801519c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	69db      	ldr	r3, [r3, #28]
 8015070:	1c5a      	adds	r2, r3, #1
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	699b      	ldr	r3, [r3, #24]
 801507a:	2b00      	cmp	r3, #0
 801507c:	d10b      	bne.n	8015096 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801507e:	68bb      	ldr	r3, [r7, #8]
 8015080:	095b      	lsrs	r3, r3, #5
 8015082:	68fa      	ldr	r2, [r7, #12]
 8015084:	8912      	ldrh	r2, [r2, #8]
 8015086:	4293      	cmp	r3, r2
 8015088:	f0c0 8088 	bcc.w	801519c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	2200      	movs	r2, #0
 8015090:	61da      	str	r2, [r3, #28]
 8015092:	2304      	movs	r3, #4
 8015094:	e08f      	b.n	80151b6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8015096:	68bb      	ldr	r3, [r7, #8]
 8015098:	0a5b      	lsrs	r3, r3, #9
 801509a:	68fa      	ldr	r2, [r7, #12]
 801509c:	8952      	ldrh	r2, [r2, #10]
 801509e:	3a01      	subs	r2, #1
 80150a0:	4013      	ands	r3, r2
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	d17a      	bne.n	801519c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80150a6:	687a      	ldr	r2, [r7, #4]
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	699b      	ldr	r3, [r3, #24]
 80150ac:	4619      	mov	r1, r3
 80150ae:	4610      	mov	r0, r2
 80150b0:	f7ff fc83 	bl	80149ba <get_fat>
 80150b4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80150b6:	697b      	ldr	r3, [r7, #20]
 80150b8:	2b01      	cmp	r3, #1
 80150ba:	d801      	bhi.n	80150c0 <dir_next+0x8c>
 80150bc:	2302      	movs	r3, #2
 80150be:	e07a      	b.n	80151b6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80150c0:	697b      	ldr	r3, [r7, #20]
 80150c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150c6:	d101      	bne.n	80150cc <dir_next+0x98>
 80150c8:	2301      	movs	r3, #1
 80150ca:	e074      	b.n	80151b6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80150cc:	68fb      	ldr	r3, [r7, #12]
 80150ce:	699b      	ldr	r3, [r3, #24]
 80150d0:	697a      	ldr	r2, [r7, #20]
 80150d2:	429a      	cmp	r2, r3
 80150d4:	d358      	bcc.n	8015188 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80150d6:	683b      	ldr	r3, [r7, #0]
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d104      	bne.n	80150e6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	2200      	movs	r2, #0
 80150e0:	61da      	str	r2, [r3, #28]
 80150e2:	2304      	movs	r3, #4
 80150e4:	e067      	b.n	80151b6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80150e6:	687a      	ldr	r2, [r7, #4]
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	699b      	ldr	r3, [r3, #24]
 80150ec:	4619      	mov	r1, r3
 80150ee:	4610      	mov	r0, r2
 80150f0:	f7ff fe59 	bl	8014da6 <create_chain>
 80150f4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80150f6:	697b      	ldr	r3, [r7, #20]
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	d101      	bne.n	8015100 <dir_next+0xcc>
 80150fc:	2307      	movs	r3, #7
 80150fe:	e05a      	b.n	80151b6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8015100:	697b      	ldr	r3, [r7, #20]
 8015102:	2b01      	cmp	r3, #1
 8015104:	d101      	bne.n	801510a <dir_next+0xd6>
 8015106:	2302      	movs	r3, #2
 8015108:	e055      	b.n	80151b6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801510a:	697b      	ldr	r3, [r7, #20]
 801510c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015110:	d101      	bne.n	8015116 <dir_next+0xe2>
 8015112:	2301      	movs	r3, #1
 8015114:	e04f      	b.n	80151b6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8015116:	68f8      	ldr	r0, [r7, #12]
 8015118:	f7ff fb50 	bl	80147bc <sync_window>
 801511c:	4603      	mov	r3, r0
 801511e:	2b00      	cmp	r3, #0
 8015120:	d001      	beq.n	8015126 <dir_next+0xf2>
 8015122:	2301      	movs	r3, #1
 8015124:	e047      	b.n	80151b6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8015126:	68fb      	ldr	r3, [r7, #12]
 8015128:	3334      	adds	r3, #52	@ 0x34
 801512a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801512e:	2100      	movs	r1, #0
 8015130:	4618      	mov	r0, r3
 8015132:	f7ff f979 	bl	8014428 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015136:	2300      	movs	r3, #0
 8015138:	613b      	str	r3, [r7, #16]
 801513a:	6979      	ldr	r1, [r7, #20]
 801513c:	68f8      	ldr	r0, [r7, #12]
 801513e:	f7ff fc1d 	bl	801497c <clust2sect>
 8015142:	4602      	mov	r2, r0
 8015144:	68fb      	ldr	r3, [r7, #12]
 8015146:	631a      	str	r2, [r3, #48]	@ 0x30
 8015148:	e012      	b.n	8015170 <dir_next+0x13c>
						fs->wflag = 1;
 801514a:	68fb      	ldr	r3, [r7, #12]
 801514c:	2201      	movs	r2, #1
 801514e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8015150:	68f8      	ldr	r0, [r7, #12]
 8015152:	f7ff fb33 	bl	80147bc <sync_window>
 8015156:	4603      	mov	r3, r0
 8015158:	2b00      	cmp	r3, #0
 801515a:	d001      	beq.n	8015160 <dir_next+0x12c>
 801515c:	2301      	movs	r3, #1
 801515e:	e02a      	b.n	80151b6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015160:	693b      	ldr	r3, [r7, #16]
 8015162:	3301      	adds	r3, #1
 8015164:	613b      	str	r3, [r7, #16]
 8015166:	68fb      	ldr	r3, [r7, #12]
 8015168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801516a:	1c5a      	adds	r2, r3, #1
 801516c:	68fb      	ldr	r3, [r7, #12]
 801516e:	631a      	str	r2, [r3, #48]	@ 0x30
 8015170:	68fb      	ldr	r3, [r7, #12]
 8015172:	895b      	ldrh	r3, [r3, #10]
 8015174:	461a      	mov	r2, r3
 8015176:	693b      	ldr	r3, [r7, #16]
 8015178:	4293      	cmp	r3, r2
 801517a:	d3e6      	bcc.n	801514a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801517c:	68fb      	ldr	r3, [r7, #12]
 801517e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015180:	693b      	ldr	r3, [r7, #16]
 8015182:	1ad2      	subs	r2, r2, r3
 8015184:	68fb      	ldr	r3, [r7, #12]
 8015186:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	697a      	ldr	r2, [r7, #20]
 801518c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801518e:	6979      	ldr	r1, [r7, #20]
 8015190:	68f8      	ldr	r0, [r7, #12]
 8015192:	f7ff fbf3 	bl	801497c <clust2sect>
 8015196:	4602      	mov	r2, r0
 8015198:	687b      	ldr	r3, [r7, #4]
 801519a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	68ba      	ldr	r2, [r7, #8]
 80151a0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80151a2:	68fb      	ldr	r3, [r7, #12]
 80151a4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80151a8:	68bb      	ldr	r3, [r7, #8]
 80151aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80151ae:	441a      	add	r2, r3
 80151b0:	687b      	ldr	r3, [r7, #4]
 80151b2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80151b4:	2300      	movs	r3, #0
}
 80151b6:	4618      	mov	r0, r3
 80151b8:	3718      	adds	r7, #24
 80151ba:	46bd      	mov	sp, r7
 80151bc:	bd80      	pop	{r7, pc}

080151be <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80151be:	b580      	push	{r7, lr}
 80151c0:	b086      	sub	sp, #24
 80151c2:	af00      	add	r7, sp, #0
 80151c4:	6078      	str	r0, [r7, #4]
 80151c6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	681b      	ldr	r3, [r3, #0]
 80151cc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80151ce:	2100      	movs	r1, #0
 80151d0:	6878      	ldr	r0, [r7, #4]
 80151d2:	f7ff feb4 	bl	8014f3e <dir_sdi>
 80151d6:	4603      	mov	r3, r0
 80151d8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80151da:	7dfb      	ldrb	r3, [r7, #23]
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d12b      	bne.n	8015238 <dir_alloc+0x7a>
		n = 0;
 80151e0:	2300      	movs	r3, #0
 80151e2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	69db      	ldr	r3, [r3, #28]
 80151e8:	4619      	mov	r1, r3
 80151ea:	68f8      	ldr	r0, [r7, #12]
 80151ec:	f7ff fb2a 	bl	8014844 <move_window>
 80151f0:	4603      	mov	r3, r0
 80151f2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80151f4:	7dfb      	ldrb	r3, [r7, #23]
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	d11d      	bne.n	8015236 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	6a1b      	ldr	r3, [r3, #32]
 80151fe:	781b      	ldrb	r3, [r3, #0]
 8015200:	2be5      	cmp	r3, #229	@ 0xe5
 8015202:	d004      	beq.n	801520e <dir_alloc+0x50>
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	6a1b      	ldr	r3, [r3, #32]
 8015208:	781b      	ldrb	r3, [r3, #0]
 801520a:	2b00      	cmp	r3, #0
 801520c:	d107      	bne.n	801521e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 801520e:	693b      	ldr	r3, [r7, #16]
 8015210:	3301      	adds	r3, #1
 8015212:	613b      	str	r3, [r7, #16]
 8015214:	693a      	ldr	r2, [r7, #16]
 8015216:	683b      	ldr	r3, [r7, #0]
 8015218:	429a      	cmp	r2, r3
 801521a:	d102      	bne.n	8015222 <dir_alloc+0x64>
 801521c:	e00c      	b.n	8015238 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801521e:	2300      	movs	r3, #0
 8015220:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8015222:	2101      	movs	r1, #1
 8015224:	6878      	ldr	r0, [r7, #4]
 8015226:	f7ff ff05 	bl	8015034 <dir_next>
 801522a:	4603      	mov	r3, r0
 801522c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801522e:	7dfb      	ldrb	r3, [r7, #23]
 8015230:	2b00      	cmp	r3, #0
 8015232:	d0d7      	beq.n	80151e4 <dir_alloc+0x26>
 8015234:	e000      	b.n	8015238 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8015236:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8015238:	7dfb      	ldrb	r3, [r7, #23]
 801523a:	2b04      	cmp	r3, #4
 801523c:	d101      	bne.n	8015242 <dir_alloc+0x84>
 801523e:	2307      	movs	r3, #7
 8015240:	75fb      	strb	r3, [r7, #23]
	return res;
 8015242:	7dfb      	ldrb	r3, [r7, #23]
}
 8015244:	4618      	mov	r0, r3
 8015246:	3718      	adds	r7, #24
 8015248:	46bd      	mov	sp, r7
 801524a:	bd80      	pop	{r7, pc}

0801524c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801524c:	b580      	push	{r7, lr}
 801524e:	b084      	sub	sp, #16
 8015250:	af00      	add	r7, sp, #0
 8015252:	6078      	str	r0, [r7, #4]
 8015254:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8015256:	683b      	ldr	r3, [r7, #0]
 8015258:	331a      	adds	r3, #26
 801525a:	4618      	mov	r0, r3
 801525c:	f7ff f840 	bl	80142e0 <ld_word>
 8015260:	4603      	mov	r3, r0
 8015262:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	781b      	ldrb	r3, [r3, #0]
 8015268:	2b03      	cmp	r3, #3
 801526a:	d109      	bne.n	8015280 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801526c:	683b      	ldr	r3, [r7, #0]
 801526e:	3314      	adds	r3, #20
 8015270:	4618      	mov	r0, r3
 8015272:	f7ff f835 	bl	80142e0 <ld_word>
 8015276:	4603      	mov	r3, r0
 8015278:	041b      	lsls	r3, r3, #16
 801527a:	68fa      	ldr	r2, [r7, #12]
 801527c:	4313      	orrs	r3, r2
 801527e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8015280:	68fb      	ldr	r3, [r7, #12]
}
 8015282:	4618      	mov	r0, r3
 8015284:	3710      	adds	r7, #16
 8015286:	46bd      	mov	sp, r7
 8015288:	bd80      	pop	{r7, pc}

0801528a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801528a:	b580      	push	{r7, lr}
 801528c:	b084      	sub	sp, #16
 801528e:	af00      	add	r7, sp, #0
 8015290:	60f8      	str	r0, [r7, #12]
 8015292:	60b9      	str	r1, [r7, #8]
 8015294:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8015296:	68bb      	ldr	r3, [r7, #8]
 8015298:	331a      	adds	r3, #26
 801529a:	687a      	ldr	r2, [r7, #4]
 801529c:	b292      	uxth	r2, r2
 801529e:	4611      	mov	r1, r2
 80152a0:	4618      	mov	r0, r3
 80152a2:	f7ff f859 	bl	8014358 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80152a6:	68fb      	ldr	r3, [r7, #12]
 80152a8:	781b      	ldrb	r3, [r3, #0]
 80152aa:	2b03      	cmp	r3, #3
 80152ac:	d109      	bne.n	80152c2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80152ae:	68bb      	ldr	r3, [r7, #8]
 80152b0:	f103 0214 	add.w	r2, r3, #20
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	0c1b      	lsrs	r3, r3, #16
 80152b8:	b29b      	uxth	r3, r3
 80152ba:	4619      	mov	r1, r3
 80152bc:	4610      	mov	r0, r2
 80152be:	f7ff f84b 	bl	8014358 <st_word>
	}
}
 80152c2:	bf00      	nop
 80152c4:	3710      	adds	r7, #16
 80152c6:	46bd      	mov	sp, r7
 80152c8:	bd80      	pop	{r7, pc}
	...

080152cc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80152cc:	b590      	push	{r4, r7, lr}
 80152ce:	b087      	sub	sp, #28
 80152d0:	af00      	add	r7, sp, #0
 80152d2:	6078      	str	r0, [r7, #4]
 80152d4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80152d6:	683b      	ldr	r3, [r7, #0]
 80152d8:	331a      	adds	r3, #26
 80152da:	4618      	mov	r0, r3
 80152dc:	f7ff f800 	bl	80142e0 <ld_word>
 80152e0:	4603      	mov	r3, r0
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	d001      	beq.n	80152ea <cmp_lfn+0x1e>
 80152e6:	2300      	movs	r3, #0
 80152e8:	e059      	b.n	801539e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80152ea:	683b      	ldr	r3, [r7, #0]
 80152ec:	781b      	ldrb	r3, [r3, #0]
 80152ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80152f2:	1e5a      	subs	r2, r3, #1
 80152f4:	4613      	mov	r3, r2
 80152f6:	005b      	lsls	r3, r3, #1
 80152f8:	4413      	add	r3, r2
 80152fa:	009b      	lsls	r3, r3, #2
 80152fc:	4413      	add	r3, r2
 80152fe:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015300:	2301      	movs	r3, #1
 8015302:	81fb      	strh	r3, [r7, #14]
 8015304:	2300      	movs	r3, #0
 8015306:	613b      	str	r3, [r7, #16]
 8015308:	e033      	b.n	8015372 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801530a:	4a27      	ldr	r2, [pc, #156]	@ (80153a8 <cmp_lfn+0xdc>)
 801530c:	693b      	ldr	r3, [r7, #16]
 801530e:	4413      	add	r3, r2
 8015310:	781b      	ldrb	r3, [r3, #0]
 8015312:	461a      	mov	r2, r3
 8015314:	683b      	ldr	r3, [r7, #0]
 8015316:	4413      	add	r3, r2
 8015318:	4618      	mov	r0, r3
 801531a:	f7fe ffe1 	bl	80142e0 <ld_word>
 801531e:	4603      	mov	r3, r0
 8015320:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8015322:	89fb      	ldrh	r3, [r7, #14]
 8015324:	2b00      	cmp	r3, #0
 8015326:	d01a      	beq.n	801535e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8015328:	697b      	ldr	r3, [r7, #20]
 801532a:	2bfe      	cmp	r3, #254	@ 0xfe
 801532c:	d812      	bhi.n	8015354 <cmp_lfn+0x88>
 801532e:	89bb      	ldrh	r3, [r7, #12]
 8015330:	4618      	mov	r0, r3
 8015332:	f001 ff13 	bl	801715c <ff_wtoupper>
 8015336:	4603      	mov	r3, r0
 8015338:	461c      	mov	r4, r3
 801533a:	697b      	ldr	r3, [r7, #20]
 801533c:	1c5a      	adds	r2, r3, #1
 801533e:	617a      	str	r2, [r7, #20]
 8015340:	005b      	lsls	r3, r3, #1
 8015342:	687a      	ldr	r2, [r7, #4]
 8015344:	4413      	add	r3, r2
 8015346:	881b      	ldrh	r3, [r3, #0]
 8015348:	4618      	mov	r0, r3
 801534a:	f001 ff07 	bl	801715c <ff_wtoupper>
 801534e:	4603      	mov	r3, r0
 8015350:	429c      	cmp	r4, r3
 8015352:	d001      	beq.n	8015358 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8015354:	2300      	movs	r3, #0
 8015356:	e022      	b.n	801539e <cmp_lfn+0xd2>
			}
			wc = uc;
 8015358:	89bb      	ldrh	r3, [r7, #12]
 801535a:	81fb      	strh	r3, [r7, #14]
 801535c:	e006      	b.n	801536c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801535e:	89bb      	ldrh	r3, [r7, #12]
 8015360:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015364:	4293      	cmp	r3, r2
 8015366:	d001      	beq.n	801536c <cmp_lfn+0xa0>
 8015368:	2300      	movs	r3, #0
 801536a:	e018      	b.n	801539e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801536c:	693b      	ldr	r3, [r7, #16]
 801536e:	3301      	adds	r3, #1
 8015370:	613b      	str	r3, [r7, #16]
 8015372:	693b      	ldr	r3, [r7, #16]
 8015374:	2b0c      	cmp	r3, #12
 8015376:	d9c8      	bls.n	801530a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8015378:	683b      	ldr	r3, [r7, #0]
 801537a:	781b      	ldrb	r3, [r3, #0]
 801537c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015380:	2b00      	cmp	r3, #0
 8015382:	d00b      	beq.n	801539c <cmp_lfn+0xd0>
 8015384:	89fb      	ldrh	r3, [r7, #14]
 8015386:	2b00      	cmp	r3, #0
 8015388:	d008      	beq.n	801539c <cmp_lfn+0xd0>
 801538a:	697b      	ldr	r3, [r7, #20]
 801538c:	005b      	lsls	r3, r3, #1
 801538e:	687a      	ldr	r2, [r7, #4]
 8015390:	4413      	add	r3, r2
 8015392:	881b      	ldrh	r3, [r3, #0]
 8015394:	2b00      	cmp	r3, #0
 8015396:	d001      	beq.n	801539c <cmp_lfn+0xd0>
 8015398:	2300      	movs	r3, #0
 801539a:	e000      	b.n	801539e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 801539c:	2301      	movs	r3, #1
}
 801539e:	4618      	mov	r0, r3
 80153a0:	371c      	adds	r7, #28
 80153a2:	46bd      	mov	sp, r7
 80153a4:	bd90      	pop	{r4, r7, pc}
 80153a6:	bf00      	nop
 80153a8:	0801c9a0 	.word	0x0801c9a0

080153ac <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80153ac:	b580      	push	{r7, lr}
 80153ae:	b088      	sub	sp, #32
 80153b0:	af00      	add	r7, sp, #0
 80153b2:	60f8      	str	r0, [r7, #12]
 80153b4:	60b9      	str	r1, [r7, #8]
 80153b6:	4611      	mov	r1, r2
 80153b8:	461a      	mov	r2, r3
 80153ba:	460b      	mov	r3, r1
 80153bc:	71fb      	strb	r3, [r7, #7]
 80153be:	4613      	mov	r3, r2
 80153c0:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80153c2:	68bb      	ldr	r3, [r7, #8]
 80153c4:	330d      	adds	r3, #13
 80153c6:	79ba      	ldrb	r2, [r7, #6]
 80153c8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80153ca:	68bb      	ldr	r3, [r7, #8]
 80153cc:	330b      	adds	r3, #11
 80153ce:	220f      	movs	r2, #15
 80153d0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80153d2:	68bb      	ldr	r3, [r7, #8]
 80153d4:	330c      	adds	r3, #12
 80153d6:	2200      	movs	r2, #0
 80153d8:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80153da:	68bb      	ldr	r3, [r7, #8]
 80153dc:	331a      	adds	r3, #26
 80153de:	2100      	movs	r1, #0
 80153e0:	4618      	mov	r0, r3
 80153e2:	f7fe ffb9 	bl	8014358 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80153e6:	79fb      	ldrb	r3, [r7, #7]
 80153e8:	1e5a      	subs	r2, r3, #1
 80153ea:	4613      	mov	r3, r2
 80153ec:	005b      	lsls	r3, r3, #1
 80153ee:	4413      	add	r3, r2
 80153f0:	009b      	lsls	r3, r3, #2
 80153f2:	4413      	add	r3, r2
 80153f4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80153f6:	2300      	movs	r3, #0
 80153f8:	82fb      	strh	r3, [r7, #22]
 80153fa:	2300      	movs	r3, #0
 80153fc:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80153fe:	8afb      	ldrh	r3, [r7, #22]
 8015400:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015404:	4293      	cmp	r3, r2
 8015406:	d007      	beq.n	8015418 <put_lfn+0x6c>
 8015408:	69fb      	ldr	r3, [r7, #28]
 801540a:	1c5a      	adds	r2, r3, #1
 801540c:	61fa      	str	r2, [r7, #28]
 801540e:	005b      	lsls	r3, r3, #1
 8015410:	68fa      	ldr	r2, [r7, #12]
 8015412:	4413      	add	r3, r2
 8015414:	881b      	ldrh	r3, [r3, #0]
 8015416:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8015418:	4a17      	ldr	r2, [pc, #92]	@ (8015478 <put_lfn+0xcc>)
 801541a:	69bb      	ldr	r3, [r7, #24]
 801541c:	4413      	add	r3, r2
 801541e:	781b      	ldrb	r3, [r3, #0]
 8015420:	461a      	mov	r2, r3
 8015422:	68bb      	ldr	r3, [r7, #8]
 8015424:	4413      	add	r3, r2
 8015426:	8afa      	ldrh	r2, [r7, #22]
 8015428:	4611      	mov	r1, r2
 801542a:	4618      	mov	r0, r3
 801542c:	f7fe ff94 	bl	8014358 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8015430:	8afb      	ldrh	r3, [r7, #22]
 8015432:	2b00      	cmp	r3, #0
 8015434:	d102      	bne.n	801543c <put_lfn+0x90>
 8015436:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801543a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 801543c:	69bb      	ldr	r3, [r7, #24]
 801543e:	3301      	adds	r3, #1
 8015440:	61bb      	str	r3, [r7, #24]
 8015442:	69bb      	ldr	r3, [r7, #24]
 8015444:	2b0c      	cmp	r3, #12
 8015446:	d9da      	bls.n	80153fe <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8015448:	8afb      	ldrh	r3, [r7, #22]
 801544a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801544e:	4293      	cmp	r3, r2
 8015450:	d006      	beq.n	8015460 <put_lfn+0xb4>
 8015452:	69fb      	ldr	r3, [r7, #28]
 8015454:	005b      	lsls	r3, r3, #1
 8015456:	68fa      	ldr	r2, [r7, #12]
 8015458:	4413      	add	r3, r2
 801545a:	881b      	ldrh	r3, [r3, #0]
 801545c:	2b00      	cmp	r3, #0
 801545e:	d103      	bne.n	8015468 <put_lfn+0xbc>
 8015460:	79fb      	ldrb	r3, [r7, #7]
 8015462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015466:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8015468:	68bb      	ldr	r3, [r7, #8]
 801546a:	79fa      	ldrb	r2, [r7, #7]
 801546c:	701a      	strb	r2, [r3, #0]
}
 801546e:	bf00      	nop
 8015470:	3720      	adds	r7, #32
 8015472:	46bd      	mov	sp, r7
 8015474:	bd80      	pop	{r7, pc}
 8015476:	bf00      	nop
 8015478:	0801c9a0 	.word	0x0801c9a0

0801547c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 801547c:	b580      	push	{r7, lr}
 801547e:	b08c      	sub	sp, #48	@ 0x30
 8015480:	af00      	add	r7, sp, #0
 8015482:	60f8      	str	r0, [r7, #12]
 8015484:	60b9      	str	r1, [r7, #8]
 8015486:	607a      	str	r2, [r7, #4]
 8015488:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 801548a:	220b      	movs	r2, #11
 801548c:	68b9      	ldr	r1, [r7, #8]
 801548e:	68f8      	ldr	r0, [r7, #12]
 8015490:	f7fe ffa9 	bl	80143e6 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8015494:	683b      	ldr	r3, [r7, #0]
 8015496:	2b05      	cmp	r3, #5
 8015498:	d92b      	bls.n	80154f2 <gen_numname+0x76>
		sr = seq;
 801549a:	683b      	ldr	r3, [r7, #0]
 801549c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 801549e:	e022      	b.n	80154e6 <gen_numname+0x6a>
			wc = *lfn++;
 80154a0:	687b      	ldr	r3, [r7, #4]
 80154a2:	1c9a      	adds	r2, r3, #2
 80154a4:	607a      	str	r2, [r7, #4]
 80154a6:	881b      	ldrh	r3, [r3, #0]
 80154a8:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80154aa:	2300      	movs	r3, #0
 80154ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80154ae:	e017      	b.n	80154e0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80154b0:	69fb      	ldr	r3, [r7, #28]
 80154b2:	005a      	lsls	r2, r3, #1
 80154b4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80154b6:	f003 0301 	and.w	r3, r3, #1
 80154ba:	4413      	add	r3, r2
 80154bc:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80154be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80154c0:	085b      	lsrs	r3, r3, #1
 80154c2:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80154c4:	69fb      	ldr	r3, [r7, #28]
 80154c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d005      	beq.n	80154da <gen_numname+0x5e>
 80154ce:	69fb      	ldr	r3, [r7, #28]
 80154d0:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80154d4:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80154d8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80154da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154dc:	3301      	adds	r3, #1
 80154de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80154e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154e2:	2b0f      	cmp	r3, #15
 80154e4:	d9e4      	bls.n	80154b0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	881b      	ldrh	r3, [r3, #0]
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d1d8      	bne.n	80154a0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80154ee:	69fb      	ldr	r3, [r7, #28]
 80154f0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80154f2:	2307      	movs	r3, #7
 80154f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80154f6:	683b      	ldr	r3, [r7, #0]
 80154f8:	b2db      	uxtb	r3, r3
 80154fa:	f003 030f 	and.w	r3, r3, #15
 80154fe:	b2db      	uxtb	r3, r3
 8015500:	3330      	adds	r3, #48	@ 0x30
 8015502:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8015506:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801550a:	2b39      	cmp	r3, #57	@ 0x39
 801550c:	d904      	bls.n	8015518 <gen_numname+0x9c>
 801550e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015512:	3307      	adds	r3, #7
 8015514:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8015518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801551a:	1e5a      	subs	r2, r3, #1
 801551c:	62ba      	str	r2, [r7, #40]	@ 0x28
 801551e:	3330      	adds	r3, #48	@ 0x30
 8015520:	443b      	add	r3, r7
 8015522:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8015526:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 801552a:	683b      	ldr	r3, [r7, #0]
 801552c:	091b      	lsrs	r3, r3, #4
 801552e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8015530:	683b      	ldr	r3, [r7, #0]
 8015532:	2b00      	cmp	r3, #0
 8015534:	d1df      	bne.n	80154f6 <gen_numname+0x7a>
	ns[i] = '~';
 8015536:	f107 0214 	add.w	r2, r7, #20
 801553a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801553c:	4413      	add	r3, r2
 801553e:	227e      	movs	r2, #126	@ 0x7e
 8015540:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8015542:	2300      	movs	r3, #0
 8015544:	627b      	str	r3, [r7, #36]	@ 0x24
 8015546:	e002      	b.n	801554e <gen_numname+0xd2>
 8015548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801554a:	3301      	adds	r3, #1
 801554c:	627b      	str	r3, [r7, #36]	@ 0x24
 801554e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015552:	429a      	cmp	r2, r3
 8015554:	d205      	bcs.n	8015562 <gen_numname+0xe6>
 8015556:	68fa      	ldr	r2, [r7, #12]
 8015558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801555a:	4413      	add	r3, r2
 801555c:	781b      	ldrb	r3, [r3, #0]
 801555e:	2b20      	cmp	r3, #32
 8015560:	d1f2      	bne.n	8015548 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8015562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015564:	2b07      	cmp	r3, #7
 8015566:	d807      	bhi.n	8015578 <gen_numname+0xfc>
 8015568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801556a:	1c5a      	adds	r2, r3, #1
 801556c:	62ba      	str	r2, [r7, #40]	@ 0x28
 801556e:	3330      	adds	r3, #48	@ 0x30
 8015570:	443b      	add	r3, r7
 8015572:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8015576:	e000      	b.n	801557a <gen_numname+0xfe>
 8015578:	2120      	movs	r1, #32
 801557a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801557c:	1c5a      	adds	r2, r3, #1
 801557e:	627a      	str	r2, [r7, #36]	@ 0x24
 8015580:	68fa      	ldr	r2, [r7, #12]
 8015582:	4413      	add	r3, r2
 8015584:	460a      	mov	r2, r1
 8015586:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801558a:	2b07      	cmp	r3, #7
 801558c:	d9e9      	bls.n	8015562 <gen_numname+0xe6>
}
 801558e:	bf00      	nop
 8015590:	bf00      	nop
 8015592:	3730      	adds	r7, #48	@ 0x30
 8015594:	46bd      	mov	sp, r7
 8015596:	bd80      	pop	{r7, pc}

08015598 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8015598:	b480      	push	{r7}
 801559a:	b085      	sub	sp, #20
 801559c:	af00      	add	r7, sp, #0
 801559e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80155a0:	2300      	movs	r3, #0
 80155a2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80155a4:	230b      	movs	r3, #11
 80155a6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80155a8:	7bfb      	ldrb	r3, [r7, #15]
 80155aa:	b2da      	uxtb	r2, r3
 80155ac:	0852      	lsrs	r2, r2, #1
 80155ae:	01db      	lsls	r3, r3, #7
 80155b0:	4313      	orrs	r3, r2
 80155b2:	b2da      	uxtb	r2, r3
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	1c59      	adds	r1, r3, #1
 80155b8:	6079      	str	r1, [r7, #4]
 80155ba:	781b      	ldrb	r3, [r3, #0]
 80155bc:	4413      	add	r3, r2
 80155be:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80155c0:	68bb      	ldr	r3, [r7, #8]
 80155c2:	3b01      	subs	r3, #1
 80155c4:	60bb      	str	r3, [r7, #8]
 80155c6:	68bb      	ldr	r3, [r7, #8]
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	d1ed      	bne.n	80155a8 <sum_sfn+0x10>
	return sum;
 80155cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80155ce:	4618      	mov	r0, r3
 80155d0:	3714      	adds	r7, #20
 80155d2:	46bd      	mov	sp, r7
 80155d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155d8:	4770      	bx	lr

080155da <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80155da:	b580      	push	{r7, lr}
 80155dc:	b086      	sub	sp, #24
 80155de:	af00      	add	r7, sp, #0
 80155e0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80155e2:	687b      	ldr	r3, [r7, #4]
 80155e4:	681b      	ldr	r3, [r3, #0]
 80155e6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80155e8:	2100      	movs	r1, #0
 80155ea:	6878      	ldr	r0, [r7, #4]
 80155ec:	f7ff fca7 	bl	8014f3e <dir_sdi>
 80155f0:	4603      	mov	r3, r0
 80155f2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80155f4:	7dfb      	ldrb	r3, [r7, #23]
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d001      	beq.n	80155fe <dir_find+0x24>
 80155fa:	7dfb      	ldrb	r3, [r7, #23]
 80155fc:	e0a9      	b.n	8015752 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80155fe:	23ff      	movs	r3, #255	@ 0xff
 8015600:	753b      	strb	r3, [r7, #20]
 8015602:	7d3b      	ldrb	r3, [r7, #20]
 8015604:	757b      	strb	r3, [r7, #21]
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	f04f 32ff 	mov.w	r2, #4294967295
 801560c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	69db      	ldr	r3, [r3, #28]
 8015612:	4619      	mov	r1, r3
 8015614:	6938      	ldr	r0, [r7, #16]
 8015616:	f7ff f915 	bl	8014844 <move_window>
 801561a:	4603      	mov	r3, r0
 801561c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801561e:	7dfb      	ldrb	r3, [r7, #23]
 8015620:	2b00      	cmp	r3, #0
 8015622:	f040 8090 	bne.w	8015746 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	6a1b      	ldr	r3, [r3, #32]
 801562a:	781b      	ldrb	r3, [r3, #0]
 801562c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801562e:	7dbb      	ldrb	r3, [r7, #22]
 8015630:	2b00      	cmp	r3, #0
 8015632:	d102      	bne.n	801563a <dir_find+0x60>
 8015634:	2304      	movs	r3, #4
 8015636:	75fb      	strb	r3, [r7, #23]
 8015638:	e08a      	b.n	8015750 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	6a1b      	ldr	r3, [r3, #32]
 801563e:	330b      	adds	r3, #11
 8015640:	781b      	ldrb	r3, [r3, #0]
 8015642:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015646:	73fb      	strb	r3, [r7, #15]
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	7bfa      	ldrb	r2, [r7, #15]
 801564c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 801564e:	7dbb      	ldrb	r3, [r7, #22]
 8015650:	2be5      	cmp	r3, #229	@ 0xe5
 8015652:	d007      	beq.n	8015664 <dir_find+0x8a>
 8015654:	7bfb      	ldrb	r3, [r7, #15]
 8015656:	f003 0308 	and.w	r3, r3, #8
 801565a:	2b00      	cmp	r3, #0
 801565c:	d009      	beq.n	8015672 <dir_find+0x98>
 801565e:	7bfb      	ldrb	r3, [r7, #15]
 8015660:	2b0f      	cmp	r3, #15
 8015662:	d006      	beq.n	8015672 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015664:	23ff      	movs	r3, #255	@ 0xff
 8015666:	757b      	strb	r3, [r7, #21]
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	f04f 32ff 	mov.w	r2, #4294967295
 801566e:	631a      	str	r2, [r3, #48]	@ 0x30
 8015670:	e05e      	b.n	8015730 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015672:	7bfb      	ldrb	r3, [r7, #15]
 8015674:	2b0f      	cmp	r3, #15
 8015676:	d136      	bne.n	80156e6 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801567e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015682:	2b00      	cmp	r3, #0
 8015684:	d154      	bne.n	8015730 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015686:	7dbb      	ldrb	r3, [r7, #22]
 8015688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801568c:	2b00      	cmp	r3, #0
 801568e:	d00d      	beq.n	80156ac <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	6a1b      	ldr	r3, [r3, #32]
 8015694:	7b5b      	ldrb	r3, [r3, #13]
 8015696:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8015698:	7dbb      	ldrb	r3, [r7, #22]
 801569a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801569e:	75bb      	strb	r3, [r7, #22]
 80156a0:	7dbb      	ldrb	r3, [r7, #22]
 80156a2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80156a4:	687b      	ldr	r3, [r7, #4]
 80156a6:	695a      	ldr	r2, [r3, #20]
 80156a8:	687b      	ldr	r3, [r7, #4]
 80156aa:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80156ac:	7dba      	ldrb	r2, [r7, #22]
 80156ae:	7d7b      	ldrb	r3, [r7, #21]
 80156b0:	429a      	cmp	r2, r3
 80156b2:	d115      	bne.n	80156e0 <dir_find+0x106>
 80156b4:	687b      	ldr	r3, [r7, #4]
 80156b6:	6a1b      	ldr	r3, [r3, #32]
 80156b8:	330d      	adds	r3, #13
 80156ba:	781b      	ldrb	r3, [r3, #0]
 80156bc:	7d3a      	ldrb	r2, [r7, #20]
 80156be:	429a      	cmp	r2, r3
 80156c0:	d10e      	bne.n	80156e0 <dir_find+0x106>
 80156c2:	693b      	ldr	r3, [r7, #16]
 80156c4:	68da      	ldr	r2, [r3, #12]
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	6a1b      	ldr	r3, [r3, #32]
 80156ca:	4619      	mov	r1, r3
 80156cc:	4610      	mov	r0, r2
 80156ce:	f7ff fdfd 	bl	80152cc <cmp_lfn>
 80156d2:	4603      	mov	r3, r0
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d003      	beq.n	80156e0 <dir_find+0x106>
 80156d8:	7d7b      	ldrb	r3, [r7, #21]
 80156da:	3b01      	subs	r3, #1
 80156dc:	b2db      	uxtb	r3, r3
 80156de:	e000      	b.n	80156e2 <dir_find+0x108>
 80156e0:	23ff      	movs	r3, #255	@ 0xff
 80156e2:	757b      	strb	r3, [r7, #21]
 80156e4:	e024      	b.n	8015730 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80156e6:	7d7b      	ldrb	r3, [r7, #21]
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d109      	bne.n	8015700 <dir_find+0x126>
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	6a1b      	ldr	r3, [r3, #32]
 80156f0:	4618      	mov	r0, r3
 80156f2:	f7ff ff51 	bl	8015598 <sum_sfn>
 80156f6:	4603      	mov	r3, r0
 80156f8:	461a      	mov	r2, r3
 80156fa:	7d3b      	ldrb	r3, [r7, #20]
 80156fc:	4293      	cmp	r3, r2
 80156fe:	d024      	beq.n	801574a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015706:	f003 0301 	and.w	r3, r3, #1
 801570a:	2b00      	cmp	r3, #0
 801570c:	d10a      	bne.n	8015724 <dir_find+0x14a>
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	6a18      	ldr	r0, [r3, #32]
 8015712:	687b      	ldr	r3, [r7, #4]
 8015714:	3324      	adds	r3, #36	@ 0x24
 8015716:	220b      	movs	r2, #11
 8015718:	4619      	mov	r1, r3
 801571a:	f7fe fea0 	bl	801445e <mem_cmp>
 801571e:	4603      	mov	r3, r0
 8015720:	2b00      	cmp	r3, #0
 8015722:	d014      	beq.n	801574e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015724:	23ff      	movs	r3, #255	@ 0xff
 8015726:	757b      	strb	r3, [r7, #21]
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	f04f 32ff 	mov.w	r2, #4294967295
 801572e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015730:	2100      	movs	r1, #0
 8015732:	6878      	ldr	r0, [r7, #4]
 8015734:	f7ff fc7e 	bl	8015034 <dir_next>
 8015738:	4603      	mov	r3, r0
 801573a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 801573c:	7dfb      	ldrb	r3, [r7, #23]
 801573e:	2b00      	cmp	r3, #0
 8015740:	f43f af65 	beq.w	801560e <dir_find+0x34>
 8015744:	e004      	b.n	8015750 <dir_find+0x176>
		if (res != FR_OK) break;
 8015746:	bf00      	nop
 8015748:	e002      	b.n	8015750 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801574a:	bf00      	nop
 801574c:	e000      	b.n	8015750 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801574e:	bf00      	nop

	return res;
 8015750:	7dfb      	ldrb	r3, [r7, #23]
}
 8015752:	4618      	mov	r0, r3
 8015754:	3718      	adds	r7, #24
 8015756:	46bd      	mov	sp, r7
 8015758:	bd80      	pop	{r7, pc}
	...

0801575c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801575c:	b580      	push	{r7, lr}
 801575e:	b08c      	sub	sp, #48	@ 0x30
 8015760:	af00      	add	r7, sp, #0
 8015762:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015764:	687b      	ldr	r3, [r7, #4]
 8015766:	681b      	ldr	r3, [r3, #0]
 8015768:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015770:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8015774:	2b00      	cmp	r3, #0
 8015776:	d001      	beq.n	801577c <dir_register+0x20>
 8015778:	2306      	movs	r3, #6
 801577a:	e0e0      	b.n	801593e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 801577c:	2300      	movs	r3, #0
 801577e:	627b      	str	r3, [r7, #36]	@ 0x24
 8015780:	e002      	b.n	8015788 <dir_register+0x2c>
 8015782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015784:	3301      	adds	r3, #1
 8015786:	627b      	str	r3, [r7, #36]	@ 0x24
 8015788:	69fb      	ldr	r3, [r7, #28]
 801578a:	68da      	ldr	r2, [r3, #12]
 801578c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801578e:	005b      	lsls	r3, r3, #1
 8015790:	4413      	add	r3, r2
 8015792:	881b      	ldrh	r3, [r3, #0]
 8015794:	2b00      	cmp	r3, #0
 8015796:	d1f4      	bne.n	8015782 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 801579e:	f107 030c 	add.w	r3, r7, #12
 80157a2:	220c      	movs	r2, #12
 80157a4:	4618      	mov	r0, r3
 80157a6:	f7fe fe1e 	bl	80143e6 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80157aa:	7dfb      	ldrb	r3, [r7, #23]
 80157ac:	f003 0301 	and.w	r3, r3, #1
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	d032      	beq.n	801581a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	2240      	movs	r2, #64	@ 0x40
 80157b8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80157bc:	2301      	movs	r3, #1
 80157be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80157c0:	e016      	b.n	80157f0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80157c2:	687b      	ldr	r3, [r7, #4]
 80157c4:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80157c8:	69fb      	ldr	r3, [r7, #28]
 80157ca:	68da      	ldr	r2, [r3, #12]
 80157cc:	f107 010c 	add.w	r1, r7, #12
 80157d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157d2:	f7ff fe53 	bl	801547c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80157d6:	6878      	ldr	r0, [r7, #4]
 80157d8:	f7ff feff 	bl	80155da <dir_find>
 80157dc:	4603      	mov	r3, r0
 80157de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80157e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80157e6:	2b00      	cmp	r3, #0
 80157e8:	d106      	bne.n	80157f8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80157ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157ec:	3301      	adds	r3, #1
 80157ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80157f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157f2:	2b63      	cmp	r3, #99	@ 0x63
 80157f4:	d9e5      	bls.n	80157c2 <dir_register+0x66>
 80157f6:	e000      	b.n	80157fa <dir_register+0x9e>
			if (res != FR_OK) break;
 80157f8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80157fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157fc:	2b64      	cmp	r3, #100	@ 0x64
 80157fe:	d101      	bne.n	8015804 <dir_register+0xa8>
 8015800:	2307      	movs	r3, #7
 8015802:	e09c      	b.n	801593e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8015804:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015808:	2b04      	cmp	r3, #4
 801580a:	d002      	beq.n	8015812 <dir_register+0xb6>
 801580c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015810:	e095      	b.n	801593e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8015812:	7dfa      	ldrb	r2, [r7, #23]
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 801581a:	7dfb      	ldrb	r3, [r7, #23]
 801581c:	f003 0302 	and.w	r3, r3, #2
 8015820:	2b00      	cmp	r3, #0
 8015822:	d007      	beq.n	8015834 <dir_register+0xd8>
 8015824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015826:	330c      	adds	r3, #12
 8015828:	4a47      	ldr	r2, [pc, #284]	@ (8015948 <dir_register+0x1ec>)
 801582a:	fba2 2303 	umull	r2, r3, r2, r3
 801582e:	089b      	lsrs	r3, r3, #2
 8015830:	3301      	adds	r3, #1
 8015832:	e000      	b.n	8015836 <dir_register+0xda>
 8015834:	2301      	movs	r3, #1
 8015836:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8015838:	6a39      	ldr	r1, [r7, #32]
 801583a:	6878      	ldr	r0, [r7, #4]
 801583c:	f7ff fcbf 	bl	80151be <dir_alloc>
 8015840:	4603      	mov	r3, r0
 8015842:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8015846:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801584a:	2b00      	cmp	r3, #0
 801584c:	d148      	bne.n	80158e0 <dir_register+0x184>
 801584e:	6a3b      	ldr	r3, [r7, #32]
 8015850:	3b01      	subs	r3, #1
 8015852:	623b      	str	r3, [r7, #32]
 8015854:	6a3b      	ldr	r3, [r7, #32]
 8015856:	2b00      	cmp	r3, #0
 8015858:	d042      	beq.n	80158e0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	695a      	ldr	r2, [r3, #20]
 801585e:	6a3b      	ldr	r3, [r7, #32]
 8015860:	015b      	lsls	r3, r3, #5
 8015862:	1ad3      	subs	r3, r2, r3
 8015864:	4619      	mov	r1, r3
 8015866:	6878      	ldr	r0, [r7, #4]
 8015868:	f7ff fb69 	bl	8014f3e <dir_sdi>
 801586c:	4603      	mov	r3, r0
 801586e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015872:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015876:	2b00      	cmp	r3, #0
 8015878:	d132      	bne.n	80158e0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	3324      	adds	r3, #36	@ 0x24
 801587e:	4618      	mov	r0, r3
 8015880:	f7ff fe8a 	bl	8015598 <sum_sfn>
 8015884:	4603      	mov	r3, r0
 8015886:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	69db      	ldr	r3, [r3, #28]
 801588c:	4619      	mov	r1, r3
 801588e:	69f8      	ldr	r0, [r7, #28]
 8015890:	f7fe ffd8 	bl	8014844 <move_window>
 8015894:	4603      	mov	r3, r0
 8015896:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 801589a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d11d      	bne.n	80158de <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80158a2:	69fb      	ldr	r3, [r7, #28]
 80158a4:	68d8      	ldr	r0, [r3, #12]
 80158a6:	687b      	ldr	r3, [r7, #4]
 80158a8:	6a19      	ldr	r1, [r3, #32]
 80158aa:	6a3b      	ldr	r3, [r7, #32]
 80158ac:	b2da      	uxtb	r2, r3
 80158ae:	7efb      	ldrb	r3, [r7, #27]
 80158b0:	f7ff fd7c 	bl	80153ac <put_lfn>
				fs->wflag = 1;
 80158b4:	69fb      	ldr	r3, [r7, #28]
 80158b6:	2201      	movs	r2, #1
 80158b8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80158ba:	2100      	movs	r1, #0
 80158bc:	6878      	ldr	r0, [r7, #4]
 80158be:	f7ff fbb9 	bl	8015034 <dir_next>
 80158c2:	4603      	mov	r3, r0
 80158c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80158c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80158cc:	2b00      	cmp	r3, #0
 80158ce:	d107      	bne.n	80158e0 <dir_register+0x184>
 80158d0:	6a3b      	ldr	r3, [r7, #32]
 80158d2:	3b01      	subs	r3, #1
 80158d4:	623b      	str	r3, [r7, #32]
 80158d6:	6a3b      	ldr	r3, [r7, #32]
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d1d5      	bne.n	8015888 <dir_register+0x12c>
 80158dc:	e000      	b.n	80158e0 <dir_register+0x184>
				if (res != FR_OK) break;
 80158de:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80158e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80158e4:	2b00      	cmp	r3, #0
 80158e6:	d128      	bne.n	801593a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	69db      	ldr	r3, [r3, #28]
 80158ec:	4619      	mov	r1, r3
 80158ee:	69f8      	ldr	r0, [r7, #28]
 80158f0:	f7fe ffa8 	bl	8014844 <move_window>
 80158f4:	4603      	mov	r3, r0
 80158f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80158fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80158fe:	2b00      	cmp	r3, #0
 8015900:	d11b      	bne.n	801593a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8015902:	687b      	ldr	r3, [r7, #4]
 8015904:	6a1b      	ldr	r3, [r3, #32]
 8015906:	2220      	movs	r2, #32
 8015908:	2100      	movs	r1, #0
 801590a:	4618      	mov	r0, r3
 801590c:	f7fe fd8c 	bl	8014428 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	6a18      	ldr	r0, [r3, #32]
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	3324      	adds	r3, #36	@ 0x24
 8015918:	220b      	movs	r2, #11
 801591a:	4619      	mov	r1, r3
 801591c:	f7fe fd63 	bl	80143e6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	6a1b      	ldr	r3, [r3, #32]
 801592a:	330c      	adds	r3, #12
 801592c:	f002 0218 	and.w	r2, r2, #24
 8015930:	b2d2      	uxtb	r2, r2
 8015932:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8015934:	69fb      	ldr	r3, [r7, #28]
 8015936:	2201      	movs	r2, #1
 8015938:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801593a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801593e:	4618      	mov	r0, r3
 8015940:	3730      	adds	r7, #48	@ 0x30
 8015942:	46bd      	mov	sp, r7
 8015944:	bd80      	pop	{r7, pc}
 8015946:	bf00      	nop
 8015948:	4ec4ec4f 	.word	0x4ec4ec4f

0801594c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801594c:	b580      	push	{r7, lr}
 801594e:	b08a      	sub	sp, #40	@ 0x28
 8015950:	af00      	add	r7, sp, #0
 8015952:	6078      	str	r0, [r7, #4]
 8015954:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8015956:	683b      	ldr	r3, [r7, #0]
 8015958:	681b      	ldr	r3, [r3, #0]
 801595a:	613b      	str	r3, [r7, #16]
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	681b      	ldr	r3, [r3, #0]
 8015960:	68db      	ldr	r3, [r3, #12]
 8015962:	60fb      	str	r3, [r7, #12]
 8015964:	2300      	movs	r3, #0
 8015966:	617b      	str	r3, [r7, #20]
 8015968:	697b      	ldr	r3, [r7, #20]
 801596a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 801596c:	69bb      	ldr	r3, [r7, #24]
 801596e:	1c5a      	adds	r2, r3, #1
 8015970:	61ba      	str	r2, [r7, #24]
 8015972:	693a      	ldr	r2, [r7, #16]
 8015974:	4413      	add	r3, r2
 8015976:	781b      	ldrb	r3, [r3, #0]
 8015978:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801597a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801597c:	2b1f      	cmp	r3, #31
 801597e:	d940      	bls.n	8015a02 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8015980:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015982:	2b2f      	cmp	r3, #47	@ 0x2f
 8015984:	d006      	beq.n	8015994 <create_name+0x48>
 8015986:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015988:	2b5c      	cmp	r3, #92	@ 0x5c
 801598a:	d110      	bne.n	80159ae <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801598c:	e002      	b.n	8015994 <create_name+0x48>
 801598e:	69bb      	ldr	r3, [r7, #24]
 8015990:	3301      	adds	r3, #1
 8015992:	61bb      	str	r3, [r7, #24]
 8015994:	693a      	ldr	r2, [r7, #16]
 8015996:	69bb      	ldr	r3, [r7, #24]
 8015998:	4413      	add	r3, r2
 801599a:	781b      	ldrb	r3, [r3, #0]
 801599c:	2b2f      	cmp	r3, #47	@ 0x2f
 801599e:	d0f6      	beq.n	801598e <create_name+0x42>
 80159a0:	693a      	ldr	r2, [r7, #16]
 80159a2:	69bb      	ldr	r3, [r7, #24]
 80159a4:	4413      	add	r3, r2
 80159a6:	781b      	ldrb	r3, [r3, #0]
 80159a8:	2b5c      	cmp	r3, #92	@ 0x5c
 80159aa:	d0f0      	beq.n	801598e <create_name+0x42>
			break;
 80159ac:	e02a      	b.n	8015a04 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80159ae:	697b      	ldr	r3, [r7, #20]
 80159b0:	2bfe      	cmp	r3, #254	@ 0xfe
 80159b2:	d901      	bls.n	80159b8 <create_name+0x6c>
 80159b4:	2306      	movs	r3, #6
 80159b6:	e17d      	b.n	8015cb4 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80159b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159ba:	b2db      	uxtb	r3, r3
 80159bc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80159be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159c0:	2101      	movs	r1, #1
 80159c2:	4618      	mov	r0, r3
 80159c4:	f001 fb8e 	bl	80170e4 <ff_convert>
 80159c8:	4603      	mov	r3, r0
 80159ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80159cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d101      	bne.n	80159d6 <create_name+0x8a>
 80159d2:	2306      	movs	r3, #6
 80159d4:	e16e      	b.n	8015cb4 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80159d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80159da:	d809      	bhi.n	80159f0 <create_name+0xa4>
 80159dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159de:	4619      	mov	r1, r3
 80159e0:	488d      	ldr	r0, [pc, #564]	@ (8015c18 <create_name+0x2cc>)
 80159e2:	f7fe fd63 	bl	80144ac <chk_chr>
 80159e6:	4603      	mov	r3, r0
 80159e8:	2b00      	cmp	r3, #0
 80159ea:	d001      	beq.n	80159f0 <create_name+0xa4>
 80159ec:	2306      	movs	r3, #6
 80159ee:	e161      	b.n	8015cb4 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80159f0:	697b      	ldr	r3, [r7, #20]
 80159f2:	1c5a      	adds	r2, r3, #1
 80159f4:	617a      	str	r2, [r7, #20]
 80159f6:	005b      	lsls	r3, r3, #1
 80159f8:	68fa      	ldr	r2, [r7, #12]
 80159fa:	4413      	add	r3, r2
 80159fc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80159fe:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8015a00:	e7b4      	b.n	801596c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8015a02:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8015a04:	693a      	ldr	r2, [r7, #16]
 8015a06:	69bb      	ldr	r3, [r7, #24]
 8015a08:	441a      	add	r2, r3
 8015a0a:	683b      	ldr	r3, [r7, #0]
 8015a0c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8015a0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a10:	2b1f      	cmp	r3, #31
 8015a12:	d801      	bhi.n	8015a18 <create_name+0xcc>
 8015a14:	2304      	movs	r3, #4
 8015a16:	e000      	b.n	8015a1a <create_name+0xce>
 8015a18:	2300      	movs	r3, #0
 8015a1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015a1e:	e011      	b.n	8015a44 <create_name+0xf8>
		w = lfn[di - 1];
 8015a20:	697b      	ldr	r3, [r7, #20]
 8015a22:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015a26:	3b01      	subs	r3, #1
 8015a28:	005b      	lsls	r3, r3, #1
 8015a2a:	68fa      	ldr	r2, [r7, #12]
 8015a2c:	4413      	add	r3, r2
 8015a2e:	881b      	ldrh	r3, [r3, #0]
 8015a30:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8015a32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a34:	2b20      	cmp	r3, #32
 8015a36:	d002      	beq.n	8015a3e <create_name+0xf2>
 8015a38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8015a3c:	d106      	bne.n	8015a4c <create_name+0x100>
		di--;
 8015a3e:	697b      	ldr	r3, [r7, #20]
 8015a40:	3b01      	subs	r3, #1
 8015a42:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015a44:	697b      	ldr	r3, [r7, #20]
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d1ea      	bne.n	8015a20 <create_name+0xd4>
 8015a4a:	e000      	b.n	8015a4e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8015a4c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8015a4e:	697b      	ldr	r3, [r7, #20]
 8015a50:	005b      	lsls	r3, r3, #1
 8015a52:	68fa      	ldr	r2, [r7, #12]
 8015a54:	4413      	add	r3, r2
 8015a56:	2200      	movs	r2, #0
 8015a58:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8015a5a:	697b      	ldr	r3, [r7, #20]
 8015a5c:	2b00      	cmp	r3, #0
 8015a5e:	d101      	bne.n	8015a64 <create_name+0x118>
 8015a60:	2306      	movs	r3, #6
 8015a62:	e127      	b.n	8015cb4 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	3324      	adds	r3, #36	@ 0x24
 8015a68:	220b      	movs	r2, #11
 8015a6a:	2120      	movs	r1, #32
 8015a6c:	4618      	mov	r0, r3
 8015a6e:	f7fe fcdb 	bl	8014428 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8015a72:	2300      	movs	r3, #0
 8015a74:	61bb      	str	r3, [r7, #24]
 8015a76:	e002      	b.n	8015a7e <create_name+0x132>
 8015a78:	69bb      	ldr	r3, [r7, #24]
 8015a7a:	3301      	adds	r3, #1
 8015a7c:	61bb      	str	r3, [r7, #24]
 8015a7e:	69bb      	ldr	r3, [r7, #24]
 8015a80:	005b      	lsls	r3, r3, #1
 8015a82:	68fa      	ldr	r2, [r7, #12]
 8015a84:	4413      	add	r3, r2
 8015a86:	881b      	ldrh	r3, [r3, #0]
 8015a88:	2b20      	cmp	r3, #32
 8015a8a:	d0f5      	beq.n	8015a78 <create_name+0x12c>
 8015a8c:	69bb      	ldr	r3, [r7, #24]
 8015a8e:	005b      	lsls	r3, r3, #1
 8015a90:	68fa      	ldr	r2, [r7, #12]
 8015a92:	4413      	add	r3, r2
 8015a94:	881b      	ldrh	r3, [r3, #0]
 8015a96:	2b2e      	cmp	r3, #46	@ 0x2e
 8015a98:	d0ee      	beq.n	8015a78 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8015a9a:	69bb      	ldr	r3, [r7, #24]
 8015a9c:	2b00      	cmp	r3, #0
 8015a9e:	d009      	beq.n	8015ab4 <create_name+0x168>
 8015aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015aa4:	f043 0303 	orr.w	r3, r3, #3
 8015aa8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8015aac:	e002      	b.n	8015ab4 <create_name+0x168>
 8015aae:	697b      	ldr	r3, [r7, #20]
 8015ab0:	3b01      	subs	r3, #1
 8015ab2:	617b      	str	r3, [r7, #20]
 8015ab4:	697b      	ldr	r3, [r7, #20]
 8015ab6:	2b00      	cmp	r3, #0
 8015ab8:	d009      	beq.n	8015ace <create_name+0x182>
 8015aba:	697b      	ldr	r3, [r7, #20]
 8015abc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015ac0:	3b01      	subs	r3, #1
 8015ac2:	005b      	lsls	r3, r3, #1
 8015ac4:	68fa      	ldr	r2, [r7, #12]
 8015ac6:	4413      	add	r3, r2
 8015ac8:	881b      	ldrh	r3, [r3, #0]
 8015aca:	2b2e      	cmp	r3, #46	@ 0x2e
 8015acc:	d1ef      	bne.n	8015aae <create_name+0x162>

	i = b = 0; ni = 8;
 8015ace:	2300      	movs	r3, #0
 8015ad0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015ad4:	2300      	movs	r3, #0
 8015ad6:	623b      	str	r3, [r7, #32]
 8015ad8:	2308      	movs	r3, #8
 8015ada:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8015adc:	69bb      	ldr	r3, [r7, #24]
 8015ade:	1c5a      	adds	r2, r3, #1
 8015ae0:	61ba      	str	r2, [r7, #24]
 8015ae2:	005b      	lsls	r3, r3, #1
 8015ae4:	68fa      	ldr	r2, [r7, #12]
 8015ae6:	4413      	add	r3, r2
 8015ae8:	881b      	ldrh	r3, [r3, #0]
 8015aea:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8015aec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	f000 8090 	beq.w	8015c14 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8015af4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015af6:	2b20      	cmp	r3, #32
 8015af8:	d006      	beq.n	8015b08 <create_name+0x1bc>
 8015afa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015afc:	2b2e      	cmp	r3, #46	@ 0x2e
 8015afe:	d10a      	bne.n	8015b16 <create_name+0x1ca>
 8015b00:	69ba      	ldr	r2, [r7, #24]
 8015b02:	697b      	ldr	r3, [r7, #20]
 8015b04:	429a      	cmp	r2, r3
 8015b06:	d006      	beq.n	8015b16 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8015b08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015b0c:	f043 0303 	orr.w	r3, r3, #3
 8015b10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015b14:	e07d      	b.n	8015c12 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8015b16:	6a3a      	ldr	r2, [r7, #32]
 8015b18:	69fb      	ldr	r3, [r7, #28]
 8015b1a:	429a      	cmp	r2, r3
 8015b1c:	d203      	bcs.n	8015b26 <create_name+0x1da>
 8015b1e:	69ba      	ldr	r2, [r7, #24]
 8015b20:	697b      	ldr	r3, [r7, #20]
 8015b22:	429a      	cmp	r2, r3
 8015b24:	d123      	bne.n	8015b6e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8015b26:	69fb      	ldr	r3, [r7, #28]
 8015b28:	2b0b      	cmp	r3, #11
 8015b2a:	d106      	bne.n	8015b3a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8015b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015b30:	f043 0303 	orr.w	r3, r3, #3
 8015b34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015b38:	e075      	b.n	8015c26 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8015b3a:	69ba      	ldr	r2, [r7, #24]
 8015b3c:	697b      	ldr	r3, [r7, #20]
 8015b3e:	429a      	cmp	r2, r3
 8015b40:	d005      	beq.n	8015b4e <create_name+0x202>
 8015b42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015b46:	f043 0303 	orr.w	r3, r3, #3
 8015b4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8015b4e:	69ba      	ldr	r2, [r7, #24]
 8015b50:	697b      	ldr	r3, [r7, #20]
 8015b52:	429a      	cmp	r2, r3
 8015b54:	d866      	bhi.n	8015c24 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8015b56:	697b      	ldr	r3, [r7, #20]
 8015b58:	61bb      	str	r3, [r7, #24]
 8015b5a:	2308      	movs	r3, #8
 8015b5c:	623b      	str	r3, [r7, #32]
 8015b5e:	230b      	movs	r3, #11
 8015b60:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8015b62:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015b66:	009b      	lsls	r3, r3, #2
 8015b68:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015b6c:	e051      	b.n	8015c12 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8015b6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b70:	2b7f      	cmp	r3, #127	@ 0x7f
 8015b72:	d914      	bls.n	8015b9e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8015b74:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b76:	2100      	movs	r1, #0
 8015b78:	4618      	mov	r0, r3
 8015b7a:	f001 fab3 	bl	80170e4 <ff_convert>
 8015b7e:	4603      	mov	r3, r0
 8015b80:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8015b82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	d004      	beq.n	8015b92 <create_name+0x246>
 8015b88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b8a:	3b80      	subs	r3, #128	@ 0x80
 8015b8c:	4a23      	ldr	r2, [pc, #140]	@ (8015c1c <create_name+0x2d0>)
 8015b8e:	5cd3      	ldrb	r3, [r2, r3]
 8015b90:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8015b92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015b96:	f043 0302 	orr.w	r3, r3, #2
 8015b9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8015b9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015ba0:	2b00      	cmp	r3, #0
 8015ba2:	d007      	beq.n	8015bb4 <create_name+0x268>
 8015ba4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015ba6:	4619      	mov	r1, r3
 8015ba8:	481d      	ldr	r0, [pc, #116]	@ (8015c20 <create_name+0x2d4>)
 8015baa:	f7fe fc7f 	bl	80144ac <chk_chr>
 8015bae:	4603      	mov	r3, r0
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	d008      	beq.n	8015bc6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8015bb4:	235f      	movs	r3, #95	@ 0x5f
 8015bb6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015bb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015bbc:	f043 0303 	orr.w	r3, r3, #3
 8015bc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015bc4:	e01b      	b.n	8015bfe <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8015bc6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015bc8:	2b40      	cmp	r3, #64	@ 0x40
 8015bca:	d909      	bls.n	8015be0 <create_name+0x294>
 8015bcc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015bce:	2b5a      	cmp	r3, #90	@ 0x5a
 8015bd0:	d806      	bhi.n	8015be0 <create_name+0x294>
					b |= 2;
 8015bd2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015bd6:	f043 0302 	orr.w	r3, r3, #2
 8015bda:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015bde:	e00e      	b.n	8015bfe <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8015be0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015be2:	2b60      	cmp	r3, #96	@ 0x60
 8015be4:	d90b      	bls.n	8015bfe <create_name+0x2b2>
 8015be6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015be8:	2b7a      	cmp	r3, #122	@ 0x7a
 8015bea:	d808      	bhi.n	8015bfe <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8015bec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015bf0:	f043 0301 	orr.w	r3, r3, #1
 8015bf4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015bf8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015bfa:	3b20      	subs	r3, #32
 8015bfc:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8015bfe:	6a3b      	ldr	r3, [r7, #32]
 8015c00:	1c5a      	adds	r2, r3, #1
 8015c02:	623a      	str	r2, [r7, #32]
 8015c04:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015c06:	b2d1      	uxtb	r1, r2
 8015c08:	687a      	ldr	r2, [r7, #4]
 8015c0a:	4413      	add	r3, r2
 8015c0c:	460a      	mov	r2, r1
 8015c0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8015c12:	e763      	b.n	8015adc <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8015c14:	bf00      	nop
 8015c16:	e006      	b.n	8015c26 <create_name+0x2da>
 8015c18:	0801ad74 	.word	0x0801ad74
 8015c1c:	0801c920 	.word	0x0801c920
 8015c20:	0801ad80 	.word	0x0801ad80
			if (si > di) break;			/* No extension */
 8015c24:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8015c2c:	2be5      	cmp	r3, #229	@ 0xe5
 8015c2e:	d103      	bne.n	8015c38 <create_name+0x2ec>
 8015c30:	687b      	ldr	r3, [r7, #4]
 8015c32:	2205      	movs	r2, #5
 8015c34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8015c38:	69fb      	ldr	r3, [r7, #28]
 8015c3a:	2b08      	cmp	r3, #8
 8015c3c:	d104      	bne.n	8015c48 <create_name+0x2fc>
 8015c3e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015c42:	009b      	lsls	r3, r3, #2
 8015c44:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8015c48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015c4c:	f003 030c 	and.w	r3, r3, #12
 8015c50:	2b0c      	cmp	r3, #12
 8015c52:	d005      	beq.n	8015c60 <create_name+0x314>
 8015c54:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015c58:	f003 0303 	and.w	r3, r3, #3
 8015c5c:	2b03      	cmp	r3, #3
 8015c5e:	d105      	bne.n	8015c6c <create_name+0x320>
 8015c60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015c64:	f043 0302 	orr.w	r3, r3, #2
 8015c68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8015c6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015c70:	f003 0302 	and.w	r3, r3, #2
 8015c74:	2b00      	cmp	r3, #0
 8015c76:	d117      	bne.n	8015ca8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8015c78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015c7c:	f003 0303 	and.w	r3, r3, #3
 8015c80:	2b01      	cmp	r3, #1
 8015c82:	d105      	bne.n	8015c90 <create_name+0x344>
 8015c84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015c88:	f043 0310 	orr.w	r3, r3, #16
 8015c8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8015c90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015c94:	f003 030c 	and.w	r3, r3, #12
 8015c98:	2b04      	cmp	r3, #4
 8015c9a:	d105      	bne.n	8015ca8 <create_name+0x35c>
 8015c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015ca0:	f043 0308 	orr.w	r3, r3, #8
 8015ca4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8015cae:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8015cb2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8015cb4:	4618      	mov	r0, r3
 8015cb6:	3728      	adds	r7, #40	@ 0x28
 8015cb8:	46bd      	mov	sp, r7
 8015cba:	bd80      	pop	{r7, pc}

08015cbc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8015cbc:	b580      	push	{r7, lr}
 8015cbe:	b086      	sub	sp, #24
 8015cc0:	af00      	add	r7, sp, #0
 8015cc2:	6078      	str	r0, [r7, #4]
 8015cc4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8015cc6:	687b      	ldr	r3, [r7, #4]
 8015cc8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8015cca:	693b      	ldr	r3, [r7, #16]
 8015ccc:	681b      	ldr	r3, [r3, #0]
 8015cce:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8015cd0:	e002      	b.n	8015cd8 <follow_path+0x1c>
 8015cd2:	683b      	ldr	r3, [r7, #0]
 8015cd4:	3301      	adds	r3, #1
 8015cd6:	603b      	str	r3, [r7, #0]
 8015cd8:	683b      	ldr	r3, [r7, #0]
 8015cda:	781b      	ldrb	r3, [r3, #0]
 8015cdc:	2b2f      	cmp	r3, #47	@ 0x2f
 8015cde:	d0f8      	beq.n	8015cd2 <follow_path+0x16>
 8015ce0:	683b      	ldr	r3, [r7, #0]
 8015ce2:	781b      	ldrb	r3, [r3, #0]
 8015ce4:	2b5c      	cmp	r3, #92	@ 0x5c
 8015ce6:	d0f4      	beq.n	8015cd2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8015ce8:	693b      	ldr	r3, [r7, #16]
 8015cea:	2200      	movs	r2, #0
 8015cec:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8015cee:	683b      	ldr	r3, [r7, #0]
 8015cf0:	781b      	ldrb	r3, [r3, #0]
 8015cf2:	2b1f      	cmp	r3, #31
 8015cf4:	d80a      	bhi.n	8015d0c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	2280      	movs	r2, #128	@ 0x80
 8015cfa:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8015cfe:	2100      	movs	r1, #0
 8015d00:	6878      	ldr	r0, [r7, #4]
 8015d02:	f7ff f91c 	bl	8014f3e <dir_sdi>
 8015d06:	4603      	mov	r3, r0
 8015d08:	75fb      	strb	r3, [r7, #23]
 8015d0a:	e043      	b.n	8015d94 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015d0c:	463b      	mov	r3, r7
 8015d0e:	4619      	mov	r1, r3
 8015d10:	6878      	ldr	r0, [r7, #4]
 8015d12:	f7ff fe1b 	bl	801594c <create_name>
 8015d16:	4603      	mov	r3, r0
 8015d18:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015d1a:	7dfb      	ldrb	r3, [r7, #23]
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	d134      	bne.n	8015d8a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8015d20:	6878      	ldr	r0, [r7, #4]
 8015d22:	f7ff fc5a 	bl	80155da <dir_find>
 8015d26:	4603      	mov	r3, r0
 8015d28:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8015d2a:	687b      	ldr	r3, [r7, #4]
 8015d2c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015d30:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8015d32:	7dfb      	ldrb	r3, [r7, #23]
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d00a      	beq.n	8015d4e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8015d38:	7dfb      	ldrb	r3, [r7, #23]
 8015d3a:	2b04      	cmp	r3, #4
 8015d3c:	d127      	bne.n	8015d8e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8015d3e:	7afb      	ldrb	r3, [r7, #11]
 8015d40:	f003 0304 	and.w	r3, r3, #4
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d122      	bne.n	8015d8e <follow_path+0xd2>
 8015d48:	2305      	movs	r3, #5
 8015d4a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8015d4c:	e01f      	b.n	8015d8e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015d4e:	7afb      	ldrb	r3, [r7, #11]
 8015d50:	f003 0304 	and.w	r3, r3, #4
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d11c      	bne.n	8015d92 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015d58:	693b      	ldr	r3, [r7, #16]
 8015d5a:	799b      	ldrb	r3, [r3, #6]
 8015d5c:	f003 0310 	and.w	r3, r3, #16
 8015d60:	2b00      	cmp	r3, #0
 8015d62:	d102      	bne.n	8015d6a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8015d64:	2305      	movs	r3, #5
 8015d66:	75fb      	strb	r3, [r7, #23]
 8015d68:	e014      	b.n	8015d94 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8015d6a:	68fb      	ldr	r3, [r7, #12]
 8015d6c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	695b      	ldr	r3, [r3, #20]
 8015d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015d78:	4413      	add	r3, r2
 8015d7a:	4619      	mov	r1, r3
 8015d7c:	68f8      	ldr	r0, [r7, #12]
 8015d7e:	f7ff fa65 	bl	801524c <ld_clust>
 8015d82:	4602      	mov	r2, r0
 8015d84:	693b      	ldr	r3, [r7, #16]
 8015d86:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015d88:	e7c0      	b.n	8015d0c <follow_path+0x50>
			if (res != FR_OK) break;
 8015d8a:	bf00      	nop
 8015d8c:	e002      	b.n	8015d94 <follow_path+0xd8>
				break;
 8015d8e:	bf00      	nop
 8015d90:	e000      	b.n	8015d94 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015d92:	bf00      	nop
			}
		}
	}

	return res;
 8015d94:	7dfb      	ldrb	r3, [r7, #23]
}
 8015d96:	4618      	mov	r0, r3
 8015d98:	3718      	adds	r7, #24
 8015d9a:	46bd      	mov	sp, r7
 8015d9c:	bd80      	pop	{r7, pc}

08015d9e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8015d9e:	b480      	push	{r7}
 8015da0:	b087      	sub	sp, #28
 8015da2:	af00      	add	r7, sp, #0
 8015da4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8015da6:	f04f 33ff 	mov.w	r3, #4294967295
 8015daa:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	681b      	ldr	r3, [r3, #0]
 8015db0:	2b00      	cmp	r3, #0
 8015db2:	d031      	beq.n	8015e18 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	681b      	ldr	r3, [r3, #0]
 8015db8:	617b      	str	r3, [r7, #20]
 8015dba:	e002      	b.n	8015dc2 <get_ldnumber+0x24>
 8015dbc:	697b      	ldr	r3, [r7, #20]
 8015dbe:	3301      	adds	r3, #1
 8015dc0:	617b      	str	r3, [r7, #20]
 8015dc2:	697b      	ldr	r3, [r7, #20]
 8015dc4:	781b      	ldrb	r3, [r3, #0]
 8015dc6:	2b1f      	cmp	r3, #31
 8015dc8:	d903      	bls.n	8015dd2 <get_ldnumber+0x34>
 8015dca:	697b      	ldr	r3, [r7, #20]
 8015dcc:	781b      	ldrb	r3, [r3, #0]
 8015dce:	2b3a      	cmp	r3, #58	@ 0x3a
 8015dd0:	d1f4      	bne.n	8015dbc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8015dd2:	697b      	ldr	r3, [r7, #20]
 8015dd4:	781b      	ldrb	r3, [r3, #0]
 8015dd6:	2b3a      	cmp	r3, #58	@ 0x3a
 8015dd8:	d11c      	bne.n	8015e14 <get_ldnumber+0x76>
			tp = *path;
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	681b      	ldr	r3, [r3, #0]
 8015dde:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8015de0:	68fb      	ldr	r3, [r7, #12]
 8015de2:	1c5a      	adds	r2, r3, #1
 8015de4:	60fa      	str	r2, [r7, #12]
 8015de6:	781b      	ldrb	r3, [r3, #0]
 8015de8:	3b30      	subs	r3, #48	@ 0x30
 8015dea:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8015dec:	68bb      	ldr	r3, [r7, #8]
 8015dee:	2b09      	cmp	r3, #9
 8015df0:	d80e      	bhi.n	8015e10 <get_ldnumber+0x72>
 8015df2:	68fa      	ldr	r2, [r7, #12]
 8015df4:	697b      	ldr	r3, [r7, #20]
 8015df6:	429a      	cmp	r2, r3
 8015df8:	d10a      	bne.n	8015e10 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8015dfa:	68bb      	ldr	r3, [r7, #8]
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	d107      	bne.n	8015e10 <get_ldnumber+0x72>
					vol = (int)i;
 8015e00:	68bb      	ldr	r3, [r7, #8]
 8015e02:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8015e04:	697b      	ldr	r3, [r7, #20]
 8015e06:	3301      	adds	r3, #1
 8015e08:	617b      	str	r3, [r7, #20]
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	697a      	ldr	r2, [r7, #20]
 8015e0e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8015e10:	693b      	ldr	r3, [r7, #16]
 8015e12:	e002      	b.n	8015e1a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8015e14:	2300      	movs	r3, #0
 8015e16:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8015e18:	693b      	ldr	r3, [r7, #16]
}
 8015e1a:	4618      	mov	r0, r3
 8015e1c:	371c      	adds	r7, #28
 8015e1e:	46bd      	mov	sp, r7
 8015e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e24:	4770      	bx	lr
	...

08015e28 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8015e28:	b580      	push	{r7, lr}
 8015e2a:	b082      	sub	sp, #8
 8015e2c:	af00      	add	r7, sp, #0
 8015e2e:	6078      	str	r0, [r7, #4]
 8015e30:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	2200      	movs	r2, #0
 8015e36:	70da      	strb	r2, [r3, #3]
 8015e38:	687b      	ldr	r3, [r7, #4]
 8015e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8015e3e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8015e40:	6839      	ldr	r1, [r7, #0]
 8015e42:	6878      	ldr	r0, [r7, #4]
 8015e44:	f7fe fcfe 	bl	8014844 <move_window>
 8015e48:	4603      	mov	r3, r0
 8015e4a:	2b00      	cmp	r3, #0
 8015e4c:	d001      	beq.n	8015e52 <check_fs+0x2a>
 8015e4e:	2304      	movs	r3, #4
 8015e50:	e038      	b.n	8015ec4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8015e52:	687b      	ldr	r3, [r7, #4]
 8015e54:	3334      	adds	r3, #52	@ 0x34
 8015e56:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015e5a:	4618      	mov	r0, r3
 8015e5c:	f7fe fa40 	bl	80142e0 <ld_word>
 8015e60:	4603      	mov	r3, r0
 8015e62:	461a      	mov	r2, r3
 8015e64:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015e68:	429a      	cmp	r2, r3
 8015e6a:	d001      	beq.n	8015e70 <check_fs+0x48>
 8015e6c:	2303      	movs	r3, #3
 8015e6e:	e029      	b.n	8015ec4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8015e70:	687b      	ldr	r3, [r7, #4]
 8015e72:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015e76:	2be9      	cmp	r3, #233	@ 0xe9
 8015e78:	d009      	beq.n	8015e8e <check_fs+0x66>
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015e80:	2beb      	cmp	r3, #235	@ 0xeb
 8015e82:	d11e      	bne.n	8015ec2 <check_fs+0x9a>
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8015e8a:	2b90      	cmp	r3, #144	@ 0x90
 8015e8c:	d119      	bne.n	8015ec2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	3334      	adds	r3, #52	@ 0x34
 8015e92:	3336      	adds	r3, #54	@ 0x36
 8015e94:	4618      	mov	r0, r3
 8015e96:	f7fe fa3c 	bl	8014312 <ld_dword>
 8015e9a:	4603      	mov	r3, r0
 8015e9c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8015ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8015ecc <check_fs+0xa4>)
 8015ea2:	4293      	cmp	r3, r2
 8015ea4:	d101      	bne.n	8015eaa <check_fs+0x82>
 8015ea6:	2300      	movs	r3, #0
 8015ea8:	e00c      	b.n	8015ec4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8015eaa:	687b      	ldr	r3, [r7, #4]
 8015eac:	3334      	adds	r3, #52	@ 0x34
 8015eae:	3352      	adds	r3, #82	@ 0x52
 8015eb0:	4618      	mov	r0, r3
 8015eb2:	f7fe fa2e 	bl	8014312 <ld_dword>
 8015eb6:	4603      	mov	r3, r0
 8015eb8:	4a05      	ldr	r2, [pc, #20]	@ (8015ed0 <check_fs+0xa8>)
 8015eba:	4293      	cmp	r3, r2
 8015ebc:	d101      	bne.n	8015ec2 <check_fs+0x9a>
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	e000      	b.n	8015ec4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8015ec2:	2302      	movs	r3, #2
}
 8015ec4:	4618      	mov	r0, r3
 8015ec6:	3708      	adds	r7, #8
 8015ec8:	46bd      	mov	sp, r7
 8015eca:	bd80      	pop	{r7, pc}
 8015ecc:	00544146 	.word	0x00544146
 8015ed0:	33544146 	.word	0x33544146

08015ed4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8015ed4:	b580      	push	{r7, lr}
 8015ed6:	b096      	sub	sp, #88	@ 0x58
 8015ed8:	af00      	add	r7, sp, #0
 8015eda:	60f8      	str	r0, [r7, #12]
 8015edc:	60b9      	str	r1, [r7, #8]
 8015ede:	4613      	mov	r3, r2
 8015ee0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8015ee2:	68bb      	ldr	r3, [r7, #8]
 8015ee4:	2200      	movs	r2, #0
 8015ee6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8015ee8:	68f8      	ldr	r0, [r7, #12]
 8015eea:	f7ff ff58 	bl	8015d9e <get_ldnumber>
 8015eee:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8015ef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	da01      	bge.n	8015efa <find_volume+0x26>
 8015ef6:	230b      	movs	r3, #11
 8015ef8:	e230      	b.n	801635c <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8015efa:	4aa1      	ldr	r2, [pc, #644]	@ (8016180 <find_volume+0x2ac>)
 8015efc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015f02:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8015f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d101      	bne.n	8015f0e <find_volume+0x3a>
 8015f0a:	230c      	movs	r3, #12
 8015f0c:	e226      	b.n	801635c <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8015f0e:	68bb      	ldr	r3, [r7, #8]
 8015f10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015f12:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8015f14:	79fb      	ldrb	r3, [r7, #7]
 8015f16:	f023 0301 	bic.w	r3, r3, #1
 8015f1a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8015f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f1e:	781b      	ldrb	r3, [r3, #0]
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d01a      	beq.n	8015f5a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8015f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f26:	785b      	ldrb	r3, [r3, #1]
 8015f28:	4618      	mov	r0, r3
 8015f2a:	f7fe f93b 	bl	80141a4 <disk_status>
 8015f2e:	4603      	mov	r3, r0
 8015f30:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8015f34:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015f38:	f003 0301 	and.w	r3, r3, #1
 8015f3c:	2b00      	cmp	r3, #0
 8015f3e:	d10c      	bne.n	8015f5a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8015f40:	79fb      	ldrb	r3, [r7, #7]
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d007      	beq.n	8015f56 <find_volume+0x82>
 8015f46:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015f4a:	f003 0304 	and.w	r3, r3, #4
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	d001      	beq.n	8015f56 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8015f52:	230a      	movs	r3, #10
 8015f54:	e202      	b.n	801635c <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 8015f56:	2300      	movs	r3, #0
 8015f58:	e200      	b.n	801635c <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8015f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f5c:	2200      	movs	r2, #0
 8015f5e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8015f60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015f62:	b2da      	uxtb	r2, r3
 8015f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f66:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f6a:	785b      	ldrb	r3, [r3, #1]
 8015f6c:	4618      	mov	r0, r3
 8015f6e:	f7fe f933 	bl	80141d8 <disk_initialize>
 8015f72:	4603      	mov	r3, r0
 8015f74:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015f78:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015f7c:	f003 0301 	and.w	r3, r3, #1
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d001      	beq.n	8015f88 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8015f84:	2303      	movs	r3, #3
 8015f86:	e1e9      	b.n	801635c <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8015f88:	79fb      	ldrb	r3, [r7, #7]
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	d007      	beq.n	8015f9e <find_volume+0xca>
 8015f8e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015f92:	f003 0304 	and.w	r3, r3, #4
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	d001      	beq.n	8015f9e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8015f9a:	230a      	movs	r3, #10
 8015f9c:	e1de      	b.n	801635c <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8015f9e:	2300      	movs	r3, #0
 8015fa0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8015fa2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015fa4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015fa6:	f7ff ff3f 	bl	8015e28 <check_fs>
 8015faa:	4603      	mov	r3, r0
 8015fac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8015fb0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015fb4:	2b02      	cmp	r3, #2
 8015fb6:	d149      	bne.n	801604c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015fb8:	2300      	movs	r3, #0
 8015fba:	643b      	str	r3, [r7, #64]	@ 0x40
 8015fbc:	e01e      	b.n	8015ffc <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8015fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fc0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015fc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015fc6:	011b      	lsls	r3, r3, #4
 8015fc8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8015fcc:	4413      	add	r3, r2
 8015fce:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8015fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fd2:	3304      	adds	r3, #4
 8015fd4:	781b      	ldrb	r3, [r3, #0]
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d006      	beq.n	8015fe8 <find_volume+0x114>
 8015fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fdc:	3308      	adds	r3, #8
 8015fde:	4618      	mov	r0, r3
 8015fe0:	f7fe f997 	bl	8014312 <ld_dword>
 8015fe4:	4602      	mov	r2, r0
 8015fe6:	e000      	b.n	8015fea <find_volume+0x116>
 8015fe8:	2200      	movs	r2, #0
 8015fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015fec:	009b      	lsls	r3, r3, #2
 8015fee:	3358      	adds	r3, #88	@ 0x58
 8015ff0:	443b      	add	r3, r7
 8015ff2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015ff8:	3301      	adds	r3, #1
 8015ffa:	643b      	str	r3, [r7, #64]	@ 0x40
 8015ffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015ffe:	2b03      	cmp	r3, #3
 8016000:	d9dd      	bls.n	8015fbe <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8016002:	2300      	movs	r3, #0
 8016004:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8016006:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016008:	2b00      	cmp	r3, #0
 801600a:	d002      	beq.n	8016012 <find_volume+0x13e>
 801600c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801600e:	3b01      	subs	r3, #1
 8016010:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8016012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016014:	009b      	lsls	r3, r3, #2
 8016016:	3358      	adds	r3, #88	@ 0x58
 8016018:	443b      	add	r3, r7
 801601a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801601e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8016020:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016022:	2b00      	cmp	r3, #0
 8016024:	d005      	beq.n	8016032 <find_volume+0x15e>
 8016026:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8016028:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801602a:	f7ff fefd 	bl	8015e28 <check_fs>
 801602e:	4603      	mov	r3, r0
 8016030:	e000      	b.n	8016034 <find_volume+0x160>
 8016032:	2303      	movs	r3, #3
 8016034:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8016038:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801603c:	2b01      	cmp	r3, #1
 801603e:	d905      	bls.n	801604c <find_volume+0x178>
 8016040:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016042:	3301      	adds	r3, #1
 8016044:	643b      	str	r3, [r7, #64]	@ 0x40
 8016046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016048:	2b03      	cmp	r3, #3
 801604a:	d9e2      	bls.n	8016012 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801604c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016050:	2b04      	cmp	r3, #4
 8016052:	d101      	bne.n	8016058 <find_volume+0x184>
 8016054:	2301      	movs	r3, #1
 8016056:	e181      	b.n	801635c <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8016058:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801605c:	2b01      	cmp	r3, #1
 801605e:	d901      	bls.n	8016064 <find_volume+0x190>
 8016060:	230d      	movs	r3, #13
 8016062:	e17b      	b.n	801635c <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8016064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016066:	3334      	adds	r3, #52	@ 0x34
 8016068:	330b      	adds	r3, #11
 801606a:	4618      	mov	r0, r3
 801606c:	f7fe f938 	bl	80142e0 <ld_word>
 8016070:	4603      	mov	r3, r0
 8016072:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016076:	d001      	beq.n	801607c <find_volume+0x1a8>
 8016078:	230d      	movs	r3, #13
 801607a:	e16f      	b.n	801635c <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801607c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801607e:	3334      	adds	r3, #52	@ 0x34
 8016080:	3316      	adds	r3, #22
 8016082:	4618      	mov	r0, r3
 8016084:	f7fe f92c 	bl	80142e0 <ld_word>
 8016088:	4603      	mov	r3, r0
 801608a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801608c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801608e:	2b00      	cmp	r3, #0
 8016090:	d106      	bne.n	80160a0 <find_volume+0x1cc>
 8016092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016094:	3334      	adds	r3, #52	@ 0x34
 8016096:	3324      	adds	r3, #36	@ 0x24
 8016098:	4618      	mov	r0, r3
 801609a:	f7fe f93a 	bl	8014312 <ld_dword>
 801609e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80160a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80160a4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80160a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160a8:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80160ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160ae:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80160b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160b2:	789b      	ldrb	r3, [r3, #2]
 80160b4:	2b01      	cmp	r3, #1
 80160b6:	d005      	beq.n	80160c4 <find_volume+0x1f0>
 80160b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160ba:	789b      	ldrb	r3, [r3, #2]
 80160bc:	2b02      	cmp	r3, #2
 80160be:	d001      	beq.n	80160c4 <find_volume+0x1f0>
 80160c0:	230d      	movs	r3, #13
 80160c2:	e14b      	b.n	801635c <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80160c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160c6:	789b      	ldrb	r3, [r3, #2]
 80160c8:	461a      	mov	r2, r3
 80160ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80160cc:	fb02 f303 	mul.w	r3, r2, r3
 80160d0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80160d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80160d8:	461a      	mov	r2, r3
 80160da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160dc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80160de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160e0:	895b      	ldrh	r3, [r3, #10]
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d008      	beq.n	80160f8 <find_volume+0x224>
 80160e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160e8:	895b      	ldrh	r3, [r3, #10]
 80160ea:	461a      	mov	r2, r3
 80160ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160ee:	895b      	ldrh	r3, [r3, #10]
 80160f0:	3b01      	subs	r3, #1
 80160f2:	4013      	ands	r3, r2
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d001      	beq.n	80160fc <find_volume+0x228>
 80160f8:	230d      	movs	r3, #13
 80160fa:	e12f      	b.n	801635c <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80160fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160fe:	3334      	adds	r3, #52	@ 0x34
 8016100:	3311      	adds	r3, #17
 8016102:	4618      	mov	r0, r3
 8016104:	f7fe f8ec 	bl	80142e0 <ld_word>
 8016108:	4603      	mov	r3, r0
 801610a:	461a      	mov	r2, r3
 801610c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801610e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8016110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016112:	891b      	ldrh	r3, [r3, #8]
 8016114:	f003 030f 	and.w	r3, r3, #15
 8016118:	b29b      	uxth	r3, r3
 801611a:	2b00      	cmp	r3, #0
 801611c:	d001      	beq.n	8016122 <find_volume+0x24e>
 801611e:	230d      	movs	r3, #13
 8016120:	e11c      	b.n	801635c <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8016122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016124:	3334      	adds	r3, #52	@ 0x34
 8016126:	3313      	adds	r3, #19
 8016128:	4618      	mov	r0, r3
 801612a:	f7fe f8d9 	bl	80142e0 <ld_word>
 801612e:	4603      	mov	r3, r0
 8016130:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8016132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016134:	2b00      	cmp	r3, #0
 8016136:	d106      	bne.n	8016146 <find_volume+0x272>
 8016138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801613a:	3334      	adds	r3, #52	@ 0x34
 801613c:	3320      	adds	r3, #32
 801613e:	4618      	mov	r0, r3
 8016140:	f7fe f8e7 	bl	8014312 <ld_dword>
 8016144:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8016146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016148:	3334      	adds	r3, #52	@ 0x34
 801614a:	330e      	adds	r3, #14
 801614c:	4618      	mov	r0, r3
 801614e:	f7fe f8c7 	bl	80142e0 <ld_word>
 8016152:	4603      	mov	r3, r0
 8016154:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8016156:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8016158:	2b00      	cmp	r3, #0
 801615a:	d101      	bne.n	8016160 <find_volume+0x28c>
 801615c:	230d      	movs	r3, #13
 801615e:	e0fd      	b.n	801635c <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8016160:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016164:	4413      	add	r3, r2
 8016166:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016168:	8912      	ldrh	r2, [r2, #8]
 801616a:	0912      	lsrs	r2, r2, #4
 801616c:	b292      	uxth	r2, r2
 801616e:	4413      	add	r3, r2
 8016170:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8016172:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016176:	429a      	cmp	r2, r3
 8016178:	d204      	bcs.n	8016184 <find_volume+0x2b0>
 801617a:	230d      	movs	r3, #13
 801617c:	e0ee      	b.n	801635c <find_volume+0x488>
 801617e:	bf00      	nop
 8016180:	20002994 	.word	0x20002994
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8016184:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016188:	1ad3      	subs	r3, r2, r3
 801618a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801618c:	8952      	ldrh	r2, [r2, #10]
 801618e:	fbb3 f3f2 	udiv	r3, r3, r2
 8016192:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8016194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016196:	2b00      	cmp	r3, #0
 8016198:	d101      	bne.n	801619e <find_volume+0x2ca>
 801619a:	230d      	movs	r3, #13
 801619c:	e0de      	b.n	801635c <find_volume+0x488>
		fmt = FS_FAT32;
 801619e:	2303      	movs	r3, #3
 80161a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80161a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161a6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80161aa:	4293      	cmp	r3, r2
 80161ac:	d802      	bhi.n	80161b4 <find_volume+0x2e0>
 80161ae:	2302      	movs	r3, #2
 80161b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80161b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161b6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80161ba:	4293      	cmp	r3, r2
 80161bc:	d802      	bhi.n	80161c4 <find_volume+0x2f0>
 80161be:	2301      	movs	r3, #1
 80161c0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80161c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161c6:	1c9a      	adds	r2, r3, #2
 80161c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161ca:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80161cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80161d0:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80161d2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80161d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80161d6:	441a      	add	r2, r3
 80161d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161da:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80161dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80161de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161e0:	441a      	add	r2, r3
 80161e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161e4:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 80161e6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80161ea:	2b03      	cmp	r3, #3
 80161ec:	d11e      	bne.n	801622c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80161ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161f0:	3334      	adds	r3, #52	@ 0x34
 80161f2:	332a      	adds	r3, #42	@ 0x2a
 80161f4:	4618      	mov	r0, r3
 80161f6:	f7fe f873 	bl	80142e0 <ld_word>
 80161fa:	4603      	mov	r3, r0
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	d001      	beq.n	8016204 <find_volume+0x330>
 8016200:	230d      	movs	r3, #13
 8016202:	e0ab      	b.n	801635c <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8016204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016206:	891b      	ldrh	r3, [r3, #8]
 8016208:	2b00      	cmp	r3, #0
 801620a:	d001      	beq.n	8016210 <find_volume+0x33c>
 801620c:	230d      	movs	r3, #13
 801620e:	e0a5      	b.n	801635c <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8016210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016212:	3334      	adds	r3, #52	@ 0x34
 8016214:	332c      	adds	r3, #44	@ 0x2c
 8016216:	4618      	mov	r0, r3
 8016218:	f7fe f87b 	bl	8014312 <ld_dword>
 801621c:	4602      	mov	r2, r0
 801621e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016220:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8016222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016224:	699b      	ldr	r3, [r3, #24]
 8016226:	009b      	lsls	r3, r3, #2
 8016228:	647b      	str	r3, [r7, #68]	@ 0x44
 801622a:	e01f      	b.n	801626c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801622c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801622e:	891b      	ldrh	r3, [r3, #8]
 8016230:	2b00      	cmp	r3, #0
 8016232:	d101      	bne.n	8016238 <find_volume+0x364>
 8016234:	230d      	movs	r3, #13
 8016236:	e091      	b.n	801635c <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8016238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801623a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801623c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801623e:	441a      	add	r2, r3
 8016240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016242:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8016244:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016248:	2b02      	cmp	r3, #2
 801624a:	d103      	bne.n	8016254 <find_volume+0x380>
 801624c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801624e:	699b      	ldr	r3, [r3, #24]
 8016250:	005b      	lsls	r3, r3, #1
 8016252:	e00a      	b.n	801626a <find_volume+0x396>
 8016254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016256:	699a      	ldr	r2, [r3, #24]
 8016258:	4613      	mov	r3, r2
 801625a:	005b      	lsls	r3, r3, #1
 801625c:	4413      	add	r3, r2
 801625e:	085a      	lsrs	r2, r3, #1
 8016260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016262:	699b      	ldr	r3, [r3, #24]
 8016264:	f003 0301 	and.w	r3, r3, #1
 8016268:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801626a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801626c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801626e:	69da      	ldr	r2, [r3, #28]
 8016270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016272:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8016276:	0a5b      	lsrs	r3, r3, #9
 8016278:	429a      	cmp	r2, r3
 801627a:	d201      	bcs.n	8016280 <find_volume+0x3ac>
 801627c:	230d      	movs	r3, #13
 801627e:	e06d      	b.n	801635c <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8016280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016282:	f04f 32ff 	mov.w	r2, #4294967295
 8016286:	615a      	str	r2, [r3, #20]
 8016288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801628a:	695a      	ldr	r2, [r3, #20]
 801628c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801628e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8016290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016292:	2280      	movs	r2, #128	@ 0x80
 8016294:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8016296:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801629a:	2b03      	cmp	r3, #3
 801629c:	d149      	bne.n	8016332 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801629e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162a0:	3334      	adds	r3, #52	@ 0x34
 80162a2:	3330      	adds	r3, #48	@ 0x30
 80162a4:	4618      	mov	r0, r3
 80162a6:	f7fe f81b 	bl	80142e0 <ld_word>
 80162aa:	4603      	mov	r3, r0
 80162ac:	2b01      	cmp	r3, #1
 80162ae:	d140      	bne.n	8016332 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80162b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162b2:	3301      	adds	r3, #1
 80162b4:	4619      	mov	r1, r3
 80162b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80162b8:	f7fe fac4 	bl	8014844 <move_window>
 80162bc:	4603      	mov	r3, r0
 80162be:	2b00      	cmp	r3, #0
 80162c0:	d137      	bne.n	8016332 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80162c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162c4:	2200      	movs	r2, #0
 80162c6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80162c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162ca:	3334      	adds	r3, #52	@ 0x34
 80162cc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80162d0:	4618      	mov	r0, r3
 80162d2:	f7fe f805 	bl	80142e0 <ld_word>
 80162d6:	4603      	mov	r3, r0
 80162d8:	461a      	mov	r2, r3
 80162da:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80162de:	429a      	cmp	r2, r3
 80162e0:	d127      	bne.n	8016332 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80162e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162e4:	3334      	adds	r3, #52	@ 0x34
 80162e6:	4618      	mov	r0, r3
 80162e8:	f7fe f813 	bl	8014312 <ld_dword>
 80162ec:	4603      	mov	r3, r0
 80162ee:	4a1d      	ldr	r2, [pc, #116]	@ (8016364 <find_volume+0x490>)
 80162f0:	4293      	cmp	r3, r2
 80162f2:	d11e      	bne.n	8016332 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80162f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162f6:	3334      	adds	r3, #52	@ 0x34
 80162f8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80162fc:	4618      	mov	r0, r3
 80162fe:	f7fe f808 	bl	8014312 <ld_dword>
 8016302:	4603      	mov	r3, r0
 8016304:	4a18      	ldr	r2, [pc, #96]	@ (8016368 <find_volume+0x494>)
 8016306:	4293      	cmp	r3, r2
 8016308:	d113      	bne.n	8016332 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801630a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801630c:	3334      	adds	r3, #52	@ 0x34
 801630e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8016312:	4618      	mov	r0, r3
 8016314:	f7fd fffd 	bl	8014312 <ld_dword>
 8016318:	4602      	mov	r2, r0
 801631a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801631c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801631e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016320:	3334      	adds	r3, #52	@ 0x34
 8016322:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8016326:	4618      	mov	r0, r3
 8016328:	f7fd fff3 	bl	8014312 <ld_dword>
 801632c:	4602      	mov	r2, r0
 801632e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016330:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8016332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016334:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8016338:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801633a:	4b0c      	ldr	r3, [pc, #48]	@ (801636c <find_volume+0x498>)
 801633c:	881b      	ldrh	r3, [r3, #0]
 801633e:	3301      	adds	r3, #1
 8016340:	b29a      	uxth	r2, r3
 8016342:	4b0a      	ldr	r3, [pc, #40]	@ (801636c <find_volume+0x498>)
 8016344:	801a      	strh	r2, [r3, #0]
 8016346:	4b09      	ldr	r3, [pc, #36]	@ (801636c <find_volume+0x498>)
 8016348:	881a      	ldrh	r2, [r3, #0]
 801634a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801634c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 801634e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016350:	4a07      	ldr	r2, [pc, #28]	@ (8016370 <find_volume+0x49c>)
 8016352:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016354:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016356:	f7fe fa0d 	bl	8014774 <clear_lock>
#endif
	return FR_OK;
 801635a:	2300      	movs	r3, #0
}
 801635c:	4618      	mov	r0, r3
 801635e:	3758      	adds	r7, #88	@ 0x58
 8016360:	46bd      	mov	sp, r7
 8016362:	bd80      	pop	{r7, pc}
 8016364:	41615252 	.word	0x41615252
 8016368:	61417272 	.word	0x61417272
 801636c:	20002998 	.word	0x20002998
 8016370:	200029bc 	.word	0x200029bc

08016374 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016374:	b580      	push	{r7, lr}
 8016376:	b084      	sub	sp, #16
 8016378:	af00      	add	r7, sp, #0
 801637a:	6078      	str	r0, [r7, #4]
 801637c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801637e:	2309      	movs	r3, #9
 8016380:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	2b00      	cmp	r3, #0
 8016386:	d01c      	beq.n	80163c2 <validate+0x4e>
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	2b00      	cmp	r3, #0
 801638e:	d018      	beq.n	80163c2 <validate+0x4e>
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	681b      	ldr	r3, [r3, #0]
 8016394:	781b      	ldrb	r3, [r3, #0]
 8016396:	2b00      	cmp	r3, #0
 8016398:	d013      	beq.n	80163c2 <validate+0x4e>
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	889a      	ldrh	r2, [r3, #4]
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	681b      	ldr	r3, [r3, #0]
 80163a2:	88db      	ldrh	r3, [r3, #6]
 80163a4:	429a      	cmp	r2, r3
 80163a6:	d10c      	bne.n	80163c2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	681b      	ldr	r3, [r3, #0]
 80163ac:	785b      	ldrb	r3, [r3, #1]
 80163ae:	4618      	mov	r0, r3
 80163b0:	f7fd fef8 	bl	80141a4 <disk_status>
 80163b4:	4603      	mov	r3, r0
 80163b6:	f003 0301 	and.w	r3, r3, #1
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d101      	bne.n	80163c2 <validate+0x4e>
			res = FR_OK;
 80163be:	2300      	movs	r3, #0
 80163c0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80163c2:	7bfb      	ldrb	r3, [r7, #15]
 80163c4:	2b00      	cmp	r3, #0
 80163c6:	d102      	bne.n	80163ce <validate+0x5a>
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	681b      	ldr	r3, [r3, #0]
 80163cc:	e000      	b.n	80163d0 <validate+0x5c>
 80163ce:	2300      	movs	r3, #0
 80163d0:	683a      	ldr	r2, [r7, #0]
 80163d2:	6013      	str	r3, [r2, #0]
	return res;
 80163d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80163d6:	4618      	mov	r0, r3
 80163d8:	3710      	adds	r7, #16
 80163da:	46bd      	mov	sp, r7
 80163dc:	bd80      	pop	{r7, pc}
	...

080163e0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80163e0:	b580      	push	{r7, lr}
 80163e2:	b088      	sub	sp, #32
 80163e4:	af00      	add	r7, sp, #0
 80163e6:	60f8      	str	r0, [r7, #12]
 80163e8:	60b9      	str	r1, [r7, #8]
 80163ea:	4613      	mov	r3, r2
 80163ec:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80163ee:	68bb      	ldr	r3, [r7, #8]
 80163f0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80163f2:	f107 0310 	add.w	r3, r7, #16
 80163f6:	4618      	mov	r0, r3
 80163f8:	f7ff fcd1 	bl	8015d9e <get_ldnumber>
 80163fc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80163fe:	69fb      	ldr	r3, [r7, #28]
 8016400:	2b00      	cmp	r3, #0
 8016402:	da01      	bge.n	8016408 <f_mount+0x28>
 8016404:	230b      	movs	r3, #11
 8016406:	e02b      	b.n	8016460 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016408:	4a17      	ldr	r2, [pc, #92]	@ (8016468 <f_mount+0x88>)
 801640a:	69fb      	ldr	r3, [r7, #28]
 801640c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016410:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8016412:	69bb      	ldr	r3, [r7, #24]
 8016414:	2b00      	cmp	r3, #0
 8016416:	d005      	beq.n	8016424 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8016418:	69b8      	ldr	r0, [r7, #24]
 801641a:	f7fe f9ab 	bl	8014774 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801641e:	69bb      	ldr	r3, [r7, #24]
 8016420:	2200      	movs	r2, #0
 8016422:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8016424:	68fb      	ldr	r3, [r7, #12]
 8016426:	2b00      	cmp	r3, #0
 8016428:	d002      	beq.n	8016430 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801642a:	68fb      	ldr	r3, [r7, #12]
 801642c:	2200      	movs	r2, #0
 801642e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8016430:	68fa      	ldr	r2, [r7, #12]
 8016432:	490d      	ldr	r1, [pc, #52]	@ (8016468 <f_mount+0x88>)
 8016434:	69fb      	ldr	r3, [r7, #28]
 8016436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801643a:	68fb      	ldr	r3, [r7, #12]
 801643c:	2b00      	cmp	r3, #0
 801643e:	d002      	beq.n	8016446 <f_mount+0x66>
 8016440:	79fb      	ldrb	r3, [r7, #7]
 8016442:	2b01      	cmp	r3, #1
 8016444:	d001      	beq.n	801644a <f_mount+0x6a>
 8016446:	2300      	movs	r3, #0
 8016448:	e00a      	b.n	8016460 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801644a:	f107 010c 	add.w	r1, r7, #12
 801644e:	f107 0308 	add.w	r3, r7, #8
 8016452:	2200      	movs	r2, #0
 8016454:	4618      	mov	r0, r3
 8016456:	f7ff fd3d 	bl	8015ed4 <find_volume>
 801645a:	4603      	mov	r3, r0
 801645c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801645e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016460:	4618      	mov	r0, r3
 8016462:	3720      	adds	r7, #32
 8016464:	46bd      	mov	sp, r7
 8016466:	bd80      	pop	{r7, pc}
 8016468:	20002994 	.word	0x20002994

0801646c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801646c:	b580      	push	{r7, lr}
 801646e:	b09a      	sub	sp, #104	@ 0x68
 8016470:	af00      	add	r7, sp, #0
 8016472:	60f8      	str	r0, [r7, #12]
 8016474:	60b9      	str	r1, [r7, #8]
 8016476:	4613      	mov	r3, r2
 8016478:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801647a:	68fb      	ldr	r3, [r7, #12]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d101      	bne.n	8016484 <f_open+0x18>
 8016480:	2309      	movs	r3, #9
 8016482:	e1a9      	b.n	80167d8 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016484:	79fb      	ldrb	r3, [r7, #7]
 8016486:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801648a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801648c:	79fa      	ldrb	r2, [r7, #7]
 801648e:	f107 0114 	add.w	r1, r7, #20
 8016492:	f107 0308 	add.w	r3, r7, #8
 8016496:	4618      	mov	r0, r3
 8016498:	f7ff fd1c 	bl	8015ed4 <find_volume>
 801649c:	4603      	mov	r3, r0
 801649e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80164a2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	f040 818d 	bne.w	80167c6 <f_open+0x35a>
		dj.obj.fs = fs;
 80164ac:	697b      	ldr	r3, [r7, #20]
 80164ae:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80164b0:	68ba      	ldr	r2, [r7, #8]
 80164b2:	f107 0318 	add.w	r3, r7, #24
 80164b6:	4611      	mov	r1, r2
 80164b8:	4618      	mov	r0, r3
 80164ba:	f7ff fbff 	bl	8015cbc <follow_path>
 80164be:	4603      	mov	r3, r0
 80164c0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80164c4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d118      	bne.n	80164fe <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80164cc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80164d0:	b25b      	sxtb	r3, r3
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	da03      	bge.n	80164de <f_open+0x72>
				res = FR_INVALID_NAME;
 80164d6:	2306      	movs	r3, #6
 80164d8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80164dc:	e00f      	b.n	80164fe <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80164de:	79fb      	ldrb	r3, [r7, #7]
 80164e0:	2b01      	cmp	r3, #1
 80164e2:	bf8c      	ite	hi
 80164e4:	2301      	movhi	r3, #1
 80164e6:	2300      	movls	r3, #0
 80164e8:	b2db      	uxtb	r3, r3
 80164ea:	461a      	mov	r2, r3
 80164ec:	f107 0318 	add.w	r3, r7, #24
 80164f0:	4611      	mov	r1, r2
 80164f2:	4618      	mov	r0, r3
 80164f4:	f7fd fff6 	bl	80144e4 <chk_lock>
 80164f8:	4603      	mov	r3, r0
 80164fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80164fe:	79fb      	ldrb	r3, [r7, #7]
 8016500:	f003 031c 	and.w	r3, r3, #28
 8016504:	2b00      	cmp	r3, #0
 8016506:	d07f      	beq.n	8016608 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8016508:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801650c:	2b00      	cmp	r3, #0
 801650e:	d017      	beq.n	8016540 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016510:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016514:	2b04      	cmp	r3, #4
 8016516:	d10e      	bne.n	8016536 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8016518:	f7fe f840 	bl	801459c <enq_lock>
 801651c:	4603      	mov	r3, r0
 801651e:	2b00      	cmp	r3, #0
 8016520:	d006      	beq.n	8016530 <f_open+0xc4>
 8016522:	f107 0318 	add.w	r3, r7, #24
 8016526:	4618      	mov	r0, r3
 8016528:	f7ff f918 	bl	801575c <dir_register>
 801652c:	4603      	mov	r3, r0
 801652e:	e000      	b.n	8016532 <f_open+0xc6>
 8016530:	2312      	movs	r3, #18
 8016532:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8016536:	79fb      	ldrb	r3, [r7, #7]
 8016538:	f043 0308 	orr.w	r3, r3, #8
 801653c:	71fb      	strb	r3, [r7, #7]
 801653e:	e010      	b.n	8016562 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8016540:	7fbb      	ldrb	r3, [r7, #30]
 8016542:	f003 0311 	and.w	r3, r3, #17
 8016546:	2b00      	cmp	r3, #0
 8016548:	d003      	beq.n	8016552 <f_open+0xe6>
					res = FR_DENIED;
 801654a:	2307      	movs	r3, #7
 801654c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016550:	e007      	b.n	8016562 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016552:	79fb      	ldrb	r3, [r7, #7]
 8016554:	f003 0304 	and.w	r3, r3, #4
 8016558:	2b00      	cmp	r3, #0
 801655a:	d002      	beq.n	8016562 <f_open+0xf6>
 801655c:	2308      	movs	r3, #8
 801655e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016562:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016566:	2b00      	cmp	r3, #0
 8016568:	d168      	bne.n	801663c <f_open+0x1d0>
 801656a:	79fb      	ldrb	r3, [r7, #7]
 801656c:	f003 0308 	and.w	r3, r3, #8
 8016570:	2b00      	cmp	r3, #0
 8016572:	d063      	beq.n	801663c <f_open+0x1d0>
				dw = GET_FATTIME();
 8016574:	f7fc f974 	bl	8012860 <get_fattime>
 8016578:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801657a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801657c:	330e      	adds	r3, #14
 801657e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016580:	4618      	mov	r0, r3
 8016582:	f7fd ff04 	bl	801438e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8016586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016588:	3316      	adds	r3, #22
 801658a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801658c:	4618      	mov	r0, r3
 801658e:	f7fd fefe 	bl	801438e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8016592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016594:	330b      	adds	r3, #11
 8016596:	2220      	movs	r2, #32
 8016598:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801659a:	697b      	ldr	r3, [r7, #20]
 801659c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801659e:	4611      	mov	r1, r2
 80165a0:	4618      	mov	r0, r3
 80165a2:	f7fe fe53 	bl	801524c <ld_clust>
 80165a6:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80165a8:	697b      	ldr	r3, [r7, #20]
 80165aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80165ac:	2200      	movs	r2, #0
 80165ae:	4618      	mov	r0, r3
 80165b0:	f7fe fe6b 	bl	801528a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80165b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80165b6:	331c      	adds	r3, #28
 80165b8:	2100      	movs	r1, #0
 80165ba:	4618      	mov	r0, r3
 80165bc:	f7fd fee7 	bl	801438e <st_dword>
					fs->wflag = 1;
 80165c0:	697b      	ldr	r3, [r7, #20]
 80165c2:	2201      	movs	r2, #1
 80165c4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80165c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d037      	beq.n	801663c <f_open+0x1d0>
						dw = fs->winsect;
 80165cc:	697b      	ldr	r3, [r7, #20]
 80165ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80165d0:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80165d2:	f107 0318 	add.w	r3, r7, #24
 80165d6:	2200      	movs	r2, #0
 80165d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80165da:	4618      	mov	r0, r3
 80165dc:	f7fe fb7e 	bl	8014cdc <remove_chain>
 80165e0:	4603      	mov	r3, r0
 80165e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 80165e6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d126      	bne.n	801663c <f_open+0x1d0>
							res = move_window(fs, dw);
 80165ee:	697b      	ldr	r3, [r7, #20]
 80165f0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80165f2:	4618      	mov	r0, r3
 80165f4:	f7fe f926 	bl	8014844 <move_window>
 80165f8:	4603      	mov	r3, r0
 80165fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80165fe:	697b      	ldr	r3, [r7, #20]
 8016600:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016602:	3a01      	subs	r2, #1
 8016604:	611a      	str	r2, [r3, #16]
 8016606:	e019      	b.n	801663c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016608:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801660c:	2b00      	cmp	r3, #0
 801660e:	d115      	bne.n	801663c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016610:	7fbb      	ldrb	r3, [r7, #30]
 8016612:	f003 0310 	and.w	r3, r3, #16
 8016616:	2b00      	cmp	r3, #0
 8016618:	d003      	beq.n	8016622 <f_open+0x1b6>
					res = FR_NO_FILE;
 801661a:	2304      	movs	r3, #4
 801661c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016620:	e00c      	b.n	801663c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8016622:	79fb      	ldrb	r3, [r7, #7]
 8016624:	f003 0302 	and.w	r3, r3, #2
 8016628:	2b00      	cmp	r3, #0
 801662a:	d007      	beq.n	801663c <f_open+0x1d0>
 801662c:	7fbb      	ldrb	r3, [r7, #30]
 801662e:	f003 0301 	and.w	r3, r3, #1
 8016632:	2b00      	cmp	r3, #0
 8016634:	d002      	beq.n	801663c <f_open+0x1d0>
						res = FR_DENIED;
 8016636:	2307      	movs	r3, #7
 8016638:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 801663c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016640:	2b00      	cmp	r3, #0
 8016642:	d126      	bne.n	8016692 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016644:	79fb      	ldrb	r3, [r7, #7]
 8016646:	f003 0308 	and.w	r3, r3, #8
 801664a:	2b00      	cmp	r3, #0
 801664c:	d003      	beq.n	8016656 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801664e:	79fb      	ldrb	r3, [r7, #7]
 8016650:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016654:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016656:	697b      	ldr	r3, [r7, #20]
 8016658:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801665a:	68fb      	ldr	r3, [r7, #12]
 801665c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801665e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016660:	68fb      	ldr	r3, [r7, #12]
 8016662:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016664:	79fb      	ldrb	r3, [r7, #7]
 8016666:	2b01      	cmp	r3, #1
 8016668:	bf8c      	ite	hi
 801666a:	2301      	movhi	r3, #1
 801666c:	2300      	movls	r3, #0
 801666e:	b2db      	uxtb	r3, r3
 8016670:	461a      	mov	r2, r3
 8016672:	f107 0318 	add.w	r3, r7, #24
 8016676:	4611      	mov	r1, r2
 8016678:	4618      	mov	r0, r3
 801667a:	f7fd ffb1 	bl	80145e0 <inc_lock>
 801667e:	4602      	mov	r2, r0
 8016680:	68fb      	ldr	r3, [r7, #12]
 8016682:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8016684:	68fb      	ldr	r3, [r7, #12]
 8016686:	691b      	ldr	r3, [r3, #16]
 8016688:	2b00      	cmp	r3, #0
 801668a:	d102      	bne.n	8016692 <f_open+0x226>
 801668c:	2302      	movs	r3, #2
 801668e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8016692:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016696:	2b00      	cmp	r3, #0
 8016698:	f040 8095 	bne.w	80167c6 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801669c:	697b      	ldr	r3, [r7, #20]
 801669e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80166a0:	4611      	mov	r1, r2
 80166a2:	4618      	mov	r0, r3
 80166a4:	f7fe fdd2 	bl	801524c <ld_clust>
 80166a8:	4602      	mov	r2, r0
 80166aa:	68fb      	ldr	r3, [r7, #12]
 80166ac:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80166ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166b0:	331c      	adds	r3, #28
 80166b2:	4618      	mov	r0, r3
 80166b4:	f7fd fe2d 	bl	8014312 <ld_dword>
 80166b8:	4602      	mov	r2, r0
 80166ba:	68fb      	ldr	r3, [r7, #12]
 80166bc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80166be:	68fb      	ldr	r3, [r7, #12]
 80166c0:	2200      	movs	r2, #0
 80166c2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80166c4:	697a      	ldr	r2, [r7, #20]
 80166c6:	68fb      	ldr	r3, [r7, #12]
 80166c8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80166ca:	697b      	ldr	r3, [r7, #20]
 80166cc:	88da      	ldrh	r2, [r3, #6]
 80166ce:	68fb      	ldr	r3, [r7, #12]
 80166d0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80166d2:	68fb      	ldr	r3, [r7, #12]
 80166d4:	79fa      	ldrb	r2, [r7, #7]
 80166d6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80166d8:	68fb      	ldr	r3, [r7, #12]
 80166da:	2200      	movs	r2, #0
 80166dc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80166de:	68fb      	ldr	r3, [r7, #12]
 80166e0:	2200      	movs	r2, #0
 80166e2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80166e4:	68fb      	ldr	r3, [r7, #12]
 80166e6:	2200      	movs	r2, #0
 80166e8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80166ea:	68fb      	ldr	r3, [r7, #12]
 80166ec:	3330      	adds	r3, #48	@ 0x30
 80166ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80166f2:	2100      	movs	r1, #0
 80166f4:	4618      	mov	r0, r3
 80166f6:	f7fd fe97 	bl	8014428 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80166fa:	79fb      	ldrb	r3, [r7, #7]
 80166fc:	f003 0320 	and.w	r3, r3, #32
 8016700:	2b00      	cmp	r3, #0
 8016702:	d060      	beq.n	80167c6 <f_open+0x35a>
 8016704:	68fb      	ldr	r3, [r7, #12]
 8016706:	68db      	ldr	r3, [r3, #12]
 8016708:	2b00      	cmp	r3, #0
 801670a:	d05c      	beq.n	80167c6 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801670c:	68fb      	ldr	r3, [r7, #12]
 801670e:	68da      	ldr	r2, [r3, #12]
 8016710:	68fb      	ldr	r3, [r7, #12]
 8016712:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8016714:	697b      	ldr	r3, [r7, #20]
 8016716:	895b      	ldrh	r3, [r3, #10]
 8016718:	025b      	lsls	r3, r3, #9
 801671a:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801671c:	68fb      	ldr	r3, [r7, #12]
 801671e:	689b      	ldr	r3, [r3, #8]
 8016720:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016722:	68fb      	ldr	r3, [r7, #12]
 8016724:	68db      	ldr	r3, [r3, #12]
 8016726:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016728:	e016      	b.n	8016758 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 801672a:	68fb      	ldr	r3, [r7, #12]
 801672c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801672e:	4618      	mov	r0, r3
 8016730:	f7fe f943 	bl	80149ba <get_fat>
 8016734:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8016736:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016738:	2b01      	cmp	r3, #1
 801673a:	d802      	bhi.n	8016742 <f_open+0x2d6>
 801673c:	2302      	movs	r3, #2
 801673e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8016742:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016748:	d102      	bne.n	8016750 <f_open+0x2e4>
 801674a:	2301      	movs	r3, #1
 801674c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016750:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016754:	1ad3      	subs	r3, r2, r3
 8016756:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016758:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801675c:	2b00      	cmp	r3, #0
 801675e:	d103      	bne.n	8016768 <f_open+0x2fc>
 8016760:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016762:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016764:	429a      	cmp	r2, r3
 8016766:	d8e0      	bhi.n	801672a <f_open+0x2be>
				}
				fp->clust = clst;
 8016768:	68fb      	ldr	r3, [r7, #12]
 801676a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801676c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801676e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016772:	2b00      	cmp	r3, #0
 8016774:	d127      	bne.n	80167c6 <f_open+0x35a>
 8016776:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016778:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801677c:	2b00      	cmp	r3, #0
 801677e:	d022      	beq.n	80167c6 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8016780:	697b      	ldr	r3, [r7, #20]
 8016782:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016784:	4618      	mov	r0, r3
 8016786:	f7fe f8f9 	bl	801497c <clust2sect>
 801678a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801678c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801678e:	2b00      	cmp	r3, #0
 8016790:	d103      	bne.n	801679a <f_open+0x32e>
						res = FR_INT_ERR;
 8016792:	2302      	movs	r3, #2
 8016794:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016798:	e015      	b.n	80167c6 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801679a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801679c:	0a5a      	lsrs	r2, r3, #9
 801679e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80167a0:	441a      	add	r2, r3
 80167a2:	68fb      	ldr	r3, [r7, #12]
 80167a4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80167a6:	697b      	ldr	r3, [r7, #20]
 80167a8:	7858      	ldrb	r0, [r3, #1]
 80167aa:	68fb      	ldr	r3, [r7, #12]
 80167ac:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80167b0:	68fb      	ldr	r3, [r7, #12]
 80167b2:	6a1a      	ldr	r2, [r3, #32]
 80167b4:	2301      	movs	r3, #1
 80167b6:	f7fd fd35 	bl	8014224 <disk_read>
 80167ba:	4603      	mov	r3, r0
 80167bc:	2b00      	cmp	r3, #0
 80167be:	d002      	beq.n	80167c6 <f_open+0x35a>
 80167c0:	2301      	movs	r3, #1
 80167c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80167c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d002      	beq.n	80167d4 <f_open+0x368>
 80167ce:	68fb      	ldr	r3, [r7, #12]
 80167d0:	2200      	movs	r2, #0
 80167d2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80167d4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80167d8:	4618      	mov	r0, r3
 80167da:	3768      	adds	r7, #104	@ 0x68
 80167dc:	46bd      	mov	sp, r7
 80167de:	bd80      	pop	{r7, pc}

080167e0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80167e0:	b580      	push	{r7, lr}
 80167e2:	b08c      	sub	sp, #48	@ 0x30
 80167e4:	af00      	add	r7, sp, #0
 80167e6:	60f8      	str	r0, [r7, #12]
 80167e8:	60b9      	str	r1, [r7, #8]
 80167ea:	607a      	str	r2, [r7, #4]
 80167ec:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80167ee:	68bb      	ldr	r3, [r7, #8]
 80167f0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80167f2:	683b      	ldr	r3, [r7, #0]
 80167f4:	2200      	movs	r2, #0
 80167f6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80167f8:	68fb      	ldr	r3, [r7, #12]
 80167fa:	f107 0210 	add.w	r2, r7, #16
 80167fe:	4611      	mov	r1, r2
 8016800:	4618      	mov	r0, r3
 8016802:	f7ff fdb7 	bl	8016374 <validate>
 8016806:	4603      	mov	r3, r0
 8016808:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801680c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016810:	2b00      	cmp	r3, #0
 8016812:	d107      	bne.n	8016824 <f_write+0x44>
 8016814:	68fb      	ldr	r3, [r7, #12]
 8016816:	7d5b      	ldrb	r3, [r3, #21]
 8016818:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801681c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016820:	2b00      	cmp	r3, #0
 8016822:	d002      	beq.n	801682a <f_write+0x4a>
 8016824:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016828:	e14b      	b.n	8016ac2 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	7d1b      	ldrb	r3, [r3, #20]
 801682e:	f003 0302 	and.w	r3, r3, #2
 8016832:	2b00      	cmp	r3, #0
 8016834:	d101      	bne.n	801683a <f_write+0x5a>
 8016836:	2307      	movs	r3, #7
 8016838:	e143      	b.n	8016ac2 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801683a:	68fb      	ldr	r3, [r7, #12]
 801683c:	699a      	ldr	r2, [r3, #24]
 801683e:	687b      	ldr	r3, [r7, #4]
 8016840:	441a      	add	r2, r3
 8016842:	68fb      	ldr	r3, [r7, #12]
 8016844:	699b      	ldr	r3, [r3, #24]
 8016846:	429a      	cmp	r2, r3
 8016848:	f080 812d 	bcs.w	8016aa6 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801684c:	68fb      	ldr	r3, [r7, #12]
 801684e:	699b      	ldr	r3, [r3, #24]
 8016850:	43db      	mvns	r3, r3
 8016852:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8016854:	e127      	b.n	8016aa6 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8016856:	68fb      	ldr	r3, [r7, #12]
 8016858:	699b      	ldr	r3, [r3, #24]
 801685a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801685e:	2b00      	cmp	r3, #0
 8016860:	f040 80e3 	bne.w	8016a2a <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8016864:	68fb      	ldr	r3, [r7, #12]
 8016866:	699b      	ldr	r3, [r3, #24]
 8016868:	0a5b      	lsrs	r3, r3, #9
 801686a:	693a      	ldr	r2, [r7, #16]
 801686c:	8952      	ldrh	r2, [r2, #10]
 801686e:	3a01      	subs	r2, #1
 8016870:	4013      	ands	r3, r2
 8016872:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8016874:	69bb      	ldr	r3, [r7, #24]
 8016876:	2b00      	cmp	r3, #0
 8016878:	d143      	bne.n	8016902 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801687a:	68fb      	ldr	r3, [r7, #12]
 801687c:	699b      	ldr	r3, [r3, #24]
 801687e:	2b00      	cmp	r3, #0
 8016880:	d10c      	bne.n	801689c <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	689b      	ldr	r3, [r3, #8]
 8016886:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8016888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801688a:	2b00      	cmp	r3, #0
 801688c:	d11a      	bne.n	80168c4 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801688e:	68fb      	ldr	r3, [r7, #12]
 8016890:	2100      	movs	r1, #0
 8016892:	4618      	mov	r0, r3
 8016894:	f7fe fa87 	bl	8014da6 <create_chain>
 8016898:	62b8      	str	r0, [r7, #40]	@ 0x28
 801689a:	e013      	b.n	80168c4 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801689c:	68fb      	ldr	r3, [r7, #12]
 801689e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168a0:	2b00      	cmp	r3, #0
 80168a2:	d007      	beq.n	80168b4 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80168a4:	68fb      	ldr	r3, [r7, #12]
 80168a6:	699b      	ldr	r3, [r3, #24]
 80168a8:	4619      	mov	r1, r3
 80168aa:	68f8      	ldr	r0, [r7, #12]
 80168ac:	f7fe fb13 	bl	8014ed6 <clmt_clust>
 80168b0:	62b8      	str	r0, [r7, #40]	@ 0x28
 80168b2:	e007      	b.n	80168c4 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80168b4:	68fa      	ldr	r2, [r7, #12]
 80168b6:	68fb      	ldr	r3, [r7, #12]
 80168b8:	69db      	ldr	r3, [r3, #28]
 80168ba:	4619      	mov	r1, r3
 80168bc:	4610      	mov	r0, r2
 80168be:	f7fe fa72 	bl	8014da6 <create_chain>
 80168c2:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80168c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80168c6:	2b00      	cmp	r3, #0
 80168c8:	f000 80f2 	beq.w	8016ab0 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80168cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80168ce:	2b01      	cmp	r3, #1
 80168d0:	d104      	bne.n	80168dc <f_write+0xfc>
 80168d2:	68fb      	ldr	r3, [r7, #12]
 80168d4:	2202      	movs	r2, #2
 80168d6:	755a      	strb	r2, [r3, #21]
 80168d8:	2302      	movs	r3, #2
 80168da:	e0f2      	b.n	8016ac2 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80168dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80168de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80168e2:	d104      	bne.n	80168ee <f_write+0x10e>
 80168e4:	68fb      	ldr	r3, [r7, #12]
 80168e6:	2201      	movs	r2, #1
 80168e8:	755a      	strb	r2, [r3, #21]
 80168ea:	2301      	movs	r3, #1
 80168ec:	e0e9      	b.n	8016ac2 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80168ee:	68fb      	ldr	r3, [r7, #12]
 80168f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80168f2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80168f4:	68fb      	ldr	r3, [r7, #12]
 80168f6:	689b      	ldr	r3, [r3, #8]
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	d102      	bne.n	8016902 <f_write+0x122>
 80168fc:	68fb      	ldr	r3, [r7, #12]
 80168fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016900:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8016902:	68fb      	ldr	r3, [r7, #12]
 8016904:	7d1b      	ldrb	r3, [r3, #20]
 8016906:	b25b      	sxtb	r3, r3
 8016908:	2b00      	cmp	r3, #0
 801690a:	da18      	bge.n	801693e <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801690c:	693b      	ldr	r3, [r7, #16]
 801690e:	7858      	ldrb	r0, [r3, #1]
 8016910:	68fb      	ldr	r3, [r7, #12]
 8016912:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016916:	68fb      	ldr	r3, [r7, #12]
 8016918:	6a1a      	ldr	r2, [r3, #32]
 801691a:	2301      	movs	r3, #1
 801691c:	f7fd fca2 	bl	8014264 <disk_write>
 8016920:	4603      	mov	r3, r0
 8016922:	2b00      	cmp	r3, #0
 8016924:	d004      	beq.n	8016930 <f_write+0x150>
 8016926:	68fb      	ldr	r3, [r7, #12]
 8016928:	2201      	movs	r2, #1
 801692a:	755a      	strb	r2, [r3, #21]
 801692c:	2301      	movs	r3, #1
 801692e:	e0c8      	b.n	8016ac2 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016930:	68fb      	ldr	r3, [r7, #12]
 8016932:	7d1b      	ldrb	r3, [r3, #20]
 8016934:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016938:	b2da      	uxtb	r2, r3
 801693a:	68fb      	ldr	r3, [r7, #12]
 801693c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801693e:	693a      	ldr	r2, [r7, #16]
 8016940:	68fb      	ldr	r3, [r7, #12]
 8016942:	69db      	ldr	r3, [r3, #28]
 8016944:	4619      	mov	r1, r3
 8016946:	4610      	mov	r0, r2
 8016948:	f7fe f818 	bl	801497c <clust2sect>
 801694c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801694e:	697b      	ldr	r3, [r7, #20]
 8016950:	2b00      	cmp	r3, #0
 8016952:	d104      	bne.n	801695e <f_write+0x17e>
 8016954:	68fb      	ldr	r3, [r7, #12]
 8016956:	2202      	movs	r2, #2
 8016958:	755a      	strb	r2, [r3, #21]
 801695a:	2302      	movs	r3, #2
 801695c:	e0b1      	b.n	8016ac2 <f_write+0x2e2>
			sect += csect;
 801695e:	697a      	ldr	r2, [r7, #20]
 8016960:	69bb      	ldr	r3, [r7, #24]
 8016962:	4413      	add	r3, r2
 8016964:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	0a5b      	lsrs	r3, r3, #9
 801696a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801696c:	6a3b      	ldr	r3, [r7, #32]
 801696e:	2b00      	cmp	r3, #0
 8016970:	d03c      	beq.n	80169ec <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016972:	69ba      	ldr	r2, [r7, #24]
 8016974:	6a3b      	ldr	r3, [r7, #32]
 8016976:	4413      	add	r3, r2
 8016978:	693a      	ldr	r2, [r7, #16]
 801697a:	8952      	ldrh	r2, [r2, #10]
 801697c:	4293      	cmp	r3, r2
 801697e:	d905      	bls.n	801698c <f_write+0x1ac>
					cc = fs->csize - csect;
 8016980:	693b      	ldr	r3, [r7, #16]
 8016982:	895b      	ldrh	r3, [r3, #10]
 8016984:	461a      	mov	r2, r3
 8016986:	69bb      	ldr	r3, [r7, #24]
 8016988:	1ad3      	subs	r3, r2, r3
 801698a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801698c:	693b      	ldr	r3, [r7, #16]
 801698e:	7858      	ldrb	r0, [r3, #1]
 8016990:	6a3b      	ldr	r3, [r7, #32]
 8016992:	697a      	ldr	r2, [r7, #20]
 8016994:	69f9      	ldr	r1, [r7, #28]
 8016996:	f7fd fc65 	bl	8014264 <disk_write>
 801699a:	4603      	mov	r3, r0
 801699c:	2b00      	cmp	r3, #0
 801699e:	d004      	beq.n	80169aa <f_write+0x1ca>
 80169a0:	68fb      	ldr	r3, [r7, #12]
 80169a2:	2201      	movs	r2, #1
 80169a4:	755a      	strb	r2, [r3, #21]
 80169a6:	2301      	movs	r3, #1
 80169a8:	e08b      	b.n	8016ac2 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80169aa:	68fb      	ldr	r3, [r7, #12]
 80169ac:	6a1a      	ldr	r2, [r3, #32]
 80169ae:	697b      	ldr	r3, [r7, #20]
 80169b0:	1ad3      	subs	r3, r2, r3
 80169b2:	6a3a      	ldr	r2, [r7, #32]
 80169b4:	429a      	cmp	r2, r3
 80169b6:	d915      	bls.n	80169e4 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80169b8:	68fb      	ldr	r3, [r7, #12]
 80169ba:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80169be:	68fb      	ldr	r3, [r7, #12]
 80169c0:	6a1a      	ldr	r2, [r3, #32]
 80169c2:	697b      	ldr	r3, [r7, #20]
 80169c4:	1ad3      	subs	r3, r2, r3
 80169c6:	025b      	lsls	r3, r3, #9
 80169c8:	69fa      	ldr	r2, [r7, #28]
 80169ca:	4413      	add	r3, r2
 80169cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80169d0:	4619      	mov	r1, r3
 80169d2:	f7fd fd08 	bl	80143e6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80169d6:	68fb      	ldr	r3, [r7, #12]
 80169d8:	7d1b      	ldrb	r3, [r3, #20]
 80169da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80169de:	b2da      	uxtb	r2, r3
 80169e0:	68fb      	ldr	r3, [r7, #12]
 80169e2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80169e4:	6a3b      	ldr	r3, [r7, #32]
 80169e6:	025b      	lsls	r3, r3, #9
 80169e8:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80169ea:	e03f      	b.n	8016a6c <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80169ec:	68fb      	ldr	r3, [r7, #12]
 80169ee:	6a1b      	ldr	r3, [r3, #32]
 80169f0:	697a      	ldr	r2, [r7, #20]
 80169f2:	429a      	cmp	r2, r3
 80169f4:	d016      	beq.n	8016a24 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80169f6:	68fb      	ldr	r3, [r7, #12]
 80169f8:	699a      	ldr	r2, [r3, #24]
 80169fa:	68fb      	ldr	r3, [r7, #12]
 80169fc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80169fe:	429a      	cmp	r2, r3
 8016a00:	d210      	bcs.n	8016a24 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8016a02:	693b      	ldr	r3, [r7, #16]
 8016a04:	7858      	ldrb	r0, [r3, #1]
 8016a06:	68fb      	ldr	r3, [r7, #12]
 8016a08:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016a0c:	2301      	movs	r3, #1
 8016a0e:	697a      	ldr	r2, [r7, #20]
 8016a10:	f7fd fc08 	bl	8014224 <disk_read>
 8016a14:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d004      	beq.n	8016a24 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8016a1a:	68fb      	ldr	r3, [r7, #12]
 8016a1c:	2201      	movs	r2, #1
 8016a1e:	755a      	strb	r2, [r3, #21]
 8016a20:	2301      	movs	r3, #1
 8016a22:	e04e      	b.n	8016ac2 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8016a24:	68fb      	ldr	r3, [r7, #12]
 8016a26:	697a      	ldr	r2, [r7, #20]
 8016a28:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8016a2a:	68fb      	ldr	r3, [r7, #12]
 8016a2c:	699b      	ldr	r3, [r3, #24]
 8016a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016a32:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8016a36:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8016a38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	429a      	cmp	r2, r3
 8016a3e:	d901      	bls.n	8016a44 <f_write+0x264>
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8016a44:	68fb      	ldr	r3, [r7, #12]
 8016a46:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8016a4a:	68fb      	ldr	r3, [r7, #12]
 8016a4c:	699b      	ldr	r3, [r3, #24]
 8016a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016a52:	4413      	add	r3, r2
 8016a54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016a56:	69f9      	ldr	r1, [r7, #28]
 8016a58:	4618      	mov	r0, r3
 8016a5a:	f7fd fcc4 	bl	80143e6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8016a5e:	68fb      	ldr	r3, [r7, #12]
 8016a60:	7d1b      	ldrb	r3, [r3, #20]
 8016a62:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016a66:	b2da      	uxtb	r2, r3
 8016a68:	68fb      	ldr	r3, [r7, #12]
 8016a6a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8016a6c:	69fa      	ldr	r2, [r7, #28]
 8016a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a70:	4413      	add	r3, r2
 8016a72:	61fb      	str	r3, [r7, #28]
 8016a74:	68fb      	ldr	r3, [r7, #12]
 8016a76:	699a      	ldr	r2, [r3, #24]
 8016a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a7a:	441a      	add	r2, r3
 8016a7c:	68fb      	ldr	r3, [r7, #12]
 8016a7e:	619a      	str	r2, [r3, #24]
 8016a80:	68fb      	ldr	r3, [r7, #12]
 8016a82:	68da      	ldr	r2, [r3, #12]
 8016a84:	68fb      	ldr	r3, [r7, #12]
 8016a86:	699b      	ldr	r3, [r3, #24]
 8016a88:	429a      	cmp	r2, r3
 8016a8a:	bf38      	it	cc
 8016a8c:	461a      	movcc	r2, r3
 8016a8e:	68fb      	ldr	r3, [r7, #12]
 8016a90:	60da      	str	r2, [r3, #12]
 8016a92:	683b      	ldr	r3, [r7, #0]
 8016a94:	681a      	ldr	r2, [r3, #0]
 8016a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a98:	441a      	add	r2, r3
 8016a9a:	683b      	ldr	r3, [r7, #0]
 8016a9c:	601a      	str	r2, [r3, #0]
 8016a9e:	687a      	ldr	r2, [r7, #4]
 8016aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016aa2:	1ad3      	subs	r3, r2, r3
 8016aa4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8016aa6:	687b      	ldr	r3, [r7, #4]
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	f47f aed4 	bne.w	8016856 <f_write+0x76>
 8016aae:	e000      	b.n	8016ab2 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016ab0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8016ab2:	68fb      	ldr	r3, [r7, #12]
 8016ab4:	7d1b      	ldrb	r3, [r3, #20]
 8016ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016aba:	b2da      	uxtb	r2, r3
 8016abc:	68fb      	ldr	r3, [r7, #12]
 8016abe:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8016ac0:	2300      	movs	r3, #0
}
 8016ac2:	4618      	mov	r0, r3
 8016ac4:	3730      	adds	r7, #48	@ 0x30
 8016ac6:	46bd      	mov	sp, r7
 8016ac8:	bd80      	pop	{r7, pc}

08016aca <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8016aca:	b580      	push	{r7, lr}
 8016acc:	b086      	sub	sp, #24
 8016ace:	af00      	add	r7, sp, #0
 8016ad0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	f107 0208 	add.w	r2, r7, #8
 8016ad8:	4611      	mov	r1, r2
 8016ada:	4618      	mov	r0, r3
 8016adc:	f7ff fc4a 	bl	8016374 <validate>
 8016ae0:	4603      	mov	r3, r0
 8016ae2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8016ae4:	7dfb      	ldrb	r3, [r7, #23]
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	d168      	bne.n	8016bbc <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8016aea:	687b      	ldr	r3, [r7, #4]
 8016aec:	7d1b      	ldrb	r3, [r3, #20]
 8016aee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016af2:	2b00      	cmp	r3, #0
 8016af4:	d062      	beq.n	8016bbc <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	7d1b      	ldrb	r3, [r3, #20]
 8016afa:	b25b      	sxtb	r3, r3
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	da15      	bge.n	8016b2c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8016b00:	68bb      	ldr	r3, [r7, #8]
 8016b02:	7858      	ldrb	r0, [r3, #1]
 8016b04:	687b      	ldr	r3, [r7, #4]
 8016b06:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016b0a:	687b      	ldr	r3, [r7, #4]
 8016b0c:	6a1a      	ldr	r2, [r3, #32]
 8016b0e:	2301      	movs	r3, #1
 8016b10:	f7fd fba8 	bl	8014264 <disk_write>
 8016b14:	4603      	mov	r3, r0
 8016b16:	2b00      	cmp	r3, #0
 8016b18:	d001      	beq.n	8016b1e <f_sync+0x54>
 8016b1a:	2301      	movs	r3, #1
 8016b1c:	e04f      	b.n	8016bbe <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	7d1b      	ldrb	r3, [r3, #20]
 8016b22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016b26:	b2da      	uxtb	r2, r3
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8016b2c:	f7fb fe98 	bl	8012860 <get_fattime>
 8016b30:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8016b32:	68ba      	ldr	r2, [r7, #8]
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016b38:	4619      	mov	r1, r3
 8016b3a:	4610      	mov	r0, r2
 8016b3c:	f7fd fe82 	bl	8014844 <move_window>
 8016b40:	4603      	mov	r3, r0
 8016b42:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8016b44:	7dfb      	ldrb	r3, [r7, #23]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d138      	bne.n	8016bbc <f_sync+0xf2>
					dir = fp->dir_ptr;
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b4e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8016b50:	68fb      	ldr	r3, [r7, #12]
 8016b52:	330b      	adds	r3, #11
 8016b54:	781a      	ldrb	r2, [r3, #0]
 8016b56:	68fb      	ldr	r3, [r7, #12]
 8016b58:	330b      	adds	r3, #11
 8016b5a:	f042 0220 	orr.w	r2, r2, #32
 8016b5e:	b2d2      	uxtb	r2, r2
 8016b60:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	6818      	ldr	r0, [r3, #0]
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	689b      	ldr	r3, [r3, #8]
 8016b6a:	461a      	mov	r2, r3
 8016b6c:	68f9      	ldr	r1, [r7, #12]
 8016b6e:	f7fe fb8c 	bl	801528a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8016b72:	68fb      	ldr	r3, [r7, #12]
 8016b74:	f103 021c 	add.w	r2, r3, #28
 8016b78:	687b      	ldr	r3, [r7, #4]
 8016b7a:	68db      	ldr	r3, [r3, #12]
 8016b7c:	4619      	mov	r1, r3
 8016b7e:	4610      	mov	r0, r2
 8016b80:	f7fd fc05 	bl	801438e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8016b84:	68fb      	ldr	r3, [r7, #12]
 8016b86:	3316      	adds	r3, #22
 8016b88:	6939      	ldr	r1, [r7, #16]
 8016b8a:	4618      	mov	r0, r3
 8016b8c:	f7fd fbff 	bl	801438e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8016b90:	68fb      	ldr	r3, [r7, #12]
 8016b92:	3312      	adds	r3, #18
 8016b94:	2100      	movs	r1, #0
 8016b96:	4618      	mov	r0, r3
 8016b98:	f7fd fbde 	bl	8014358 <st_word>
					fs->wflag = 1;
 8016b9c:	68bb      	ldr	r3, [r7, #8]
 8016b9e:	2201      	movs	r2, #1
 8016ba0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8016ba2:	68bb      	ldr	r3, [r7, #8]
 8016ba4:	4618      	mov	r0, r3
 8016ba6:	f7fd fe7b 	bl	80148a0 <sync_fs>
 8016baa:	4603      	mov	r3, r0
 8016bac:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	7d1b      	ldrb	r3, [r3, #20]
 8016bb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8016bb6:	b2da      	uxtb	r2, r3
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8016bbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8016bbe:	4618      	mov	r0, r3
 8016bc0:	3718      	adds	r7, #24
 8016bc2:	46bd      	mov	sp, r7
 8016bc4:	bd80      	pop	{r7, pc}

08016bc6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8016bc6:	b580      	push	{r7, lr}
 8016bc8:	b084      	sub	sp, #16
 8016bca:	af00      	add	r7, sp, #0
 8016bcc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8016bce:	6878      	ldr	r0, [r7, #4]
 8016bd0:	f7ff ff7b 	bl	8016aca <f_sync>
 8016bd4:	4603      	mov	r3, r0
 8016bd6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8016bd8:	7bfb      	ldrb	r3, [r7, #15]
 8016bda:	2b00      	cmp	r3, #0
 8016bdc:	d118      	bne.n	8016c10 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	f107 0208 	add.w	r2, r7, #8
 8016be4:	4611      	mov	r1, r2
 8016be6:	4618      	mov	r0, r3
 8016be8:	f7ff fbc4 	bl	8016374 <validate>
 8016bec:	4603      	mov	r3, r0
 8016bee:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8016bf0:	7bfb      	ldrb	r3, [r7, #15]
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	d10c      	bne.n	8016c10 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8016bf6:	687b      	ldr	r3, [r7, #4]
 8016bf8:	691b      	ldr	r3, [r3, #16]
 8016bfa:	4618      	mov	r0, r3
 8016bfc:	f7fd fd7e 	bl	80146fc <dec_lock>
 8016c00:	4603      	mov	r3, r0
 8016c02:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8016c04:	7bfb      	ldrb	r3, [r7, #15]
 8016c06:	2b00      	cmp	r3, #0
 8016c08:	d102      	bne.n	8016c10 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8016c0a:	687b      	ldr	r3, [r7, #4]
 8016c0c:	2200      	movs	r2, #0
 8016c0e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8016c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c12:	4618      	mov	r0, r3
 8016c14:	3710      	adds	r7, #16
 8016c16:	46bd      	mov	sp, r7
 8016c18:	bd80      	pop	{r7, pc}

08016c1a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8016c1a:	b580      	push	{r7, lr}
 8016c1c:	b090      	sub	sp, #64	@ 0x40
 8016c1e:	af00      	add	r7, sp, #0
 8016c20:	6078      	str	r0, [r7, #4]
 8016c22:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	f107 0208 	add.w	r2, r7, #8
 8016c2a:	4611      	mov	r1, r2
 8016c2c:	4618      	mov	r0, r3
 8016c2e:	f7ff fba1 	bl	8016374 <validate>
 8016c32:	4603      	mov	r3, r0
 8016c34:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8016c38:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	d103      	bne.n	8016c48 <f_lseek+0x2e>
 8016c40:	687b      	ldr	r3, [r7, #4]
 8016c42:	7d5b      	ldrb	r3, [r3, #21]
 8016c44:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8016c48:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016c4c:	2b00      	cmp	r3, #0
 8016c4e:	d002      	beq.n	8016c56 <f_lseek+0x3c>
 8016c50:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016c54:	e1e6      	b.n	8017024 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	f000 80d1 	beq.w	8016e02 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8016c60:	683b      	ldr	r3, [r7, #0]
 8016c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c66:	d15a      	bne.n	8016d1e <f_lseek+0x104>
			tbl = fp->cltbl;
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c6c:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8016c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c70:	1d1a      	adds	r2, r3, #4
 8016c72:	627a      	str	r2, [r7, #36]	@ 0x24
 8016c74:	681b      	ldr	r3, [r3, #0]
 8016c76:	617b      	str	r3, [r7, #20]
 8016c78:	2302      	movs	r3, #2
 8016c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8016c7c:	687b      	ldr	r3, [r7, #4]
 8016c7e:	689b      	ldr	r3, [r3, #8]
 8016c80:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8016c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c84:	2b00      	cmp	r3, #0
 8016c86:	d03a      	beq.n	8016cfe <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8016c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c8a:	613b      	str	r3, [r7, #16]
 8016c8c:	2300      	movs	r3, #0
 8016c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c92:	3302      	adds	r3, #2
 8016c94:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8016c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c98:	60fb      	str	r3, [r7, #12]
 8016c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016c9c:	3301      	adds	r3, #1
 8016c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016ca4:	4618      	mov	r0, r3
 8016ca6:	f7fd fe88 	bl	80149ba <get_fat>
 8016caa:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8016cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cae:	2b01      	cmp	r3, #1
 8016cb0:	d804      	bhi.n	8016cbc <f_lseek+0xa2>
 8016cb2:	687b      	ldr	r3, [r7, #4]
 8016cb4:	2202      	movs	r2, #2
 8016cb6:	755a      	strb	r2, [r3, #21]
 8016cb8:	2302      	movs	r3, #2
 8016cba:	e1b3      	b.n	8017024 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016cc2:	d104      	bne.n	8016cce <f_lseek+0xb4>
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	2201      	movs	r2, #1
 8016cc8:	755a      	strb	r2, [r3, #21]
 8016cca:	2301      	movs	r3, #1
 8016ccc:	e1aa      	b.n	8017024 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8016cce:	68fb      	ldr	r3, [r7, #12]
 8016cd0:	3301      	adds	r3, #1
 8016cd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016cd4:	429a      	cmp	r2, r3
 8016cd6:	d0de      	beq.n	8016c96 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8016cd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016cda:	697b      	ldr	r3, [r7, #20]
 8016cdc:	429a      	cmp	r2, r3
 8016cde:	d809      	bhi.n	8016cf4 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8016ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ce2:	1d1a      	adds	r2, r3, #4
 8016ce4:	627a      	str	r2, [r7, #36]	@ 0x24
 8016ce6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016ce8:	601a      	str	r2, [r3, #0]
 8016cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016cec:	1d1a      	adds	r2, r3, #4
 8016cee:	627a      	str	r2, [r7, #36]	@ 0x24
 8016cf0:	693a      	ldr	r2, [r7, #16]
 8016cf2:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8016cf4:	68bb      	ldr	r3, [r7, #8]
 8016cf6:	699b      	ldr	r3, [r3, #24]
 8016cf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016cfa:	429a      	cmp	r2, r3
 8016cfc:	d3c4      	bcc.n	8016c88 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016d04:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8016d06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016d08:	697b      	ldr	r3, [r7, #20]
 8016d0a:	429a      	cmp	r2, r3
 8016d0c:	d803      	bhi.n	8016d16 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8016d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d10:	2200      	movs	r2, #0
 8016d12:	601a      	str	r2, [r3, #0]
 8016d14:	e184      	b.n	8017020 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8016d16:	2311      	movs	r3, #17
 8016d18:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8016d1c:	e180      	b.n	8017020 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8016d1e:	687b      	ldr	r3, [r7, #4]
 8016d20:	68db      	ldr	r3, [r3, #12]
 8016d22:	683a      	ldr	r2, [r7, #0]
 8016d24:	429a      	cmp	r2, r3
 8016d26:	d902      	bls.n	8016d2e <f_lseek+0x114>
 8016d28:	687b      	ldr	r3, [r7, #4]
 8016d2a:	68db      	ldr	r3, [r3, #12]
 8016d2c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8016d2e:	687b      	ldr	r3, [r7, #4]
 8016d30:	683a      	ldr	r2, [r7, #0]
 8016d32:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8016d34:	683b      	ldr	r3, [r7, #0]
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	f000 8172 	beq.w	8017020 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8016d3c:	683b      	ldr	r3, [r7, #0]
 8016d3e:	3b01      	subs	r3, #1
 8016d40:	4619      	mov	r1, r3
 8016d42:	6878      	ldr	r0, [r7, #4]
 8016d44:	f7fe f8c7 	bl	8014ed6 <clmt_clust>
 8016d48:	4602      	mov	r2, r0
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8016d4e:	68ba      	ldr	r2, [r7, #8]
 8016d50:	687b      	ldr	r3, [r7, #4]
 8016d52:	69db      	ldr	r3, [r3, #28]
 8016d54:	4619      	mov	r1, r3
 8016d56:	4610      	mov	r0, r2
 8016d58:	f7fd fe10 	bl	801497c <clust2sect>
 8016d5c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8016d5e:	69bb      	ldr	r3, [r7, #24]
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	d104      	bne.n	8016d6e <f_lseek+0x154>
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	2202      	movs	r2, #2
 8016d68:	755a      	strb	r2, [r3, #21]
 8016d6a:	2302      	movs	r3, #2
 8016d6c:	e15a      	b.n	8017024 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8016d6e:	683b      	ldr	r3, [r7, #0]
 8016d70:	3b01      	subs	r3, #1
 8016d72:	0a5b      	lsrs	r3, r3, #9
 8016d74:	68ba      	ldr	r2, [r7, #8]
 8016d76:	8952      	ldrh	r2, [r2, #10]
 8016d78:	3a01      	subs	r2, #1
 8016d7a:	4013      	ands	r3, r2
 8016d7c:	69ba      	ldr	r2, [r7, #24]
 8016d7e:	4413      	add	r3, r2
 8016d80:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	699b      	ldr	r3, [r3, #24]
 8016d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016d8a:	2b00      	cmp	r3, #0
 8016d8c:	f000 8148 	beq.w	8017020 <f_lseek+0x406>
 8016d90:	687b      	ldr	r3, [r7, #4]
 8016d92:	6a1b      	ldr	r3, [r3, #32]
 8016d94:	69ba      	ldr	r2, [r7, #24]
 8016d96:	429a      	cmp	r2, r3
 8016d98:	f000 8142 	beq.w	8017020 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8016d9c:	687b      	ldr	r3, [r7, #4]
 8016d9e:	7d1b      	ldrb	r3, [r3, #20]
 8016da0:	b25b      	sxtb	r3, r3
 8016da2:	2b00      	cmp	r3, #0
 8016da4:	da18      	bge.n	8016dd8 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016da6:	68bb      	ldr	r3, [r7, #8]
 8016da8:	7858      	ldrb	r0, [r3, #1]
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016db0:	687b      	ldr	r3, [r7, #4]
 8016db2:	6a1a      	ldr	r2, [r3, #32]
 8016db4:	2301      	movs	r3, #1
 8016db6:	f7fd fa55 	bl	8014264 <disk_write>
 8016dba:	4603      	mov	r3, r0
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d004      	beq.n	8016dca <f_lseek+0x1b0>
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	2201      	movs	r2, #1
 8016dc4:	755a      	strb	r2, [r3, #21]
 8016dc6:	2301      	movs	r3, #1
 8016dc8:	e12c      	b.n	8017024 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	7d1b      	ldrb	r3, [r3, #20]
 8016dce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016dd2:	b2da      	uxtb	r2, r3
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8016dd8:	68bb      	ldr	r3, [r7, #8]
 8016dda:	7858      	ldrb	r0, [r3, #1]
 8016ddc:	687b      	ldr	r3, [r7, #4]
 8016dde:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016de2:	2301      	movs	r3, #1
 8016de4:	69ba      	ldr	r2, [r7, #24]
 8016de6:	f7fd fa1d 	bl	8014224 <disk_read>
 8016dea:	4603      	mov	r3, r0
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d004      	beq.n	8016dfa <f_lseek+0x1e0>
 8016df0:	687b      	ldr	r3, [r7, #4]
 8016df2:	2201      	movs	r2, #1
 8016df4:	755a      	strb	r2, [r3, #21]
 8016df6:	2301      	movs	r3, #1
 8016df8:	e114      	b.n	8017024 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8016dfa:	687b      	ldr	r3, [r7, #4]
 8016dfc:	69ba      	ldr	r2, [r7, #24]
 8016dfe:	621a      	str	r2, [r3, #32]
 8016e00:	e10e      	b.n	8017020 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	68db      	ldr	r3, [r3, #12]
 8016e06:	683a      	ldr	r2, [r7, #0]
 8016e08:	429a      	cmp	r2, r3
 8016e0a:	d908      	bls.n	8016e1e <f_lseek+0x204>
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	7d1b      	ldrb	r3, [r3, #20]
 8016e10:	f003 0302 	and.w	r3, r3, #2
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d102      	bne.n	8016e1e <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	68db      	ldr	r3, [r3, #12]
 8016e1c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	699b      	ldr	r3, [r3, #24]
 8016e22:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8016e24:	2300      	movs	r3, #0
 8016e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016e2c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8016e2e:	683b      	ldr	r3, [r7, #0]
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	f000 80a7 	beq.w	8016f84 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8016e36:	68bb      	ldr	r3, [r7, #8]
 8016e38:	895b      	ldrh	r3, [r3, #10]
 8016e3a:	025b      	lsls	r3, r3, #9
 8016e3c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8016e3e:	6a3b      	ldr	r3, [r7, #32]
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	d01b      	beq.n	8016e7c <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8016e44:	683b      	ldr	r3, [r7, #0]
 8016e46:	1e5a      	subs	r2, r3, #1
 8016e48:	69fb      	ldr	r3, [r7, #28]
 8016e4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8016e4e:	6a3b      	ldr	r3, [r7, #32]
 8016e50:	1e59      	subs	r1, r3, #1
 8016e52:	69fb      	ldr	r3, [r7, #28]
 8016e54:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8016e58:	429a      	cmp	r2, r3
 8016e5a:	d30f      	bcc.n	8016e7c <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8016e5c:	6a3b      	ldr	r3, [r7, #32]
 8016e5e:	1e5a      	subs	r2, r3, #1
 8016e60:	69fb      	ldr	r3, [r7, #28]
 8016e62:	425b      	negs	r3, r3
 8016e64:	401a      	ands	r2, r3
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8016e6a:	687b      	ldr	r3, [r7, #4]
 8016e6c:	699b      	ldr	r3, [r3, #24]
 8016e6e:	683a      	ldr	r2, [r7, #0]
 8016e70:	1ad3      	subs	r3, r2, r3
 8016e72:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	69db      	ldr	r3, [r3, #28]
 8016e78:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016e7a:	e022      	b.n	8016ec2 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8016e7c:	687b      	ldr	r3, [r7, #4]
 8016e7e:	689b      	ldr	r3, [r3, #8]
 8016e80:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8016e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d119      	bne.n	8016ebc <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	2100      	movs	r1, #0
 8016e8c:	4618      	mov	r0, r3
 8016e8e:	f7fd ff8a 	bl	8014da6 <create_chain>
 8016e92:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e96:	2b01      	cmp	r3, #1
 8016e98:	d104      	bne.n	8016ea4 <f_lseek+0x28a>
 8016e9a:	687b      	ldr	r3, [r7, #4]
 8016e9c:	2202      	movs	r2, #2
 8016e9e:	755a      	strb	r2, [r3, #21]
 8016ea0:	2302      	movs	r3, #2
 8016ea2:	e0bf      	b.n	8017024 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016eaa:	d104      	bne.n	8016eb6 <f_lseek+0x29c>
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	2201      	movs	r2, #1
 8016eb0:	755a      	strb	r2, [r3, #21]
 8016eb2:	2301      	movs	r3, #1
 8016eb4:	e0b6      	b.n	8017024 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016eba:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016ec0:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8016ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ec4:	2b00      	cmp	r3, #0
 8016ec6:	d05d      	beq.n	8016f84 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8016ec8:	e03a      	b.n	8016f40 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8016eca:	683a      	ldr	r2, [r7, #0]
 8016ecc:	69fb      	ldr	r3, [r7, #28]
 8016ece:	1ad3      	subs	r3, r2, r3
 8016ed0:	603b      	str	r3, [r7, #0]
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	699a      	ldr	r2, [r3, #24]
 8016ed6:	69fb      	ldr	r3, [r7, #28]
 8016ed8:	441a      	add	r2, r3
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8016ede:	687b      	ldr	r3, [r7, #4]
 8016ee0:	7d1b      	ldrb	r3, [r3, #20]
 8016ee2:	f003 0302 	and.w	r3, r3, #2
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	d00b      	beq.n	8016f02 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016eee:	4618      	mov	r0, r3
 8016ef0:	f7fd ff59 	bl	8014da6 <create_chain>
 8016ef4:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8016ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	d108      	bne.n	8016f0e <f_lseek+0x2f4>
							ofs = 0; break;
 8016efc:	2300      	movs	r3, #0
 8016efe:	603b      	str	r3, [r7, #0]
 8016f00:	e022      	b.n	8016f48 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016f06:	4618      	mov	r0, r3
 8016f08:	f7fd fd57 	bl	80149ba <get_fat>
 8016f0c:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016f14:	d104      	bne.n	8016f20 <f_lseek+0x306>
 8016f16:	687b      	ldr	r3, [r7, #4]
 8016f18:	2201      	movs	r2, #1
 8016f1a:	755a      	strb	r2, [r3, #21]
 8016f1c:	2301      	movs	r3, #1
 8016f1e:	e081      	b.n	8017024 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8016f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f22:	2b01      	cmp	r3, #1
 8016f24:	d904      	bls.n	8016f30 <f_lseek+0x316>
 8016f26:	68bb      	ldr	r3, [r7, #8]
 8016f28:	699b      	ldr	r3, [r3, #24]
 8016f2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016f2c:	429a      	cmp	r2, r3
 8016f2e:	d304      	bcc.n	8016f3a <f_lseek+0x320>
 8016f30:	687b      	ldr	r3, [r7, #4]
 8016f32:	2202      	movs	r2, #2
 8016f34:	755a      	strb	r2, [r3, #21]
 8016f36:	2302      	movs	r3, #2
 8016f38:	e074      	b.n	8017024 <f_lseek+0x40a>
					fp->clust = clst;
 8016f3a:	687b      	ldr	r3, [r7, #4]
 8016f3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016f3e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8016f40:	683a      	ldr	r2, [r7, #0]
 8016f42:	69fb      	ldr	r3, [r7, #28]
 8016f44:	429a      	cmp	r2, r3
 8016f46:	d8c0      	bhi.n	8016eca <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	699a      	ldr	r2, [r3, #24]
 8016f4c:	683b      	ldr	r3, [r7, #0]
 8016f4e:	441a      	add	r2, r3
 8016f50:	687b      	ldr	r3, [r7, #4]
 8016f52:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8016f54:	683b      	ldr	r3, [r7, #0]
 8016f56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016f5a:	2b00      	cmp	r3, #0
 8016f5c:	d012      	beq.n	8016f84 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8016f5e:	68bb      	ldr	r3, [r7, #8]
 8016f60:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016f62:	4618      	mov	r0, r3
 8016f64:	f7fd fd0a 	bl	801497c <clust2sect>
 8016f68:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8016f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f6c:	2b00      	cmp	r3, #0
 8016f6e:	d104      	bne.n	8016f7a <f_lseek+0x360>
 8016f70:	687b      	ldr	r3, [r7, #4]
 8016f72:	2202      	movs	r2, #2
 8016f74:	755a      	strb	r2, [r3, #21]
 8016f76:	2302      	movs	r3, #2
 8016f78:	e054      	b.n	8017024 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8016f7a:	683b      	ldr	r3, [r7, #0]
 8016f7c:	0a5b      	lsrs	r3, r3, #9
 8016f7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016f80:	4413      	add	r3, r2
 8016f82:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	699a      	ldr	r2, [r3, #24]
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	68db      	ldr	r3, [r3, #12]
 8016f8c:	429a      	cmp	r2, r3
 8016f8e:	d90a      	bls.n	8016fa6 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8016f90:	687b      	ldr	r3, [r7, #4]
 8016f92:	699a      	ldr	r2, [r3, #24]
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	7d1b      	ldrb	r3, [r3, #20]
 8016f9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016fa0:	b2da      	uxtb	r2, r3
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8016fa6:	687b      	ldr	r3, [r7, #4]
 8016fa8:	699b      	ldr	r3, [r3, #24]
 8016faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	d036      	beq.n	8017020 <f_lseek+0x406>
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	6a1b      	ldr	r3, [r3, #32]
 8016fb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016fb8:	429a      	cmp	r2, r3
 8016fba:	d031      	beq.n	8017020 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	7d1b      	ldrb	r3, [r3, #20]
 8016fc0:	b25b      	sxtb	r3, r3
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	da18      	bge.n	8016ff8 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016fc6:	68bb      	ldr	r3, [r7, #8]
 8016fc8:	7858      	ldrb	r0, [r3, #1]
 8016fca:	687b      	ldr	r3, [r7, #4]
 8016fcc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	6a1a      	ldr	r2, [r3, #32]
 8016fd4:	2301      	movs	r3, #1
 8016fd6:	f7fd f945 	bl	8014264 <disk_write>
 8016fda:	4603      	mov	r3, r0
 8016fdc:	2b00      	cmp	r3, #0
 8016fde:	d004      	beq.n	8016fea <f_lseek+0x3d0>
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	2201      	movs	r2, #1
 8016fe4:	755a      	strb	r2, [r3, #21]
 8016fe6:	2301      	movs	r3, #1
 8016fe8:	e01c      	b.n	8017024 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016fea:	687b      	ldr	r3, [r7, #4]
 8016fec:	7d1b      	ldrb	r3, [r3, #20]
 8016fee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016ff2:	b2da      	uxtb	r2, r3
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8016ff8:	68bb      	ldr	r3, [r7, #8]
 8016ffa:	7858      	ldrb	r0, [r3, #1]
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017002:	2301      	movs	r3, #1
 8017004:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017006:	f7fd f90d 	bl	8014224 <disk_read>
 801700a:	4603      	mov	r3, r0
 801700c:	2b00      	cmp	r3, #0
 801700e:	d004      	beq.n	801701a <f_lseek+0x400>
 8017010:	687b      	ldr	r3, [r7, #4]
 8017012:	2201      	movs	r2, #1
 8017014:	755a      	strb	r2, [r3, #21]
 8017016:	2301      	movs	r3, #1
 8017018:	e004      	b.n	8017024 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801701e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8017020:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8017024:	4618      	mov	r0, r3
 8017026:	3740      	adds	r7, #64	@ 0x40
 8017028:	46bd      	mov	sp, r7
 801702a:	bd80      	pop	{r7, pc}

0801702c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801702c:	b480      	push	{r7}
 801702e:	b087      	sub	sp, #28
 8017030:	af00      	add	r7, sp, #0
 8017032:	60f8      	str	r0, [r7, #12]
 8017034:	60b9      	str	r1, [r7, #8]
 8017036:	4613      	mov	r3, r2
 8017038:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801703a:	2301      	movs	r3, #1
 801703c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801703e:	2300      	movs	r3, #0
 8017040:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8017042:	4b1f      	ldr	r3, [pc, #124]	@ (80170c0 <FATFS_LinkDriverEx+0x94>)
 8017044:	7a5b      	ldrb	r3, [r3, #9]
 8017046:	b2db      	uxtb	r3, r3
 8017048:	2b00      	cmp	r3, #0
 801704a:	d131      	bne.n	80170b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801704c:	4b1c      	ldr	r3, [pc, #112]	@ (80170c0 <FATFS_LinkDriverEx+0x94>)
 801704e:	7a5b      	ldrb	r3, [r3, #9]
 8017050:	b2db      	uxtb	r3, r3
 8017052:	461a      	mov	r2, r3
 8017054:	4b1a      	ldr	r3, [pc, #104]	@ (80170c0 <FATFS_LinkDriverEx+0x94>)
 8017056:	2100      	movs	r1, #0
 8017058:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801705a:	4b19      	ldr	r3, [pc, #100]	@ (80170c0 <FATFS_LinkDriverEx+0x94>)
 801705c:	7a5b      	ldrb	r3, [r3, #9]
 801705e:	b2db      	uxtb	r3, r3
 8017060:	4a17      	ldr	r2, [pc, #92]	@ (80170c0 <FATFS_LinkDriverEx+0x94>)
 8017062:	009b      	lsls	r3, r3, #2
 8017064:	4413      	add	r3, r2
 8017066:	68fa      	ldr	r2, [r7, #12]
 8017068:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801706a:	4b15      	ldr	r3, [pc, #84]	@ (80170c0 <FATFS_LinkDriverEx+0x94>)
 801706c:	7a5b      	ldrb	r3, [r3, #9]
 801706e:	b2db      	uxtb	r3, r3
 8017070:	461a      	mov	r2, r3
 8017072:	4b13      	ldr	r3, [pc, #76]	@ (80170c0 <FATFS_LinkDriverEx+0x94>)
 8017074:	4413      	add	r3, r2
 8017076:	79fa      	ldrb	r2, [r7, #7]
 8017078:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801707a:	4b11      	ldr	r3, [pc, #68]	@ (80170c0 <FATFS_LinkDriverEx+0x94>)
 801707c:	7a5b      	ldrb	r3, [r3, #9]
 801707e:	b2db      	uxtb	r3, r3
 8017080:	1c5a      	adds	r2, r3, #1
 8017082:	b2d1      	uxtb	r1, r2
 8017084:	4a0e      	ldr	r2, [pc, #56]	@ (80170c0 <FATFS_LinkDriverEx+0x94>)
 8017086:	7251      	strb	r1, [r2, #9]
 8017088:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801708a:	7dbb      	ldrb	r3, [r7, #22]
 801708c:	3330      	adds	r3, #48	@ 0x30
 801708e:	b2da      	uxtb	r2, r3
 8017090:	68bb      	ldr	r3, [r7, #8]
 8017092:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8017094:	68bb      	ldr	r3, [r7, #8]
 8017096:	3301      	adds	r3, #1
 8017098:	223a      	movs	r2, #58	@ 0x3a
 801709a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801709c:	68bb      	ldr	r3, [r7, #8]
 801709e:	3302      	adds	r3, #2
 80170a0:	222f      	movs	r2, #47	@ 0x2f
 80170a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80170a4:	68bb      	ldr	r3, [r7, #8]
 80170a6:	3303      	adds	r3, #3
 80170a8:	2200      	movs	r2, #0
 80170aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80170ac:	2300      	movs	r3, #0
 80170ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80170b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80170b2:	4618      	mov	r0, r3
 80170b4:	371c      	adds	r7, #28
 80170b6:	46bd      	mov	sp, r7
 80170b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170bc:	4770      	bx	lr
 80170be:	bf00      	nop
 80170c0:	20002bbc 	.word	0x20002bbc

080170c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80170c4:	b580      	push	{r7, lr}
 80170c6:	b082      	sub	sp, #8
 80170c8:	af00      	add	r7, sp, #0
 80170ca:	6078      	str	r0, [r7, #4]
 80170cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80170ce:	2200      	movs	r2, #0
 80170d0:	6839      	ldr	r1, [r7, #0]
 80170d2:	6878      	ldr	r0, [r7, #4]
 80170d4:	f7ff ffaa 	bl	801702c <FATFS_LinkDriverEx>
 80170d8:	4603      	mov	r3, r0
}
 80170da:	4618      	mov	r0, r3
 80170dc:	3708      	adds	r7, #8
 80170de:	46bd      	mov	sp, r7
 80170e0:	bd80      	pop	{r7, pc}
	...

080170e4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80170e4:	b480      	push	{r7}
 80170e6:	b085      	sub	sp, #20
 80170e8:	af00      	add	r7, sp, #0
 80170ea:	4603      	mov	r3, r0
 80170ec:	6039      	str	r1, [r7, #0]
 80170ee:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80170f0:	88fb      	ldrh	r3, [r7, #6]
 80170f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80170f4:	d802      	bhi.n	80170fc <ff_convert+0x18>
		c = chr;
 80170f6:	88fb      	ldrh	r3, [r7, #6]
 80170f8:	81fb      	strh	r3, [r7, #14]
 80170fa:	e025      	b.n	8017148 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80170fc:	683b      	ldr	r3, [r7, #0]
 80170fe:	2b00      	cmp	r3, #0
 8017100:	d00b      	beq.n	801711a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8017102:	88fb      	ldrh	r3, [r7, #6]
 8017104:	2bff      	cmp	r3, #255	@ 0xff
 8017106:	d805      	bhi.n	8017114 <ff_convert+0x30>
 8017108:	88fb      	ldrh	r3, [r7, #6]
 801710a:	3b80      	subs	r3, #128	@ 0x80
 801710c:	4a12      	ldr	r2, [pc, #72]	@ (8017158 <ff_convert+0x74>)
 801710e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017112:	e000      	b.n	8017116 <ff_convert+0x32>
 8017114:	2300      	movs	r3, #0
 8017116:	81fb      	strh	r3, [r7, #14]
 8017118:	e016      	b.n	8017148 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801711a:	2300      	movs	r3, #0
 801711c:	81fb      	strh	r3, [r7, #14]
 801711e:	e009      	b.n	8017134 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8017120:	89fb      	ldrh	r3, [r7, #14]
 8017122:	4a0d      	ldr	r2, [pc, #52]	@ (8017158 <ff_convert+0x74>)
 8017124:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017128:	88fa      	ldrh	r2, [r7, #6]
 801712a:	429a      	cmp	r2, r3
 801712c:	d006      	beq.n	801713c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801712e:	89fb      	ldrh	r3, [r7, #14]
 8017130:	3301      	adds	r3, #1
 8017132:	81fb      	strh	r3, [r7, #14]
 8017134:	89fb      	ldrh	r3, [r7, #14]
 8017136:	2b7f      	cmp	r3, #127	@ 0x7f
 8017138:	d9f2      	bls.n	8017120 <ff_convert+0x3c>
 801713a:	e000      	b.n	801713e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 801713c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801713e:	89fb      	ldrh	r3, [r7, #14]
 8017140:	3380      	adds	r3, #128	@ 0x80
 8017142:	b29b      	uxth	r3, r3
 8017144:	b2db      	uxtb	r3, r3
 8017146:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8017148:	89fb      	ldrh	r3, [r7, #14]
}
 801714a:	4618      	mov	r0, r3
 801714c:	3714      	adds	r7, #20
 801714e:	46bd      	mov	sp, r7
 8017150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017154:	4770      	bx	lr
 8017156:	bf00      	nop
 8017158:	0801c9b0 	.word	0x0801c9b0

0801715c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801715c:	b480      	push	{r7}
 801715e:	b087      	sub	sp, #28
 8017160:	af00      	add	r7, sp, #0
 8017162:	4603      	mov	r3, r0
 8017164:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8017166:	88fb      	ldrh	r3, [r7, #6]
 8017168:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801716c:	d201      	bcs.n	8017172 <ff_wtoupper+0x16>
 801716e:	4b3e      	ldr	r3, [pc, #248]	@ (8017268 <ff_wtoupper+0x10c>)
 8017170:	e000      	b.n	8017174 <ff_wtoupper+0x18>
 8017172:	4b3e      	ldr	r3, [pc, #248]	@ (801726c <ff_wtoupper+0x110>)
 8017174:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8017176:	697b      	ldr	r3, [r7, #20]
 8017178:	1c9a      	adds	r2, r3, #2
 801717a:	617a      	str	r2, [r7, #20]
 801717c:	881b      	ldrh	r3, [r3, #0]
 801717e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8017180:	8a7b      	ldrh	r3, [r7, #18]
 8017182:	2b00      	cmp	r3, #0
 8017184:	d068      	beq.n	8017258 <ff_wtoupper+0xfc>
 8017186:	88fa      	ldrh	r2, [r7, #6]
 8017188:	8a7b      	ldrh	r3, [r7, #18]
 801718a:	429a      	cmp	r2, r3
 801718c:	d364      	bcc.n	8017258 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801718e:	697b      	ldr	r3, [r7, #20]
 8017190:	1c9a      	adds	r2, r3, #2
 8017192:	617a      	str	r2, [r7, #20]
 8017194:	881b      	ldrh	r3, [r3, #0]
 8017196:	823b      	strh	r3, [r7, #16]
 8017198:	8a3b      	ldrh	r3, [r7, #16]
 801719a:	0a1b      	lsrs	r3, r3, #8
 801719c:	81fb      	strh	r3, [r7, #14]
 801719e:	8a3b      	ldrh	r3, [r7, #16]
 80171a0:	b2db      	uxtb	r3, r3
 80171a2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80171a4:	88fa      	ldrh	r2, [r7, #6]
 80171a6:	8a79      	ldrh	r1, [r7, #18]
 80171a8:	8a3b      	ldrh	r3, [r7, #16]
 80171aa:	440b      	add	r3, r1
 80171ac:	429a      	cmp	r2, r3
 80171ae:	da49      	bge.n	8017244 <ff_wtoupper+0xe8>
			switch (cmd) {
 80171b0:	89fb      	ldrh	r3, [r7, #14]
 80171b2:	2b08      	cmp	r3, #8
 80171b4:	d84f      	bhi.n	8017256 <ff_wtoupper+0xfa>
 80171b6:	a201      	add	r2, pc, #4	@ (adr r2, 80171bc <ff_wtoupper+0x60>)
 80171b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80171bc:	080171e1 	.word	0x080171e1
 80171c0:	080171f3 	.word	0x080171f3
 80171c4:	08017209 	.word	0x08017209
 80171c8:	08017211 	.word	0x08017211
 80171cc:	08017219 	.word	0x08017219
 80171d0:	08017221 	.word	0x08017221
 80171d4:	08017229 	.word	0x08017229
 80171d8:	08017231 	.word	0x08017231
 80171dc:	08017239 	.word	0x08017239
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80171e0:	88fa      	ldrh	r2, [r7, #6]
 80171e2:	8a7b      	ldrh	r3, [r7, #18]
 80171e4:	1ad3      	subs	r3, r2, r3
 80171e6:	005b      	lsls	r3, r3, #1
 80171e8:	697a      	ldr	r2, [r7, #20]
 80171ea:	4413      	add	r3, r2
 80171ec:	881b      	ldrh	r3, [r3, #0]
 80171ee:	80fb      	strh	r3, [r7, #6]
 80171f0:	e027      	b.n	8017242 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80171f2:	88fa      	ldrh	r2, [r7, #6]
 80171f4:	8a7b      	ldrh	r3, [r7, #18]
 80171f6:	1ad3      	subs	r3, r2, r3
 80171f8:	b29b      	uxth	r3, r3
 80171fa:	f003 0301 	and.w	r3, r3, #1
 80171fe:	b29b      	uxth	r3, r3
 8017200:	88fa      	ldrh	r2, [r7, #6]
 8017202:	1ad3      	subs	r3, r2, r3
 8017204:	80fb      	strh	r3, [r7, #6]
 8017206:	e01c      	b.n	8017242 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8017208:	88fb      	ldrh	r3, [r7, #6]
 801720a:	3b10      	subs	r3, #16
 801720c:	80fb      	strh	r3, [r7, #6]
 801720e:	e018      	b.n	8017242 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8017210:	88fb      	ldrh	r3, [r7, #6]
 8017212:	3b20      	subs	r3, #32
 8017214:	80fb      	strh	r3, [r7, #6]
 8017216:	e014      	b.n	8017242 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8017218:	88fb      	ldrh	r3, [r7, #6]
 801721a:	3b30      	subs	r3, #48	@ 0x30
 801721c:	80fb      	strh	r3, [r7, #6]
 801721e:	e010      	b.n	8017242 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8017220:	88fb      	ldrh	r3, [r7, #6]
 8017222:	3b1a      	subs	r3, #26
 8017224:	80fb      	strh	r3, [r7, #6]
 8017226:	e00c      	b.n	8017242 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8017228:	88fb      	ldrh	r3, [r7, #6]
 801722a:	3308      	adds	r3, #8
 801722c:	80fb      	strh	r3, [r7, #6]
 801722e:	e008      	b.n	8017242 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8017230:	88fb      	ldrh	r3, [r7, #6]
 8017232:	3b50      	subs	r3, #80	@ 0x50
 8017234:	80fb      	strh	r3, [r7, #6]
 8017236:	e004      	b.n	8017242 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8017238:	88fb      	ldrh	r3, [r7, #6]
 801723a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 801723e:	80fb      	strh	r3, [r7, #6]
 8017240:	bf00      	nop
			}
			break;
 8017242:	e008      	b.n	8017256 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8017244:	89fb      	ldrh	r3, [r7, #14]
 8017246:	2b00      	cmp	r3, #0
 8017248:	d195      	bne.n	8017176 <ff_wtoupper+0x1a>
 801724a:	8a3b      	ldrh	r3, [r7, #16]
 801724c:	005b      	lsls	r3, r3, #1
 801724e:	697a      	ldr	r2, [r7, #20]
 8017250:	4413      	add	r3, r2
 8017252:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8017254:	e78f      	b.n	8017176 <ff_wtoupper+0x1a>
			break;
 8017256:	bf00      	nop
	}

	return chr;
 8017258:	88fb      	ldrh	r3, [r7, #6]
}
 801725a:	4618      	mov	r0, r3
 801725c:	371c      	adds	r7, #28
 801725e:	46bd      	mov	sp, r7
 8017260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017264:	4770      	bx	lr
 8017266:	bf00      	nop
 8017268:	0801cab0 	.word	0x0801cab0
 801726c:	0801cca4 	.word	0x0801cca4

08017270 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017270:	b580      	push	{r7, lr}
 8017272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8017274:	2200      	movs	r2, #0
 8017276:	4912      	ldr	r1, [pc, #72]	@ (80172c0 <MX_USB_Device_Init+0x50>)
 8017278:	4812      	ldr	r0, [pc, #72]	@ (80172c4 <MX_USB_Device_Init+0x54>)
 801727a:	f7fb fe71 	bl	8012f60 <USBD_Init>
 801727e:	4603      	mov	r3, r0
 8017280:	2b00      	cmp	r3, #0
 8017282:	d001      	beq.n	8017288 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8017284:	f7ed fb50 	bl	8004928 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8017288:	490f      	ldr	r1, [pc, #60]	@ (80172c8 <MX_USB_Device_Init+0x58>)
 801728a:	480e      	ldr	r0, [pc, #56]	@ (80172c4 <MX_USB_Device_Init+0x54>)
 801728c:	f7fb fe98 	bl	8012fc0 <USBD_RegisterClass>
 8017290:	4603      	mov	r3, r0
 8017292:	2b00      	cmp	r3, #0
 8017294:	d001      	beq.n	801729a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8017296:	f7ed fb47 	bl	8004928 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 801729a:	490c      	ldr	r1, [pc, #48]	@ (80172cc <MX_USB_Device_Init+0x5c>)
 801729c:	4809      	ldr	r0, [pc, #36]	@ (80172c4 <MX_USB_Device_Init+0x54>)
 801729e:	f7fb fdb9 	bl	8012e14 <USBD_CDC_RegisterInterface>
 80172a2:	4603      	mov	r3, r0
 80172a4:	2b00      	cmp	r3, #0
 80172a6:	d001      	beq.n	80172ac <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80172a8:	f7ed fb3e 	bl	8004928 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80172ac:	4805      	ldr	r0, [pc, #20]	@ (80172c4 <MX_USB_Device_Init+0x54>)
 80172ae:	f7fb feae 	bl	801300e <USBD_Start>
 80172b2:	4603      	mov	r3, r0
 80172b4:	2b00      	cmp	r3, #0
 80172b6:	d001      	beq.n	80172bc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80172b8:	f7ed fb36 	bl	8004928 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80172bc:	bf00      	nop
 80172be:	bd80      	pop	{r7, pc}
 80172c0:	2000014c 	.word	0x2000014c
 80172c4:	20002bc8 	.word	0x20002bc8
 80172c8:	20000034 	.word	0x20000034
 80172cc:	20000138 	.word	0x20000138

080172d0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80172d0:	b580      	push	{r7, lr}
 80172d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80172d4:	2200      	movs	r2, #0
 80172d6:	4905      	ldr	r1, [pc, #20]	@ (80172ec <CDC_Init_FS+0x1c>)
 80172d8:	4805      	ldr	r0, [pc, #20]	@ (80172f0 <CDC_Init_FS+0x20>)
 80172da:	f7fb fdb0 	bl	8012e3e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80172de:	4905      	ldr	r1, [pc, #20]	@ (80172f4 <CDC_Init_FS+0x24>)
 80172e0:	4803      	ldr	r0, [pc, #12]	@ (80172f0 <CDC_Init_FS+0x20>)
 80172e2:	f7fb fdca 	bl	8012e7a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80172e6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80172e8:	4618      	mov	r0, r3
 80172ea:	bd80      	pop	{r7, pc}
 80172ec:	20003298 	.word	0x20003298
 80172f0:	20002bc8 	.word	0x20002bc8
 80172f4:	20002e98 	.word	0x20002e98

080172f8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80172f8:	b480      	push	{r7}
 80172fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80172fc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80172fe:	4618      	mov	r0, r3
 8017300:	46bd      	mov	sp, r7
 8017302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017306:	4770      	bx	lr

08017308 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017308:	b480      	push	{r7}
 801730a:	b083      	sub	sp, #12
 801730c:	af00      	add	r7, sp, #0
 801730e:	4603      	mov	r3, r0
 8017310:	6039      	str	r1, [r7, #0]
 8017312:	71fb      	strb	r3, [r7, #7]
 8017314:	4613      	mov	r3, r2
 8017316:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017318:	79fb      	ldrb	r3, [r7, #7]
 801731a:	2b23      	cmp	r3, #35	@ 0x23
 801731c:	d84a      	bhi.n	80173b4 <CDC_Control_FS+0xac>
 801731e:	a201      	add	r2, pc, #4	@ (adr r2, 8017324 <CDC_Control_FS+0x1c>)
 8017320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017324:	080173b5 	.word	0x080173b5
 8017328:	080173b5 	.word	0x080173b5
 801732c:	080173b5 	.word	0x080173b5
 8017330:	080173b5 	.word	0x080173b5
 8017334:	080173b5 	.word	0x080173b5
 8017338:	080173b5 	.word	0x080173b5
 801733c:	080173b5 	.word	0x080173b5
 8017340:	080173b5 	.word	0x080173b5
 8017344:	080173b5 	.word	0x080173b5
 8017348:	080173b5 	.word	0x080173b5
 801734c:	080173b5 	.word	0x080173b5
 8017350:	080173b5 	.word	0x080173b5
 8017354:	080173b5 	.word	0x080173b5
 8017358:	080173b5 	.word	0x080173b5
 801735c:	080173b5 	.word	0x080173b5
 8017360:	080173b5 	.word	0x080173b5
 8017364:	080173b5 	.word	0x080173b5
 8017368:	080173b5 	.word	0x080173b5
 801736c:	080173b5 	.word	0x080173b5
 8017370:	080173b5 	.word	0x080173b5
 8017374:	080173b5 	.word	0x080173b5
 8017378:	080173b5 	.word	0x080173b5
 801737c:	080173b5 	.word	0x080173b5
 8017380:	080173b5 	.word	0x080173b5
 8017384:	080173b5 	.word	0x080173b5
 8017388:	080173b5 	.word	0x080173b5
 801738c:	080173b5 	.word	0x080173b5
 8017390:	080173b5 	.word	0x080173b5
 8017394:	080173b5 	.word	0x080173b5
 8017398:	080173b5 	.word	0x080173b5
 801739c:	080173b5 	.word	0x080173b5
 80173a0:	080173b5 	.word	0x080173b5
 80173a4:	080173b5 	.word	0x080173b5
 80173a8:	080173b5 	.word	0x080173b5
 80173ac:	080173b5 	.word	0x080173b5
 80173b0:	080173b5 	.word	0x080173b5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80173b4:	bf00      	nop
  }

  return (USBD_OK);
 80173b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80173b8:	4618      	mov	r0, r3
 80173ba:	370c      	adds	r7, #12
 80173bc:	46bd      	mov	sp, r7
 80173be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173c2:	4770      	bx	lr

080173c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80173c4:	b580      	push	{r7, lr}
 80173c6:	b082      	sub	sp, #8
 80173c8:	af00      	add	r7, sp, #0
 80173ca:	6078      	str	r0, [r7, #4]
 80173cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80173ce:	6879      	ldr	r1, [r7, #4]
 80173d0:	4805      	ldr	r0, [pc, #20]	@ (80173e8 <CDC_Receive_FS+0x24>)
 80173d2:	f7fb fd52 	bl	8012e7a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80173d6:	4804      	ldr	r0, [pc, #16]	@ (80173e8 <CDC_Receive_FS+0x24>)
 80173d8:	f7fb fd98 	bl	8012f0c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80173dc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80173de:	4618      	mov	r0, r3
 80173e0:	3708      	adds	r7, #8
 80173e2:	46bd      	mov	sp, r7
 80173e4:	bd80      	pop	{r7, pc}
 80173e6:	bf00      	nop
 80173e8:	20002bc8 	.word	0x20002bc8

080173ec <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80173ec:	b580      	push	{r7, lr}
 80173ee:	b084      	sub	sp, #16
 80173f0:	af00      	add	r7, sp, #0
 80173f2:	6078      	str	r0, [r7, #4]
 80173f4:	460b      	mov	r3, r1
 80173f6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80173f8:	2300      	movs	r3, #0
 80173fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80173fc:	4b0d      	ldr	r3, [pc, #52]	@ (8017434 <CDC_Transmit_FS+0x48>)
 80173fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017402:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017404:	68bb      	ldr	r3, [r7, #8]
 8017406:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801740a:	2b00      	cmp	r3, #0
 801740c:	d001      	beq.n	8017412 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801740e:	2301      	movs	r3, #1
 8017410:	e00b      	b.n	801742a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8017412:	887b      	ldrh	r3, [r7, #2]
 8017414:	461a      	mov	r2, r3
 8017416:	6879      	ldr	r1, [r7, #4]
 8017418:	4806      	ldr	r0, [pc, #24]	@ (8017434 <CDC_Transmit_FS+0x48>)
 801741a:	f7fb fd10 	bl	8012e3e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801741e:	4805      	ldr	r0, [pc, #20]	@ (8017434 <CDC_Transmit_FS+0x48>)
 8017420:	f7fb fd44 	bl	8012eac <USBD_CDC_TransmitPacket>
 8017424:	4603      	mov	r3, r0
 8017426:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8017428:	7bfb      	ldrb	r3, [r7, #15]
}
 801742a:	4618      	mov	r0, r3
 801742c:	3710      	adds	r7, #16
 801742e:	46bd      	mov	sp, r7
 8017430:	bd80      	pop	{r7, pc}
 8017432:	bf00      	nop
 8017434:	20002bc8 	.word	0x20002bc8

08017438 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017438:	b480      	push	{r7}
 801743a:	b087      	sub	sp, #28
 801743c:	af00      	add	r7, sp, #0
 801743e:	60f8      	str	r0, [r7, #12]
 8017440:	60b9      	str	r1, [r7, #8]
 8017442:	4613      	mov	r3, r2
 8017444:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017446:	2300      	movs	r3, #0
 8017448:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801744a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801744e:	4618      	mov	r0, r3
 8017450:	371c      	adds	r7, #28
 8017452:	46bd      	mov	sp, r7
 8017454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017458:	4770      	bx	lr
	...

0801745c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801745c:	b480      	push	{r7}
 801745e:	b083      	sub	sp, #12
 8017460:	af00      	add	r7, sp, #0
 8017462:	4603      	mov	r3, r0
 8017464:	6039      	str	r1, [r7, #0]
 8017466:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8017468:	683b      	ldr	r3, [r7, #0]
 801746a:	2212      	movs	r2, #18
 801746c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801746e:	4b03      	ldr	r3, [pc, #12]	@ (801747c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8017470:	4618      	mov	r0, r3
 8017472:	370c      	adds	r7, #12
 8017474:	46bd      	mov	sp, r7
 8017476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801747a:	4770      	bx	lr
 801747c:	2000016c 	.word	0x2000016c

08017480 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017480:	b480      	push	{r7}
 8017482:	b083      	sub	sp, #12
 8017484:	af00      	add	r7, sp, #0
 8017486:	4603      	mov	r3, r0
 8017488:	6039      	str	r1, [r7, #0]
 801748a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801748c:	683b      	ldr	r3, [r7, #0]
 801748e:	2204      	movs	r2, #4
 8017490:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017492:	4b03      	ldr	r3, [pc, #12]	@ (80174a0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8017494:	4618      	mov	r0, r3
 8017496:	370c      	adds	r7, #12
 8017498:	46bd      	mov	sp, r7
 801749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801749e:	4770      	bx	lr
 80174a0:	20000180 	.word	0x20000180

080174a4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80174a4:	b580      	push	{r7, lr}
 80174a6:	b082      	sub	sp, #8
 80174a8:	af00      	add	r7, sp, #0
 80174aa:	4603      	mov	r3, r0
 80174ac:	6039      	str	r1, [r7, #0]
 80174ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80174b0:	79fb      	ldrb	r3, [r7, #7]
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	d105      	bne.n	80174c2 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80174b6:	683a      	ldr	r2, [r7, #0]
 80174b8:	4907      	ldr	r1, [pc, #28]	@ (80174d8 <USBD_CDC_ProductStrDescriptor+0x34>)
 80174ba:	4808      	ldr	r0, [pc, #32]	@ (80174dc <USBD_CDC_ProductStrDescriptor+0x38>)
 80174bc:	f7fc fd91 	bl	8013fe2 <USBD_GetString>
 80174c0:	e004      	b.n	80174cc <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80174c2:	683a      	ldr	r2, [r7, #0]
 80174c4:	4904      	ldr	r1, [pc, #16]	@ (80174d8 <USBD_CDC_ProductStrDescriptor+0x34>)
 80174c6:	4805      	ldr	r0, [pc, #20]	@ (80174dc <USBD_CDC_ProductStrDescriptor+0x38>)
 80174c8:	f7fc fd8b 	bl	8013fe2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80174cc:	4b02      	ldr	r3, [pc, #8]	@ (80174d8 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80174ce:	4618      	mov	r0, r3
 80174d0:	3708      	adds	r7, #8
 80174d2:	46bd      	mov	sp, r7
 80174d4:	bd80      	pop	{r7, pc}
 80174d6:	bf00      	nop
 80174d8:	20003698 	.word	0x20003698
 80174dc:	0801adbc 	.word	0x0801adbc

080174e0 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80174e0:	b580      	push	{r7, lr}
 80174e2:	b082      	sub	sp, #8
 80174e4:	af00      	add	r7, sp, #0
 80174e6:	4603      	mov	r3, r0
 80174e8:	6039      	str	r1, [r7, #0]
 80174ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80174ec:	683a      	ldr	r2, [r7, #0]
 80174ee:	4904      	ldr	r1, [pc, #16]	@ (8017500 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80174f0:	4804      	ldr	r0, [pc, #16]	@ (8017504 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80174f2:	f7fc fd76 	bl	8013fe2 <USBD_GetString>
  return USBD_StrDesc;
 80174f6:	4b02      	ldr	r3, [pc, #8]	@ (8017500 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80174f8:	4618      	mov	r0, r3
 80174fa:	3708      	adds	r7, #8
 80174fc:	46bd      	mov	sp, r7
 80174fe:	bd80      	pop	{r7, pc}
 8017500:	20003698 	.word	0x20003698
 8017504:	0801add4 	.word	0x0801add4

08017508 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017508:	b580      	push	{r7, lr}
 801750a:	b082      	sub	sp, #8
 801750c:	af00      	add	r7, sp, #0
 801750e:	4603      	mov	r3, r0
 8017510:	6039      	str	r1, [r7, #0]
 8017512:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017514:	683b      	ldr	r3, [r7, #0]
 8017516:	221a      	movs	r2, #26
 8017518:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801751a:	f000 f843 	bl	80175a4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801751e:	4b02      	ldr	r3, [pc, #8]	@ (8017528 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8017520:	4618      	mov	r0, r3
 8017522:	3708      	adds	r7, #8
 8017524:	46bd      	mov	sp, r7
 8017526:	bd80      	pop	{r7, pc}
 8017528:	20000184 	.word	0x20000184

0801752c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801752c:	b580      	push	{r7, lr}
 801752e:	b082      	sub	sp, #8
 8017530:	af00      	add	r7, sp, #0
 8017532:	4603      	mov	r3, r0
 8017534:	6039      	str	r1, [r7, #0]
 8017536:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017538:	79fb      	ldrb	r3, [r7, #7]
 801753a:	2b00      	cmp	r3, #0
 801753c:	d105      	bne.n	801754a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801753e:	683a      	ldr	r2, [r7, #0]
 8017540:	4907      	ldr	r1, [pc, #28]	@ (8017560 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017542:	4808      	ldr	r0, [pc, #32]	@ (8017564 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017544:	f7fc fd4d 	bl	8013fe2 <USBD_GetString>
 8017548:	e004      	b.n	8017554 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801754a:	683a      	ldr	r2, [r7, #0]
 801754c:	4904      	ldr	r1, [pc, #16]	@ (8017560 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801754e:	4805      	ldr	r0, [pc, #20]	@ (8017564 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017550:	f7fc fd47 	bl	8013fe2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017554:	4b02      	ldr	r3, [pc, #8]	@ (8017560 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8017556:	4618      	mov	r0, r3
 8017558:	3708      	adds	r7, #8
 801755a:	46bd      	mov	sp, r7
 801755c:	bd80      	pop	{r7, pc}
 801755e:	bf00      	nop
 8017560:	20003698 	.word	0x20003698
 8017564:	0801ade8 	.word	0x0801ade8

08017568 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017568:	b580      	push	{r7, lr}
 801756a:	b082      	sub	sp, #8
 801756c:	af00      	add	r7, sp, #0
 801756e:	4603      	mov	r3, r0
 8017570:	6039      	str	r1, [r7, #0]
 8017572:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017574:	79fb      	ldrb	r3, [r7, #7]
 8017576:	2b00      	cmp	r3, #0
 8017578:	d105      	bne.n	8017586 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801757a:	683a      	ldr	r2, [r7, #0]
 801757c:	4907      	ldr	r1, [pc, #28]	@ (801759c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801757e:	4808      	ldr	r0, [pc, #32]	@ (80175a0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017580:	f7fc fd2f 	bl	8013fe2 <USBD_GetString>
 8017584:	e004      	b.n	8017590 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017586:	683a      	ldr	r2, [r7, #0]
 8017588:	4904      	ldr	r1, [pc, #16]	@ (801759c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801758a:	4805      	ldr	r0, [pc, #20]	@ (80175a0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801758c:	f7fc fd29 	bl	8013fe2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017590:	4b02      	ldr	r3, [pc, #8]	@ (801759c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8017592:	4618      	mov	r0, r3
 8017594:	3708      	adds	r7, #8
 8017596:	46bd      	mov	sp, r7
 8017598:	bd80      	pop	{r7, pc}
 801759a:	bf00      	nop
 801759c:	20003698 	.word	0x20003698
 80175a0:	0801adf4 	.word	0x0801adf4

080175a4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80175a4:	b580      	push	{r7, lr}
 80175a6:	b084      	sub	sp, #16
 80175a8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80175aa:	4b0f      	ldr	r3, [pc, #60]	@ (80175e8 <Get_SerialNum+0x44>)
 80175ac:	681b      	ldr	r3, [r3, #0]
 80175ae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80175b0:	4b0e      	ldr	r3, [pc, #56]	@ (80175ec <Get_SerialNum+0x48>)
 80175b2:	681b      	ldr	r3, [r3, #0]
 80175b4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80175b6:	4b0e      	ldr	r3, [pc, #56]	@ (80175f0 <Get_SerialNum+0x4c>)
 80175b8:	681b      	ldr	r3, [r3, #0]
 80175ba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80175bc:	68fa      	ldr	r2, [r7, #12]
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	4413      	add	r3, r2
 80175c2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80175c4:	68fb      	ldr	r3, [r7, #12]
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	d009      	beq.n	80175de <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80175ca:	2208      	movs	r2, #8
 80175cc:	4909      	ldr	r1, [pc, #36]	@ (80175f4 <Get_SerialNum+0x50>)
 80175ce:	68f8      	ldr	r0, [r7, #12]
 80175d0:	f000 f814 	bl	80175fc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80175d4:	2204      	movs	r2, #4
 80175d6:	4908      	ldr	r1, [pc, #32]	@ (80175f8 <Get_SerialNum+0x54>)
 80175d8:	68b8      	ldr	r0, [r7, #8]
 80175da:	f000 f80f 	bl	80175fc <IntToUnicode>
  }
}
 80175de:	bf00      	nop
 80175e0:	3710      	adds	r7, #16
 80175e2:	46bd      	mov	sp, r7
 80175e4:	bd80      	pop	{r7, pc}
 80175e6:	bf00      	nop
 80175e8:	1fff7590 	.word	0x1fff7590
 80175ec:	1fff7594 	.word	0x1fff7594
 80175f0:	1fff7598 	.word	0x1fff7598
 80175f4:	20000186 	.word	0x20000186
 80175f8:	20000196 	.word	0x20000196

080175fc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80175fc:	b480      	push	{r7}
 80175fe:	b087      	sub	sp, #28
 8017600:	af00      	add	r7, sp, #0
 8017602:	60f8      	str	r0, [r7, #12]
 8017604:	60b9      	str	r1, [r7, #8]
 8017606:	4613      	mov	r3, r2
 8017608:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801760a:	2300      	movs	r3, #0
 801760c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801760e:	2300      	movs	r3, #0
 8017610:	75fb      	strb	r3, [r7, #23]
 8017612:	e027      	b.n	8017664 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017614:	68fb      	ldr	r3, [r7, #12]
 8017616:	0f1b      	lsrs	r3, r3, #28
 8017618:	2b09      	cmp	r3, #9
 801761a:	d80b      	bhi.n	8017634 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801761c:	68fb      	ldr	r3, [r7, #12]
 801761e:	0f1b      	lsrs	r3, r3, #28
 8017620:	b2da      	uxtb	r2, r3
 8017622:	7dfb      	ldrb	r3, [r7, #23]
 8017624:	005b      	lsls	r3, r3, #1
 8017626:	4619      	mov	r1, r3
 8017628:	68bb      	ldr	r3, [r7, #8]
 801762a:	440b      	add	r3, r1
 801762c:	3230      	adds	r2, #48	@ 0x30
 801762e:	b2d2      	uxtb	r2, r2
 8017630:	701a      	strb	r2, [r3, #0]
 8017632:	e00a      	b.n	801764a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017634:	68fb      	ldr	r3, [r7, #12]
 8017636:	0f1b      	lsrs	r3, r3, #28
 8017638:	b2da      	uxtb	r2, r3
 801763a:	7dfb      	ldrb	r3, [r7, #23]
 801763c:	005b      	lsls	r3, r3, #1
 801763e:	4619      	mov	r1, r3
 8017640:	68bb      	ldr	r3, [r7, #8]
 8017642:	440b      	add	r3, r1
 8017644:	3237      	adds	r2, #55	@ 0x37
 8017646:	b2d2      	uxtb	r2, r2
 8017648:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801764a:	68fb      	ldr	r3, [r7, #12]
 801764c:	011b      	lsls	r3, r3, #4
 801764e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017650:	7dfb      	ldrb	r3, [r7, #23]
 8017652:	005b      	lsls	r3, r3, #1
 8017654:	3301      	adds	r3, #1
 8017656:	68ba      	ldr	r2, [r7, #8]
 8017658:	4413      	add	r3, r2
 801765a:	2200      	movs	r2, #0
 801765c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801765e:	7dfb      	ldrb	r3, [r7, #23]
 8017660:	3301      	adds	r3, #1
 8017662:	75fb      	strb	r3, [r7, #23]
 8017664:	7dfa      	ldrb	r2, [r7, #23]
 8017666:	79fb      	ldrb	r3, [r7, #7]
 8017668:	429a      	cmp	r2, r3
 801766a:	d3d3      	bcc.n	8017614 <IntToUnicode+0x18>
  }
}
 801766c:	bf00      	nop
 801766e:	bf00      	nop
 8017670:	371c      	adds	r7, #28
 8017672:	46bd      	mov	sp, r7
 8017674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017678:	4770      	bx	lr
	...

0801767c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801767c:	b580      	push	{r7, lr}
 801767e:	b094      	sub	sp, #80	@ 0x50
 8017680:	af00      	add	r7, sp, #0
 8017682:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8017684:	f107 030c 	add.w	r3, r7, #12
 8017688:	2244      	movs	r2, #68	@ 0x44
 801768a:	2100      	movs	r1, #0
 801768c:	4618      	mov	r0, r3
 801768e:	f001 f8c6 	bl	801881e <memset>
  if(pcdHandle->Instance==USB)
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	681b      	ldr	r3, [r3, #0]
 8017696:	4a15      	ldr	r2, [pc, #84]	@ (80176ec <HAL_PCD_MspInit+0x70>)
 8017698:	4293      	cmp	r3, r2
 801769a:	d123      	bne.n	80176e4 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801769c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80176a0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80176a2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80176a6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80176a8:	f107 030c 	add.w	r3, r7, #12
 80176ac:	4618      	mov	r0, r3
 80176ae:	f7f6 fd83 	bl	800e1b8 <HAL_RCCEx_PeriphCLKConfig>
 80176b2:	4603      	mov	r3, r0
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d001      	beq.n	80176bc <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80176b8:	f7ed f936 	bl	8004928 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80176bc:	4b0c      	ldr	r3, [pc, #48]	@ (80176f0 <HAL_PCD_MspInit+0x74>)
 80176be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80176c0:	4a0b      	ldr	r2, [pc, #44]	@ (80176f0 <HAL_PCD_MspInit+0x74>)
 80176c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80176c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80176c8:	4b09      	ldr	r3, [pc, #36]	@ (80176f0 <HAL_PCD_MspInit+0x74>)
 80176ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80176cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80176d0:	60bb      	str	r3, [r7, #8]
 80176d2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80176d4:	2200      	movs	r2, #0
 80176d6:	2100      	movs	r1, #0
 80176d8:	2014      	movs	r0, #20
 80176da:	f7f2 fbac 	bl	8009e36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80176de:	2014      	movs	r0, #20
 80176e0:	f7f2 fbc3 	bl	8009e6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80176e4:	bf00      	nop
 80176e6:	3750      	adds	r7, #80	@ 0x50
 80176e8:	46bd      	mov	sp, r7
 80176ea:	bd80      	pop	{r7, pc}
 80176ec:	40005c00 	.word	0x40005c00
 80176f0:	40021000 	.word	0x40021000

080176f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176f4:	b580      	push	{r7, lr}
 80176f6:	b082      	sub	sp, #8
 80176f8:	af00      	add	r7, sp, #0
 80176fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80176fc:	687b      	ldr	r3, [r7, #4]
 80176fe:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8017702:	687b      	ldr	r3, [r7, #4]
 8017704:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8017708:	4619      	mov	r1, r3
 801770a:	4610      	mov	r0, r2
 801770c:	f7fb fcca 	bl	80130a4 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8017710:	bf00      	nop
 8017712:	3708      	adds	r7, #8
 8017714:	46bd      	mov	sp, r7
 8017716:	bd80      	pop	{r7, pc}

08017718 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017718:	b580      	push	{r7, lr}
 801771a:	b082      	sub	sp, #8
 801771c:	af00      	add	r7, sp, #0
 801771e:	6078      	str	r0, [r7, #4]
 8017720:	460b      	mov	r3, r1
 8017722:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017724:	687b      	ldr	r3, [r7, #4]
 8017726:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801772a:	78fa      	ldrb	r2, [r7, #3]
 801772c:	6879      	ldr	r1, [r7, #4]
 801772e:	4613      	mov	r3, r2
 8017730:	009b      	lsls	r3, r3, #2
 8017732:	4413      	add	r3, r2
 8017734:	00db      	lsls	r3, r3, #3
 8017736:	440b      	add	r3, r1
 8017738:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801773c:	681a      	ldr	r2, [r3, #0]
 801773e:	78fb      	ldrb	r3, [r7, #3]
 8017740:	4619      	mov	r1, r3
 8017742:	f7fb fd04 	bl	801314e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8017746:	bf00      	nop
 8017748:	3708      	adds	r7, #8
 801774a:	46bd      	mov	sp, r7
 801774c:	bd80      	pop	{r7, pc}

0801774e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801774e:	b580      	push	{r7, lr}
 8017750:	b082      	sub	sp, #8
 8017752:	af00      	add	r7, sp, #0
 8017754:	6078      	str	r0, [r7, #4]
 8017756:	460b      	mov	r3, r1
 8017758:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017760:	78fa      	ldrb	r2, [r7, #3]
 8017762:	6879      	ldr	r1, [r7, #4]
 8017764:	4613      	mov	r3, r2
 8017766:	009b      	lsls	r3, r3, #2
 8017768:	4413      	add	r3, r2
 801776a:	00db      	lsls	r3, r3, #3
 801776c:	440b      	add	r3, r1
 801776e:	3324      	adds	r3, #36	@ 0x24
 8017770:	681a      	ldr	r2, [r3, #0]
 8017772:	78fb      	ldrb	r3, [r7, #3]
 8017774:	4619      	mov	r1, r3
 8017776:	f7fb fd4d 	bl	8013214 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 801777a:	bf00      	nop
 801777c:	3708      	adds	r7, #8
 801777e:	46bd      	mov	sp, r7
 8017780:	bd80      	pop	{r7, pc}

08017782 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017782:	b580      	push	{r7, lr}
 8017784:	b082      	sub	sp, #8
 8017786:	af00      	add	r7, sp, #0
 8017788:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801778a:	687b      	ldr	r3, [r7, #4]
 801778c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017790:	4618      	mov	r0, r3
 8017792:	f7fb fe61 	bl	8013458 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8017796:	bf00      	nop
 8017798:	3708      	adds	r7, #8
 801779a:	46bd      	mov	sp, r7
 801779c:	bd80      	pop	{r7, pc}

0801779e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801779e:	b580      	push	{r7, lr}
 80177a0:	b084      	sub	sp, #16
 80177a2:	af00      	add	r7, sp, #0
 80177a4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80177a6:	2301      	movs	r3, #1
 80177a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80177aa:	687b      	ldr	r3, [r7, #4]
 80177ac:	795b      	ldrb	r3, [r3, #5]
 80177ae:	2b02      	cmp	r3, #2
 80177b0:	d001      	beq.n	80177b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80177b2:	f7ed f8b9 	bl	8004928 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80177b6:	687b      	ldr	r3, [r7, #4]
 80177b8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80177bc:	7bfa      	ldrb	r2, [r7, #15]
 80177be:	4611      	mov	r1, r2
 80177c0:	4618      	mov	r0, r3
 80177c2:	f7fb fe0b 	bl	80133dc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80177cc:	4618      	mov	r0, r3
 80177ce:	f7fb fdb7 	bl	8013340 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80177d2:	bf00      	nop
 80177d4:	3710      	adds	r7, #16
 80177d6:	46bd      	mov	sp, r7
 80177d8:	bd80      	pop	{r7, pc}
	...

080177dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80177dc:	b580      	push	{r7, lr}
 80177de:	b082      	sub	sp, #8
 80177e0:	af00      	add	r7, sp, #0
 80177e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80177e4:	687b      	ldr	r3, [r7, #4]
 80177e6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80177ea:	4618      	mov	r0, r3
 80177ec:	f7fb fe06 	bl	80133fc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80177f0:	687b      	ldr	r3, [r7, #4]
 80177f2:	7a5b      	ldrb	r3, [r3, #9]
 80177f4:	2b00      	cmp	r3, #0
 80177f6:	d005      	beq.n	8017804 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80177f8:	4b04      	ldr	r3, [pc, #16]	@ (801780c <HAL_PCD_SuspendCallback+0x30>)
 80177fa:	691b      	ldr	r3, [r3, #16]
 80177fc:	4a03      	ldr	r2, [pc, #12]	@ (801780c <HAL_PCD_SuspendCallback+0x30>)
 80177fe:	f043 0306 	orr.w	r3, r3, #6
 8017802:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8017804:	bf00      	nop
 8017806:	3708      	adds	r7, #8
 8017808:	46bd      	mov	sp, r7
 801780a:	bd80      	pop	{r7, pc}
 801780c:	e000ed00 	.word	0xe000ed00

08017810 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017810:	b580      	push	{r7, lr}
 8017812:	b082      	sub	sp, #8
 8017814:	af00      	add	r7, sp, #0
 8017816:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8017818:	687b      	ldr	r3, [r7, #4]
 801781a:	7a5b      	ldrb	r3, [r3, #9]
 801781c:	2b00      	cmp	r3, #0
 801781e:	d007      	beq.n	8017830 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017820:	4b08      	ldr	r3, [pc, #32]	@ (8017844 <HAL_PCD_ResumeCallback+0x34>)
 8017822:	691b      	ldr	r3, [r3, #16]
 8017824:	4a07      	ldr	r2, [pc, #28]	@ (8017844 <HAL_PCD_ResumeCallback+0x34>)
 8017826:	f023 0306 	bic.w	r3, r3, #6
 801782a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 801782c:	f000 f9f8 	bl	8017c20 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017830:	687b      	ldr	r3, [r7, #4]
 8017832:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017836:	4618      	mov	r0, r3
 8017838:	f7fb fdf6 	bl	8013428 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 801783c:	bf00      	nop
 801783e:	3708      	adds	r7, #8
 8017840:	46bd      	mov	sp, r7
 8017842:	bd80      	pop	{r7, pc}
 8017844:	e000ed00 	.word	0xe000ed00

08017848 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017848:	b580      	push	{r7, lr}
 801784a:	b082      	sub	sp, #8
 801784c:	af00      	add	r7, sp, #0
 801784e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8017850:	4a2b      	ldr	r2, [pc, #172]	@ (8017900 <USBD_LL_Init+0xb8>)
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017858:	687b      	ldr	r3, [r7, #4]
 801785a:	4a29      	ldr	r2, [pc, #164]	@ (8017900 <USBD_LL_Init+0xb8>)
 801785c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8017860:	4b27      	ldr	r3, [pc, #156]	@ (8017900 <USBD_LL_Init+0xb8>)
 8017862:	4a28      	ldr	r2, [pc, #160]	@ (8017904 <USBD_LL_Init+0xbc>)
 8017864:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8017866:	4b26      	ldr	r3, [pc, #152]	@ (8017900 <USBD_LL_Init+0xb8>)
 8017868:	2208      	movs	r2, #8
 801786a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 801786c:	4b24      	ldr	r3, [pc, #144]	@ (8017900 <USBD_LL_Init+0xb8>)
 801786e:	2202      	movs	r2, #2
 8017870:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017872:	4b23      	ldr	r3, [pc, #140]	@ (8017900 <USBD_LL_Init+0xb8>)
 8017874:	2202      	movs	r2, #2
 8017876:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017878:	4b21      	ldr	r3, [pc, #132]	@ (8017900 <USBD_LL_Init+0xb8>)
 801787a:	2200      	movs	r2, #0
 801787c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801787e:	4b20      	ldr	r3, [pc, #128]	@ (8017900 <USBD_LL_Init+0xb8>)
 8017880:	2200      	movs	r2, #0
 8017882:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8017884:	4b1e      	ldr	r3, [pc, #120]	@ (8017900 <USBD_LL_Init+0xb8>)
 8017886:	2200      	movs	r2, #0
 8017888:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801788a:	4b1d      	ldr	r3, [pc, #116]	@ (8017900 <USBD_LL_Init+0xb8>)
 801788c:	2200      	movs	r2, #0
 801788e:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8017890:	481b      	ldr	r0, [pc, #108]	@ (8017900 <USBD_LL_Init+0xb8>)
 8017892:	f7f4 f9ae 	bl	800bbf2 <HAL_PCD_Init>
 8017896:	4603      	mov	r3, r0
 8017898:	2b00      	cmp	r3, #0
 801789a:	d001      	beq.n	80178a0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 801789c:	f7ed f844 	bl	8004928 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80178a0:	687b      	ldr	r3, [r7, #4]
 80178a2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80178a6:	2318      	movs	r3, #24
 80178a8:	2200      	movs	r2, #0
 80178aa:	2100      	movs	r1, #0
 80178ac:	f7f5 fe35 	bl	800d51a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80178b0:	687b      	ldr	r3, [r7, #4]
 80178b2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80178b6:	2358      	movs	r3, #88	@ 0x58
 80178b8:	2200      	movs	r2, #0
 80178ba:	2180      	movs	r1, #128	@ 0x80
 80178bc:	f7f5 fe2d 	bl	800d51a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80178c6:	23c0      	movs	r3, #192	@ 0xc0
 80178c8:	2200      	movs	r2, #0
 80178ca:	2181      	movs	r1, #129	@ 0x81
 80178cc:	f7f5 fe25 	bl	800d51a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80178d6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80178da:	2200      	movs	r2, #0
 80178dc:	2101      	movs	r1, #1
 80178de:	f7f5 fe1c 	bl	800d51a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80178e2:	687b      	ldr	r3, [r7, #4]
 80178e4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80178e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80178ec:	2200      	movs	r2, #0
 80178ee:	2182      	movs	r1, #130	@ 0x82
 80178f0:	f7f5 fe13 	bl	800d51a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80178f4:	2300      	movs	r3, #0
}
 80178f6:	4618      	mov	r0, r3
 80178f8:	3708      	adds	r7, #8
 80178fa:	46bd      	mov	sp, r7
 80178fc:	bd80      	pop	{r7, pc}
 80178fe:	bf00      	nop
 8017900:	20003898 	.word	0x20003898
 8017904:	40005c00 	.word	0x40005c00

08017908 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017908:	b580      	push	{r7, lr}
 801790a:	b084      	sub	sp, #16
 801790c:	af00      	add	r7, sp, #0
 801790e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017910:	2300      	movs	r3, #0
 8017912:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017914:	2300      	movs	r3, #0
 8017916:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017918:	687b      	ldr	r3, [r7, #4]
 801791a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801791e:	4618      	mov	r0, r3
 8017920:	f7f4 fa35 	bl	800bd8e <HAL_PCD_Start>
 8017924:	4603      	mov	r3, r0
 8017926:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017928:	7bfb      	ldrb	r3, [r7, #15]
 801792a:	4618      	mov	r0, r3
 801792c:	f000 f97e 	bl	8017c2c <USBD_Get_USB_Status>
 8017930:	4603      	mov	r3, r0
 8017932:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017934:	7bbb      	ldrb	r3, [r7, #14]
}
 8017936:	4618      	mov	r0, r3
 8017938:	3710      	adds	r7, #16
 801793a:	46bd      	mov	sp, r7
 801793c:	bd80      	pop	{r7, pc}

0801793e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801793e:	b580      	push	{r7, lr}
 8017940:	b084      	sub	sp, #16
 8017942:	af00      	add	r7, sp, #0
 8017944:	6078      	str	r0, [r7, #4]
 8017946:	4608      	mov	r0, r1
 8017948:	4611      	mov	r1, r2
 801794a:	461a      	mov	r2, r3
 801794c:	4603      	mov	r3, r0
 801794e:	70fb      	strb	r3, [r7, #3]
 8017950:	460b      	mov	r3, r1
 8017952:	70bb      	strb	r3, [r7, #2]
 8017954:	4613      	mov	r3, r2
 8017956:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017958:	2300      	movs	r3, #0
 801795a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801795c:	2300      	movs	r3, #0
 801795e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017960:	687b      	ldr	r3, [r7, #4]
 8017962:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017966:	78bb      	ldrb	r3, [r7, #2]
 8017968:	883a      	ldrh	r2, [r7, #0]
 801796a:	78f9      	ldrb	r1, [r7, #3]
 801796c:	f7f4 fb7c 	bl	800c068 <HAL_PCD_EP_Open>
 8017970:	4603      	mov	r3, r0
 8017972:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017974:	7bfb      	ldrb	r3, [r7, #15]
 8017976:	4618      	mov	r0, r3
 8017978:	f000 f958 	bl	8017c2c <USBD_Get_USB_Status>
 801797c:	4603      	mov	r3, r0
 801797e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017980:	7bbb      	ldrb	r3, [r7, #14]
}
 8017982:	4618      	mov	r0, r3
 8017984:	3710      	adds	r7, #16
 8017986:	46bd      	mov	sp, r7
 8017988:	bd80      	pop	{r7, pc}

0801798a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801798a:	b580      	push	{r7, lr}
 801798c:	b084      	sub	sp, #16
 801798e:	af00      	add	r7, sp, #0
 8017990:	6078      	str	r0, [r7, #4]
 8017992:	460b      	mov	r3, r1
 8017994:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017996:	2300      	movs	r3, #0
 8017998:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801799a:	2300      	movs	r3, #0
 801799c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801799e:	687b      	ldr	r3, [r7, #4]
 80179a0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80179a4:	78fa      	ldrb	r2, [r7, #3]
 80179a6:	4611      	mov	r1, r2
 80179a8:	4618      	mov	r0, r3
 80179aa:	f7f4 fbbc 	bl	800c126 <HAL_PCD_EP_Close>
 80179ae:	4603      	mov	r3, r0
 80179b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179b2:	7bfb      	ldrb	r3, [r7, #15]
 80179b4:	4618      	mov	r0, r3
 80179b6:	f000 f939 	bl	8017c2c <USBD_Get_USB_Status>
 80179ba:	4603      	mov	r3, r0
 80179bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80179be:	7bbb      	ldrb	r3, [r7, #14]
}
 80179c0:	4618      	mov	r0, r3
 80179c2:	3710      	adds	r7, #16
 80179c4:	46bd      	mov	sp, r7
 80179c6:	bd80      	pop	{r7, pc}

080179c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80179c8:	b580      	push	{r7, lr}
 80179ca:	b084      	sub	sp, #16
 80179cc:	af00      	add	r7, sp, #0
 80179ce:	6078      	str	r0, [r7, #4]
 80179d0:	460b      	mov	r3, r1
 80179d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80179d4:	2300      	movs	r3, #0
 80179d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80179d8:	2300      	movs	r3, #0
 80179da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80179dc:	687b      	ldr	r3, [r7, #4]
 80179de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80179e2:	78fa      	ldrb	r2, [r7, #3]
 80179e4:	4611      	mov	r1, r2
 80179e6:	4618      	mov	r0, r3
 80179e8:	f7f4 fc65 	bl	800c2b6 <HAL_PCD_EP_SetStall>
 80179ec:	4603      	mov	r3, r0
 80179ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179f0:	7bfb      	ldrb	r3, [r7, #15]
 80179f2:	4618      	mov	r0, r3
 80179f4:	f000 f91a 	bl	8017c2c <USBD_Get_USB_Status>
 80179f8:	4603      	mov	r3, r0
 80179fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80179fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80179fe:	4618      	mov	r0, r3
 8017a00:	3710      	adds	r7, #16
 8017a02:	46bd      	mov	sp, r7
 8017a04:	bd80      	pop	{r7, pc}

08017a06 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017a06:	b580      	push	{r7, lr}
 8017a08:	b084      	sub	sp, #16
 8017a0a:	af00      	add	r7, sp, #0
 8017a0c:	6078      	str	r0, [r7, #4]
 8017a0e:	460b      	mov	r3, r1
 8017a10:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017a12:	2300      	movs	r3, #0
 8017a14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017a16:	2300      	movs	r3, #0
 8017a18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017a1a:	687b      	ldr	r3, [r7, #4]
 8017a1c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017a20:	78fa      	ldrb	r2, [r7, #3]
 8017a22:	4611      	mov	r1, r2
 8017a24:	4618      	mov	r0, r3
 8017a26:	f7f4 fc98 	bl	800c35a <HAL_PCD_EP_ClrStall>
 8017a2a:	4603      	mov	r3, r0
 8017a2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017a2e:	7bfb      	ldrb	r3, [r7, #15]
 8017a30:	4618      	mov	r0, r3
 8017a32:	f000 f8fb 	bl	8017c2c <USBD_Get_USB_Status>
 8017a36:	4603      	mov	r3, r0
 8017a38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017a3a:	7bbb      	ldrb	r3, [r7, #14]
}
 8017a3c:	4618      	mov	r0, r3
 8017a3e:	3710      	adds	r7, #16
 8017a40:	46bd      	mov	sp, r7
 8017a42:	bd80      	pop	{r7, pc}

08017a44 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017a44:	b480      	push	{r7}
 8017a46:	b085      	sub	sp, #20
 8017a48:	af00      	add	r7, sp, #0
 8017a4a:	6078      	str	r0, [r7, #4]
 8017a4c:	460b      	mov	r3, r1
 8017a4e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017a50:	687b      	ldr	r3, [r7, #4]
 8017a52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017a56:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017a58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017a5c:	2b00      	cmp	r3, #0
 8017a5e:	da0b      	bge.n	8017a78 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017a60:	78fb      	ldrb	r3, [r7, #3]
 8017a62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017a66:	68f9      	ldr	r1, [r7, #12]
 8017a68:	4613      	mov	r3, r2
 8017a6a:	009b      	lsls	r3, r3, #2
 8017a6c:	4413      	add	r3, r2
 8017a6e:	00db      	lsls	r3, r3, #3
 8017a70:	440b      	add	r3, r1
 8017a72:	3312      	adds	r3, #18
 8017a74:	781b      	ldrb	r3, [r3, #0]
 8017a76:	e00b      	b.n	8017a90 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017a78:	78fb      	ldrb	r3, [r7, #3]
 8017a7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017a7e:	68f9      	ldr	r1, [r7, #12]
 8017a80:	4613      	mov	r3, r2
 8017a82:	009b      	lsls	r3, r3, #2
 8017a84:	4413      	add	r3, r2
 8017a86:	00db      	lsls	r3, r3, #3
 8017a88:	440b      	add	r3, r1
 8017a8a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8017a8e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017a90:	4618      	mov	r0, r3
 8017a92:	3714      	adds	r7, #20
 8017a94:	46bd      	mov	sp, r7
 8017a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a9a:	4770      	bx	lr

08017a9c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017a9c:	b580      	push	{r7, lr}
 8017a9e:	b084      	sub	sp, #16
 8017aa0:	af00      	add	r7, sp, #0
 8017aa2:	6078      	str	r0, [r7, #4]
 8017aa4:	460b      	mov	r3, r1
 8017aa6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017aa8:	2300      	movs	r3, #0
 8017aaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017aac:	2300      	movs	r3, #0
 8017aae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017ab6:	78fa      	ldrb	r2, [r7, #3]
 8017ab8:	4611      	mov	r1, r2
 8017aba:	4618      	mov	r0, r3
 8017abc:	f7f4 fab0 	bl	800c020 <HAL_PCD_SetAddress>
 8017ac0:	4603      	mov	r3, r0
 8017ac2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ac4:	7bfb      	ldrb	r3, [r7, #15]
 8017ac6:	4618      	mov	r0, r3
 8017ac8:	f000 f8b0 	bl	8017c2c <USBD_Get_USB_Status>
 8017acc:	4603      	mov	r3, r0
 8017ace:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ad0:	7bbb      	ldrb	r3, [r7, #14]
}
 8017ad2:	4618      	mov	r0, r3
 8017ad4:	3710      	adds	r7, #16
 8017ad6:	46bd      	mov	sp, r7
 8017ad8:	bd80      	pop	{r7, pc}

08017ada <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017ada:	b580      	push	{r7, lr}
 8017adc:	b086      	sub	sp, #24
 8017ade:	af00      	add	r7, sp, #0
 8017ae0:	60f8      	str	r0, [r7, #12]
 8017ae2:	607a      	str	r2, [r7, #4]
 8017ae4:	603b      	str	r3, [r7, #0]
 8017ae6:	460b      	mov	r3, r1
 8017ae8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017aea:	2300      	movs	r3, #0
 8017aec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017aee:	2300      	movs	r3, #0
 8017af0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017af2:	68fb      	ldr	r3, [r7, #12]
 8017af4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017af8:	7af9      	ldrb	r1, [r7, #11]
 8017afa:	683b      	ldr	r3, [r7, #0]
 8017afc:	687a      	ldr	r2, [r7, #4]
 8017afe:	f7f4 fba3 	bl	800c248 <HAL_PCD_EP_Transmit>
 8017b02:	4603      	mov	r3, r0
 8017b04:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b06:	7dfb      	ldrb	r3, [r7, #23]
 8017b08:	4618      	mov	r0, r3
 8017b0a:	f000 f88f 	bl	8017c2c <USBD_Get_USB_Status>
 8017b0e:	4603      	mov	r3, r0
 8017b10:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017b12:	7dbb      	ldrb	r3, [r7, #22]
}
 8017b14:	4618      	mov	r0, r3
 8017b16:	3718      	adds	r7, #24
 8017b18:	46bd      	mov	sp, r7
 8017b1a:	bd80      	pop	{r7, pc}

08017b1c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017b1c:	b580      	push	{r7, lr}
 8017b1e:	b086      	sub	sp, #24
 8017b20:	af00      	add	r7, sp, #0
 8017b22:	60f8      	str	r0, [r7, #12]
 8017b24:	607a      	str	r2, [r7, #4]
 8017b26:	603b      	str	r3, [r7, #0]
 8017b28:	460b      	mov	r3, r1
 8017b2a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b2c:	2300      	movs	r3, #0
 8017b2e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b30:	2300      	movs	r3, #0
 8017b32:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017b34:	68fb      	ldr	r3, [r7, #12]
 8017b36:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017b3a:	7af9      	ldrb	r1, [r7, #11]
 8017b3c:	683b      	ldr	r3, [r7, #0]
 8017b3e:	687a      	ldr	r2, [r7, #4]
 8017b40:	f7f4 fb39 	bl	800c1b6 <HAL_PCD_EP_Receive>
 8017b44:	4603      	mov	r3, r0
 8017b46:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b48:	7dfb      	ldrb	r3, [r7, #23]
 8017b4a:	4618      	mov	r0, r3
 8017b4c:	f000 f86e 	bl	8017c2c <USBD_Get_USB_Status>
 8017b50:	4603      	mov	r3, r0
 8017b52:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017b54:	7dbb      	ldrb	r3, [r7, #22]
}
 8017b56:	4618      	mov	r0, r3
 8017b58:	3718      	adds	r7, #24
 8017b5a:	46bd      	mov	sp, r7
 8017b5c:	bd80      	pop	{r7, pc}

08017b5e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017b5e:	b580      	push	{r7, lr}
 8017b60:	b082      	sub	sp, #8
 8017b62:	af00      	add	r7, sp, #0
 8017b64:	6078      	str	r0, [r7, #4]
 8017b66:	460b      	mov	r3, r1
 8017b68:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017b70:	78fa      	ldrb	r2, [r7, #3]
 8017b72:	4611      	mov	r1, r2
 8017b74:	4618      	mov	r0, r3
 8017b76:	f7f4 fb4f 	bl	800c218 <HAL_PCD_EP_GetRxCount>
 8017b7a:	4603      	mov	r3, r0
}
 8017b7c:	4618      	mov	r0, r3
 8017b7e:	3708      	adds	r7, #8
 8017b80:	46bd      	mov	sp, r7
 8017b82:	bd80      	pop	{r7, pc}

08017b84 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017b84:	b580      	push	{r7, lr}
 8017b86:	b082      	sub	sp, #8
 8017b88:	af00      	add	r7, sp, #0
 8017b8a:	6078      	str	r0, [r7, #4]
 8017b8c:	460b      	mov	r3, r1
 8017b8e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8017b90:	78fb      	ldrb	r3, [r7, #3]
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	d002      	beq.n	8017b9c <HAL_PCDEx_LPM_Callback+0x18>
 8017b96:	2b01      	cmp	r3, #1
 8017b98:	d013      	beq.n	8017bc2 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8017b9a:	e023      	b.n	8017be4 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8017b9c:	687b      	ldr	r3, [r7, #4]
 8017b9e:	7a5b      	ldrb	r3, [r3, #9]
 8017ba0:	2b00      	cmp	r3, #0
 8017ba2:	d007      	beq.n	8017bb4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8017ba4:	f000 f83c 	bl	8017c20 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017ba8:	4b10      	ldr	r3, [pc, #64]	@ (8017bec <HAL_PCDEx_LPM_Callback+0x68>)
 8017baa:	691b      	ldr	r3, [r3, #16]
 8017bac:	4a0f      	ldr	r2, [pc, #60]	@ (8017bec <HAL_PCDEx_LPM_Callback+0x68>)
 8017bae:	f023 0306 	bic.w	r3, r3, #6
 8017bb2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8017bb4:	687b      	ldr	r3, [r7, #4]
 8017bb6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017bba:	4618      	mov	r0, r3
 8017bbc:	f7fb fc34 	bl	8013428 <USBD_LL_Resume>
    break;
 8017bc0:	e010      	b.n	8017be4 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8017bc2:	687b      	ldr	r3, [r7, #4]
 8017bc4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017bc8:	4618      	mov	r0, r3
 8017bca:	f7fb fc17 	bl	80133fc <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	7a5b      	ldrb	r3, [r3, #9]
 8017bd2:	2b00      	cmp	r3, #0
 8017bd4:	d005      	beq.n	8017be2 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017bd6:	4b05      	ldr	r3, [pc, #20]	@ (8017bec <HAL_PCDEx_LPM_Callback+0x68>)
 8017bd8:	691b      	ldr	r3, [r3, #16]
 8017bda:	4a04      	ldr	r2, [pc, #16]	@ (8017bec <HAL_PCDEx_LPM_Callback+0x68>)
 8017bdc:	f043 0306 	orr.w	r3, r3, #6
 8017be0:	6113      	str	r3, [r2, #16]
    break;
 8017be2:	bf00      	nop
}
 8017be4:	bf00      	nop
 8017be6:	3708      	adds	r7, #8
 8017be8:	46bd      	mov	sp, r7
 8017bea:	bd80      	pop	{r7, pc}
 8017bec:	e000ed00 	.word	0xe000ed00

08017bf0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017bf0:	b480      	push	{r7}
 8017bf2:	b083      	sub	sp, #12
 8017bf4:	af00      	add	r7, sp, #0
 8017bf6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017bf8:	4b03      	ldr	r3, [pc, #12]	@ (8017c08 <USBD_static_malloc+0x18>)
}
 8017bfa:	4618      	mov	r0, r3
 8017bfc:	370c      	adds	r7, #12
 8017bfe:	46bd      	mov	sp, r7
 8017c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c04:	4770      	bx	lr
 8017c06:	bf00      	nop
 8017c08:	20003b74 	.word	0x20003b74

08017c0c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017c0c:	b480      	push	{r7}
 8017c0e:	b083      	sub	sp, #12
 8017c10:	af00      	add	r7, sp, #0
 8017c12:	6078      	str	r0, [r7, #4]

}
 8017c14:	bf00      	nop
 8017c16:	370c      	adds	r7, #12
 8017c18:	46bd      	mov	sp, r7
 8017c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c1e:	4770      	bx	lr

08017c20 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8017c20:	b580      	push	{r7, lr}
 8017c22:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8017c24:	f7ec fbc0 	bl	80043a8 <SystemClock_Config>
}
 8017c28:	bf00      	nop
 8017c2a:	bd80      	pop	{r7, pc}

08017c2c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017c2c:	b480      	push	{r7}
 8017c2e:	b085      	sub	sp, #20
 8017c30:	af00      	add	r7, sp, #0
 8017c32:	4603      	mov	r3, r0
 8017c34:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c36:	2300      	movs	r3, #0
 8017c38:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017c3a:	79fb      	ldrb	r3, [r7, #7]
 8017c3c:	2b03      	cmp	r3, #3
 8017c3e:	d817      	bhi.n	8017c70 <USBD_Get_USB_Status+0x44>
 8017c40:	a201      	add	r2, pc, #4	@ (adr r2, 8017c48 <USBD_Get_USB_Status+0x1c>)
 8017c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017c46:	bf00      	nop
 8017c48:	08017c59 	.word	0x08017c59
 8017c4c:	08017c5f 	.word	0x08017c5f
 8017c50:	08017c65 	.word	0x08017c65
 8017c54:	08017c6b 	.word	0x08017c6b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017c58:	2300      	movs	r3, #0
 8017c5a:	73fb      	strb	r3, [r7, #15]
    break;
 8017c5c:	e00b      	b.n	8017c76 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017c5e:	2303      	movs	r3, #3
 8017c60:	73fb      	strb	r3, [r7, #15]
    break;
 8017c62:	e008      	b.n	8017c76 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017c64:	2301      	movs	r3, #1
 8017c66:	73fb      	strb	r3, [r7, #15]
    break;
 8017c68:	e005      	b.n	8017c76 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017c6a:	2303      	movs	r3, #3
 8017c6c:	73fb      	strb	r3, [r7, #15]
    break;
 8017c6e:	e002      	b.n	8017c76 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017c70:	2303      	movs	r3, #3
 8017c72:	73fb      	strb	r3, [r7, #15]
    break;
 8017c74:	bf00      	nop
  }
  return usb_status;
 8017c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8017c78:	4618      	mov	r0, r3
 8017c7a:	3714      	adds	r7, #20
 8017c7c:	46bd      	mov	sp, r7
 8017c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c82:	4770      	bx	lr

08017c84 <__cvt>:
 8017c84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017c88:	ec57 6b10 	vmov	r6, r7, d0
 8017c8c:	2f00      	cmp	r7, #0
 8017c8e:	460c      	mov	r4, r1
 8017c90:	4619      	mov	r1, r3
 8017c92:	463b      	mov	r3, r7
 8017c94:	bfbb      	ittet	lt
 8017c96:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8017c9a:	461f      	movlt	r7, r3
 8017c9c:	2300      	movge	r3, #0
 8017c9e:	232d      	movlt	r3, #45	@ 0x2d
 8017ca0:	700b      	strb	r3, [r1, #0]
 8017ca2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017ca4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8017ca8:	4691      	mov	r9, r2
 8017caa:	f023 0820 	bic.w	r8, r3, #32
 8017cae:	bfbc      	itt	lt
 8017cb0:	4632      	movlt	r2, r6
 8017cb2:	4616      	movlt	r6, r2
 8017cb4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017cb8:	d005      	beq.n	8017cc6 <__cvt+0x42>
 8017cba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8017cbe:	d100      	bne.n	8017cc2 <__cvt+0x3e>
 8017cc0:	3401      	adds	r4, #1
 8017cc2:	2102      	movs	r1, #2
 8017cc4:	e000      	b.n	8017cc8 <__cvt+0x44>
 8017cc6:	2103      	movs	r1, #3
 8017cc8:	ab03      	add	r3, sp, #12
 8017cca:	9301      	str	r3, [sp, #4]
 8017ccc:	ab02      	add	r3, sp, #8
 8017cce:	9300      	str	r3, [sp, #0]
 8017cd0:	ec47 6b10 	vmov	d0, r6, r7
 8017cd4:	4653      	mov	r3, sl
 8017cd6:	4622      	mov	r2, r4
 8017cd8:	f000 feba 	bl	8018a50 <_dtoa_r>
 8017cdc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8017ce0:	4605      	mov	r5, r0
 8017ce2:	d119      	bne.n	8017d18 <__cvt+0x94>
 8017ce4:	f019 0f01 	tst.w	r9, #1
 8017ce8:	d00e      	beq.n	8017d08 <__cvt+0x84>
 8017cea:	eb00 0904 	add.w	r9, r0, r4
 8017cee:	2200      	movs	r2, #0
 8017cf0:	2300      	movs	r3, #0
 8017cf2:	4630      	mov	r0, r6
 8017cf4:	4639      	mov	r1, r7
 8017cf6:	f7e8 ff0f 	bl	8000b18 <__aeabi_dcmpeq>
 8017cfa:	b108      	cbz	r0, 8017d00 <__cvt+0x7c>
 8017cfc:	f8cd 900c 	str.w	r9, [sp, #12]
 8017d00:	2230      	movs	r2, #48	@ 0x30
 8017d02:	9b03      	ldr	r3, [sp, #12]
 8017d04:	454b      	cmp	r3, r9
 8017d06:	d31e      	bcc.n	8017d46 <__cvt+0xc2>
 8017d08:	9b03      	ldr	r3, [sp, #12]
 8017d0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017d0c:	1b5b      	subs	r3, r3, r5
 8017d0e:	4628      	mov	r0, r5
 8017d10:	6013      	str	r3, [r2, #0]
 8017d12:	b004      	add	sp, #16
 8017d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017d18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017d1c:	eb00 0904 	add.w	r9, r0, r4
 8017d20:	d1e5      	bne.n	8017cee <__cvt+0x6a>
 8017d22:	7803      	ldrb	r3, [r0, #0]
 8017d24:	2b30      	cmp	r3, #48	@ 0x30
 8017d26:	d10a      	bne.n	8017d3e <__cvt+0xba>
 8017d28:	2200      	movs	r2, #0
 8017d2a:	2300      	movs	r3, #0
 8017d2c:	4630      	mov	r0, r6
 8017d2e:	4639      	mov	r1, r7
 8017d30:	f7e8 fef2 	bl	8000b18 <__aeabi_dcmpeq>
 8017d34:	b918      	cbnz	r0, 8017d3e <__cvt+0xba>
 8017d36:	f1c4 0401 	rsb	r4, r4, #1
 8017d3a:	f8ca 4000 	str.w	r4, [sl]
 8017d3e:	f8da 3000 	ldr.w	r3, [sl]
 8017d42:	4499      	add	r9, r3
 8017d44:	e7d3      	b.n	8017cee <__cvt+0x6a>
 8017d46:	1c59      	adds	r1, r3, #1
 8017d48:	9103      	str	r1, [sp, #12]
 8017d4a:	701a      	strb	r2, [r3, #0]
 8017d4c:	e7d9      	b.n	8017d02 <__cvt+0x7e>

08017d4e <__exponent>:
 8017d4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017d50:	2900      	cmp	r1, #0
 8017d52:	bfba      	itte	lt
 8017d54:	4249      	neglt	r1, r1
 8017d56:	232d      	movlt	r3, #45	@ 0x2d
 8017d58:	232b      	movge	r3, #43	@ 0x2b
 8017d5a:	2909      	cmp	r1, #9
 8017d5c:	7002      	strb	r2, [r0, #0]
 8017d5e:	7043      	strb	r3, [r0, #1]
 8017d60:	dd29      	ble.n	8017db6 <__exponent+0x68>
 8017d62:	f10d 0307 	add.w	r3, sp, #7
 8017d66:	461d      	mov	r5, r3
 8017d68:	270a      	movs	r7, #10
 8017d6a:	461a      	mov	r2, r3
 8017d6c:	fbb1 f6f7 	udiv	r6, r1, r7
 8017d70:	fb07 1416 	mls	r4, r7, r6, r1
 8017d74:	3430      	adds	r4, #48	@ 0x30
 8017d76:	f802 4c01 	strb.w	r4, [r2, #-1]
 8017d7a:	460c      	mov	r4, r1
 8017d7c:	2c63      	cmp	r4, #99	@ 0x63
 8017d7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8017d82:	4631      	mov	r1, r6
 8017d84:	dcf1      	bgt.n	8017d6a <__exponent+0x1c>
 8017d86:	3130      	adds	r1, #48	@ 0x30
 8017d88:	1e94      	subs	r4, r2, #2
 8017d8a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8017d8e:	1c41      	adds	r1, r0, #1
 8017d90:	4623      	mov	r3, r4
 8017d92:	42ab      	cmp	r3, r5
 8017d94:	d30a      	bcc.n	8017dac <__exponent+0x5e>
 8017d96:	f10d 0309 	add.w	r3, sp, #9
 8017d9a:	1a9b      	subs	r3, r3, r2
 8017d9c:	42ac      	cmp	r4, r5
 8017d9e:	bf88      	it	hi
 8017da0:	2300      	movhi	r3, #0
 8017da2:	3302      	adds	r3, #2
 8017da4:	4403      	add	r3, r0
 8017da6:	1a18      	subs	r0, r3, r0
 8017da8:	b003      	add	sp, #12
 8017daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017dac:	f813 6b01 	ldrb.w	r6, [r3], #1
 8017db0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8017db4:	e7ed      	b.n	8017d92 <__exponent+0x44>
 8017db6:	2330      	movs	r3, #48	@ 0x30
 8017db8:	3130      	adds	r1, #48	@ 0x30
 8017dba:	7083      	strb	r3, [r0, #2]
 8017dbc:	70c1      	strb	r1, [r0, #3]
 8017dbe:	1d03      	adds	r3, r0, #4
 8017dc0:	e7f1      	b.n	8017da6 <__exponent+0x58>
	...

08017dc4 <_printf_float>:
 8017dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017dc8:	b08d      	sub	sp, #52	@ 0x34
 8017dca:	460c      	mov	r4, r1
 8017dcc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8017dd0:	4616      	mov	r6, r2
 8017dd2:	461f      	mov	r7, r3
 8017dd4:	4605      	mov	r5, r0
 8017dd6:	f000 fd2b 	bl	8018830 <_localeconv_r>
 8017dda:	6803      	ldr	r3, [r0, #0]
 8017ddc:	9304      	str	r3, [sp, #16]
 8017dde:	4618      	mov	r0, r3
 8017de0:	f7e8 fa6e 	bl	80002c0 <strlen>
 8017de4:	2300      	movs	r3, #0
 8017de6:	930a      	str	r3, [sp, #40]	@ 0x28
 8017de8:	f8d8 3000 	ldr.w	r3, [r8]
 8017dec:	9005      	str	r0, [sp, #20]
 8017dee:	3307      	adds	r3, #7
 8017df0:	f023 0307 	bic.w	r3, r3, #7
 8017df4:	f103 0208 	add.w	r2, r3, #8
 8017df8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8017dfc:	f8d4 b000 	ldr.w	fp, [r4]
 8017e00:	f8c8 2000 	str.w	r2, [r8]
 8017e04:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017e08:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8017e0c:	9307      	str	r3, [sp, #28]
 8017e0e:	f8cd 8018 	str.w	r8, [sp, #24]
 8017e12:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8017e16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017e1a:	4b9c      	ldr	r3, [pc, #624]	@ (801808c <_printf_float+0x2c8>)
 8017e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8017e20:	f7e8 feac 	bl	8000b7c <__aeabi_dcmpun>
 8017e24:	bb70      	cbnz	r0, 8017e84 <_printf_float+0xc0>
 8017e26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017e2a:	4b98      	ldr	r3, [pc, #608]	@ (801808c <_printf_float+0x2c8>)
 8017e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8017e30:	f7e8 fe86 	bl	8000b40 <__aeabi_dcmple>
 8017e34:	bb30      	cbnz	r0, 8017e84 <_printf_float+0xc0>
 8017e36:	2200      	movs	r2, #0
 8017e38:	2300      	movs	r3, #0
 8017e3a:	4640      	mov	r0, r8
 8017e3c:	4649      	mov	r1, r9
 8017e3e:	f7e8 fe75 	bl	8000b2c <__aeabi_dcmplt>
 8017e42:	b110      	cbz	r0, 8017e4a <_printf_float+0x86>
 8017e44:	232d      	movs	r3, #45	@ 0x2d
 8017e46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017e4a:	4a91      	ldr	r2, [pc, #580]	@ (8018090 <_printf_float+0x2cc>)
 8017e4c:	4b91      	ldr	r3, [pc, #580]	@ (8018094 <_printf_float+0x2d0>)
 8017e4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8017e52:	bf8c      	ite	hi
 8017e54:	4690      	movhi	r8, r2
 8017e56:	4698      	movls	r8, r3
 8017e58:	2303      	movs	r3, #3
 8017e5a:	6123      	str	r3, [r4, #16]
 8017e5c:	f02b 0304 	bic.w	r3, fp, #4
 8017e60:	6023      	str	r3, [r4, #0]
 8017e62:	f04f 0900 	mov.w	r9, #0
 8017e66:	9700      	str	r7, [sp, #0]
 8017e68:	4633      	mov	r3, r6
 8017e6a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8017e6c:	4621      	mov	r1, r4
 8017e6e:	4628      	mov	r0, r5
 8017e70:	f000 f9d2 	bl	8018218 <_printf_common>
 8017e74:	3001      	adds	r0, #1
 8017e76:	f040 808d 	bne.w	8017f94 <_printf_float+0x1d0>
 8017e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8017e7e:	b00d      	add	sp, #52	@ 0x34
 8017e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e84:	4642      	mov	r2, r8
 8017e86:	464b      	mov	r3, r9
 8017e88:	4640      	mov	r0, r8
 8017e8a:	4649      	mov	r1, r9
 8017e8c:	f7e8 fe76 	bl	8000b7c <__aeabi_dcmpun>
 8017e90:	b140      	cbz	r0, 8017ea4 <_printf_float+0xe0>
 8017e92:	464b      	mov	r3, r9
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	bfbc      	itt	lt
 8017e98:	232d      	movlt	r3, #45	@ 0x2d
 8017e9a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8017e9e:	4a7e      	ldr	r2, [pc, #504]	@ (8018098 <_printf_float+0x2d4>)
 8017ea0:	4b7e      	ldr	r3, [pc, #504]	@ (801809c <_printf_float+0x2d8>)
 8017ea2:	e7d4      	b.n	8017e4e <_printf_float+0x8a>
 8017ea4:	6863      	ldr	r3, [r4, #4]
 8017ea6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8017eaa:	9206      	str	r2, [sp, #24]
 8017eac:	1c5a      	adds	r2, r3, #1
 8017eae:	d13b      	bne.n	8017f28 <_printf_float+0x164>
 8017eb0:	2306      	movs	r3, #6
 8017eb2:	6063      	str	r3, [r4, #4]
 8017eb4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8017eb8:	2300      	movs	r3, #0
 8017eba:	6022      	str	r2, [r4, #0]
 8017ebc:	9303      	str	r3, [sp, #12]
 8017ebe:	ab0a      	add	r3, sp, #40	@ 0x28
 8017ec0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8017ec4:	ab09      	add	r3, sp, #36	@ 0x24
 8017ec6:	9300      	str	r3, [sp, #0]
 8017ec8:	6861      	ldr	r1, [r4, #4]
 8017eca:	ec49 8b10 	vmov	d0, r8, r9
 8017ece:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8017ed2:	4628      	mov	r0, r5
 8017ed4:	f7ff fed6 	bl	8017c84 <__cvt>
 8017ed8:	9b06      	ldr	r3, [sp, #24]
 8017eda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017edc:	2b47      	cmp	r3, #71	@ 0x47
 8017ede:	4680      	mov	r8, r0
 8017ee0:	d129      	bne.n	8017f36 <_printf_float+0x172>
 8017ee2:	1cc8      	adds	r0, r1, #3
 8017ee4:	db02      	blt.n	8017eec <_printf_float+0x128>
 8017ee6:	6863      	ldr	r3, [r4, #4]
 8017ee8:	4299      	cmp	r1, r3
 8017eea:	dd41      	ble.n	8017f70 <_printf_float+0x1ac>
 8017eec:	f1aa 0a02 	sub.w	sl, sl, #2
 8017ef0:	fa5f fa8a 	uxtb.w	sl, sl
 8017ef4:	3901      	subs	r1, #1
 8017ef6:	4652      	mov	r2, sl
 8017ef8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8017efc:	9109      	str	r1, [sp, #36]	@ 0x24
 8017efe:	f7ff ff26 	bl	8017d4e <__exponent>
 8017f02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017f04:	1813      	adds	r3, r2, r0
 8017f06:	2a01      	cmp	r2, #1
 8017f08:	4681      	mov	r9, r0
 8017f0a:	6123      	str	r3, [r4, #16]
 8017f0c:	dc02      	bgt.n	8017f14 <_printf_float+0x150>
 8017f0e:	6822      	ldr	r2, [r4, #0]
 8017f10:	07d2      	lsls	r2, r2, #31
 8017f12:	d501      	bpl.n	8017f18 <_printf_float+0x154>
 8017f14:	3301      	adds	r3, #1
 8017f16:	6123      	str	r3, [r4, #16]
 8017f18:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8017f1c:	2b00      	cmp	r3, #0
 8017f1e:	d0a2      	beq.n	8017e66 <_printf_float+0xa2>
 8017f20:	232d      	movs	r3, #45	@ 0x2d
 8017f22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017f26:	e79e      	b.n	8017e66 <_printf_float+0xa2>
 8017f28:	9a06      	ldr	r2, [sp, #24]
 8017f2a:	2a47      	cmp	r2, #71	@ 0x47
 8017f2c:	d1c2      	bne.n	8017eb4 <_printf_float+0xf0>
 8017f2e:	2b00      	cmp	r3, #0
 8017f30:	d1c0      	bne.n	8017eb4 <_printf_float+0xf0>
 8017f32:	2301      	movs	r3, #1
 8017f34:	e7bd      	b.n	8017eb2 <_printf_float+0xee>
 8017f36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017f3a:	d9db      	bls.n	8017ef4 <_printf_float+0x130>
 8017f3c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8017f40:	d118      	bne.n	8017f74 <_printf_float+0x1b0>
 8017f42:	2900      	cmp	r1, #0
 8017f44:	6863      	ldr	r3, [r4, #4]
 8017f46:	dd0b      	ble.n	8017f60 <_printf_float+0x19c>
 8017f48:	6121      	str	r1, [r4, #16]
 8017f4a:	b913      	cbnz	r3, 8017f52 <_printf_float+0x18e>
 8017f4c:	6822      	ldr	r2, [r4, #0]
 8017f4e:	07d0      	lsls	r0, r2, #31
 8017f50:	d502      	bpl.n	8017f58 <_printf_float+0x194>
 8017f52:	3301      	adds	r3, #1
 8017f54:	440b      	add	r3, r1
 8017f56:	6123      	str	r3, [r4, #16]
 8017f58:	65a1      	str	r1, [r4, #88]	@ 0x58
 8017f5a:	f04f 0900 	mov.w	r9, #0
 8017f5e:	e7db      	b.n	8017f18 <_printf_float+0x154>
 8017f60:	b913      	cbnz	r3, 8017f68 <_printf_float+0x1a4>
 8017f62:	6822      	ldr	r2, [r4, #0]
 8017f64:	07d2      	lsls	r2, r2, #31
 8017f66:	d501      	bpl.n	8017f6c <_printf_float+0x1a8>
 8017f68:	3302      	adds	r3, #2
 8017f6a:	e7f4      	b.n	8017f56 <_printf_float+0x192>
 8017f6c:	2301      	movs	r3, #1
 8017f6e:	e7f2      	b.n	8017f56 <_printf_float+0x192>
 8017f70:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8017f74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017f76:	4299      	cmp	r1, r3
 8017f78:	db05      	blt.n	8017f86 <_printf_float+0x1c2>
 8017f7a:	6823      	ldr	r3, [r4, #0]
 8017f7c:	6121      	str	r1, [r4, #16]
 8017f7e:	07d8      	lsls	r0, r3, #31
 8017f80:	d5ea      	bpl.n	8017f58 <_printf_float+0x194>
 8017f82:	1c4b      	adds	r3, r1, #1
 8017f84:	e7e7      	b.n	8017f56 <_printf_float+0x192>
 8017f86:	2900      	cmp	r1, #0
 8017f88:	bfd4      	ite	le
 8017f8a:	f1c1 0202 	rsble	r2, r1, #2
 8017f8e:	2201      	movgt	r2, #1
 8017f90:	4413      	add	r3, r2
 8017f92:	e7e0      	b.n	8017f56 <_printf_float+0x192>
 8017f94:	6823      	ldr	r3, [r4, #0]
 8017f96:	055a      	lsls	r2, r3, #21
 8017f98:	d407      	bmi.n	8017faa <_printf_float+0x1e6>
 8017f9a:	6923      	ldr	r3, [r4, #16]
 8017f9c:	4642      	mov	r2, r8
 8017f9e:	4631      	mov	r1, r6
 8017fa0:	4628      	mov	r0, r5
 8017fa2:	47b8      	blx	r7
 8017fa4:	3001      	adds	r0, #1
 8017fa6:	d12b      	bne.n	8018000 <_printf_float+0x23c>
 8017fa8:	e767      	b.n	8017e7a <_printf_float+0xb6>
 8017faa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017fae:	f240 80dd 	bls.w	801816c <_printf_float+0x3a8>
 8017fb2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017fb6:	2200      	movs	r2, #0
 8017fb8:	2300      	movs	r3, #0
 8017fba:	f7e8 fdad 	bl	8000b18 <__aeabi_dcmpeq>
 8017fbe:	2800      	cmp	r0, #0
 8017fc0:	d033      	beq.n	801802a <_printf_float+0x266>
 8017fc2:	4a37      	ldr	r2, [pc, #220]	@ (80180a0 <_printf_float+0x2dc>)
 8017fc4:	2301      	movs	r3, #1
 8017fc6:	4631      	mov	r1, r6
 8017fc8:	4628      	mov	r0, r5
 8017fca:	47b8      	blx	r7
 8017fcc:	3001      	adds	r0, #1
 8017fce:	f43f af54 	beq.w	8017e7a <_printf_float+0xb6>
 8017fd2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8017fd6:	4543      	cmp	r3, r8
 8017fd8:	db02      	blt.n	8017fe0 <_printf_float+0x21c>
 8017fda:	6823      	ldr	r3, [r4, #0]
 8017fdc:	07d8      	lsls	r0, r3, #31
 8017fde:	d50f      	bpl.n	8018000 <_printf_float+0x23c>
 8017fe0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017fe4:	4631      	mov	r1, r6
 8017fe6:	4628      	mov	r0, r5
 8017fe8:	47b8      	blx	r7
 8017fea:	3001      	adds	r0, #1
 8017fec:	f43f af45 	beq.w	8017e7a <_printf_float+0xb6>
 8017ff0:	f04f 0900 	mov.w	r9, #0
 8017ff4:	f108 38ff 	add.w	r8, r8, #4294967295
 8017ff8:	f104 0a1a 	add.w	sl, r4, #26
 8017ffc:	45c8      	cmp	r8, r9
 8017ffe:	dc09      	bgt.n	8018014 <_printf_float+0x250>
 8018000:	6823      	ldr	r3, [r4, #0]
 8018002:	079b      	lsls	r3, r3, #30
 8018004:	f100 8103 	bmi.w	801820e <_printf_float+0x44a>
 8018008:	68e0      	ldr	r0, [r4, #12]
 801800a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801800c:	4298      	cmp	r0, r3
 801800e:	bfb8      	it	lt
 8018010:	4618      	movlt	r0, r3
 8018012:	e734      	b.n	8017e7e <_printf_float+0xba>
 8018014:	2301      	movs	r3, #1
 8018016:	4652      	mov	r2, sl
 8018018:	4631      	mov	r1, r6
 801801a:	4628      	mov	r0, r5
 801801c:	47b8      	blx	r7
 801801e:	3001      	adds	r0, #1
 8018020:	f43f af2b 	beq.w	8017e7a <_printf_float+0xb6>
 8018024:	f109 0901 	add.w	r9, r9, #1
 8018028:	e7e8      	b.n	8017ffc <_printf_float+0x238>
 801802a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801802c:	2b00      	cmp	r3, #0
 801802e:	dc39      	bgt.n	80180a4 <_printf_float+0x2e0>
 8018030:	4a1b      	ldr	r2, [pc, #108]	@ (80180a0 <_printf_float+0x2dc>)
 8018032:	2301      	movs	r3, #1
 8018034:	4631      	mov	r1, r6
 8018036:	4628      	mov	r0, r5
 8018038:	47b8      	blx	r7
 801803a:	3001      	adds	r0, #1
 801803c:	f43f af1d 	beq.w	8017e7a <_printf_float+0xb6>
 8018040:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8018044:	ea59 0303 	orrs.w	r3, r9, r3
 8018048:	d102      	bne.n	8018050 <_printf_float+0x28c>
 801804a:	6823      	ldr	r3, [r4, #0]
 801804c:	07d9      	lsls	r1, r3, #31
 801804e:	d5d7      	bpl.n	8018000 <_printf_float+0x23c>
 8018050:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018054:	4631      	mov	r1, r6
 8018056:	4628      	mov	r0, r5
 8018058:	47b8      	blx	r7
 801805a:	3001      	adds	r0, #1
 801805c:	f43f af0d 	beq.w	8017e7a <_printf_float+0xb6>
 8018060:	f04f 0a00 	mov.w	sl, #0
 8018064:	f104 0b1a 	add.w	fp, r4, #26
 8018068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801806a:	425b      	negs	r3, r3
 801806c:	4553      	cmp	r3, sl
 801806e:	dc01      	bgt.n	8018074 <_printf_float+0x2b0>
 8018070:	464b      	mov	r3, r9
 8018072:	e793      	b.n	8017f9c <_printf_float+0x1d8>
 8018074:	2301      	movs	r3, #1
 8018076:	465a      	mov	r2, fp
 8018078:	4631      	mov	r1, r6
 801807a:	4628      	mov	r0, r5
 801807c:	47b8      	blx	r7
 801807e:	3001      	adds	r0, #1
 8018080:	f43f aefb 	beq.w	8017e7a <_printf_float+0xb6>
 8018084:	f10a 0a01 	add.w	sl, sl, #1
 8018088:	e7ee      	b.n	8018068 <_printf_float+0x2a4>
 801808a:	bf00      	nop
 801808c:	7fefffff 	.word	0x7fefffff
 8018090:	0801cd64 	.word	0x0801cd64
 8018094:	0801cd60 	.word	0x0801cd60
 8018098:	0801cd6c 	.word	0x0801cd6c
 801809c:	0801cd68 	.word	0x0801cd68
 80180a0:	0801cd70 	.word	0x0801cd70
 80180a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80180a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80180aa:	4553      	cmp	r3, sl
 80180ac:	bfa8      	it	ge
 80180ae:	4653      	movge	r3, sl
 80180b0:	2b00      	cmp	r3, #0
 80180b2:	4699      	mov	r9, r3
 80180b4:	dc36      	bgt.n	8018124 <_printf_float+0x360>
 80180b6:	f04f 0b00 	mov.w	fp, #0
 80180ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80180be:	f104 021a 	add.w	r2, r4, #26
 80180c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80180c4:	9306      	str	r3, [sp, #24]
 80180c6:	eba3 0309 	sub.w	r3, r3, r9
 80180ca:	455b      	cmp	r3, fp
 80180cc:	dc31      	bgt.n	8018132 <_printf_float+0x36e>
 80180ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80180d0:	459a      	cmp	sl, r3
 80180d2:	dc3a      	bgt.n	801814a <_printf_float+0x386>
 80180d4:	6823      	ldr	r3, [r4, #0]
 80180d6:	07da      	lsls	r2, r3, #31
 80180d8:	d437      	bmi.n	801814a <_printf_float+0x386>
 80180da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80180dc:	ebaa 0903 	sub.w	r9, sl, r3
 80180e0:	9b06      	ldr	r3, [sp, #24]
 80180e2:	ebaa 0303 	sub.w	r3, sl, r3
 80180e6:	4599      	cmp	r9, r3
 80180e8:	bfa8      	it	ge
 80180ea:	4699      	movge	r9, r3
 80180ec:	f1b9 0f00 	cmp.w	r9, #0
 80180f0:	dc33      	bgt.n	801815a <_printf_float+0x396>
 80180f2:	f04f 0800 	mov.w	r8, #0
 80180f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80180fa:	f104 0b1a 	add.w	fp, r4, #26
 80180fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018100:	ebaa 0303 	sub.w	r3, sl, r3
 8018104:	eba3 0309 	sub.w	r3, r3, r9
 8018108:	4543      	cmp	r3, r8
 801810a:	f77f af79 	ble.w	8018000 <_printf_float+0x23c>
 801810e:	2301      	movs	r3, #1
 8018110:	465a      	mov	r2, fp
 8018112:	4631      	mov	r1, r6
 8018114:	4628      	mov	r0, r5
 8018116:	47b8      	blx	r7
 8018118:	3001      	adds	r0, #1
 801811a:	f43f aeae 	beq.w	8017e7a <_printf_float+0xb6>
 801811e:	f108 0801 	add.w	r8, r8, #1
 8018122:	e7ec      	b.n	80180fe <_printf_float+0x33a>
 8018124:	4642      	mov	r2, r8
 8018126:	4631      	mov	r1, r6
 8018128:	4628      	mov	r0, r5
 801812a:	47b8      	blx	r7
 801812c:	3001      	adds	r0, #1
 801812e:	d1c2      	bne.n	80180b6 <_printf_float+0x2f2>
 8018130:	e6a3      	b.n	8017e7a <_printf_float+0xb6>
 8018132:	2301      	movs	r3, #1
 8018134:	4631      	mov	r1, r6
 8018136:	4628      	mov	r0, r5
 8018138:	9206      	str	r2, [sp, #24]
 801813a:	47b8      	blx	r7
 801813c:	3001      	adds	r0, #1
 801813e:	f43f ae9c 	beq.w	8017e7a <_printf_float+0xb6>
 8018142:	9a06      	ldr	r2, [sp, #24]
 8018144:	f10b 0b01 	add.w	fp, fp, #1
 8018148:	e7bb      	b.n	80180c2 <_printf_float+0x2fe>
 801814a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801814e:	4631      	mov	r1, r6
 8018150:	4628      	mov	r0, r5
 8018152:	47b8      	blx	r7
 8018154:	3001      	adds	r0, #1
 8018156:	d1c0      	bne.n	80180da <_printf_float+0x316>
 8018158:	e68f      	b.n	8017e7a <_printf_float+0xb6>
 801815a:	9a06      	ldr	r2, [sp, #24]
 801815c:	464b      	mov	r3, r9
 801815e:	4442      	add	r2, r8
 8018160:	4631      	mov	r1, r6
 8018162:	4628      	mov	r0, r5
 8018164:	47b8      	blx	r7
 8018166:	3001      	adds	r0, #1
 8018168:	d1c3      	bne.n	80180f2 <_printf_float+0x32e>
 801816a:	e686      	b.n	8017e7a <_printf_float+0xb6>
 801816c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018170:	f1ba 0f01 	cmp.w	sl, #1
 8018174:	dc01      	bgt.n	801817a <_printf_float+0x3b6>
 8018176:	07db      	lsls	r3, r3, #31
 8018178:	d536      	bpl.n	80181e8 <_printf_float+0x424>
 801817a:	2301      	movs	r3, #1
 801817c:	4642      	mov	r2, r8
 801817e:	4631      	mov	r1, r6
 8018180:	4628      	mov	r0, r5
 8018182:	47b8      	blx	r7
 8018184:	3001      	adds	r0, #1
 8018186:	f43f ae78 	beq.w	8017e7a <_printf_float+0xb6>
 801818a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801818e:	4631      	mov	r1, r6
 8018190:	4628      	mov	r0, r5
 8018192:	47b8      	blx	r7
 8018194:	3001      	adds	r0, #1
 8018196:	f43f ae70 	beq.w	8017e7a <_printf_float+0xb6>
 801819a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801819e:	2200      	movs	r2, #0
 80181a0:	2300      	movs	r3, #0
 80181a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80181a6:	f7e8 fcb7 	bl	8000b18 <__aeabi_dcmpeq>
 80181aa:	b9c0      	cbnz	r0, 80181de <_printf_float+0x41a>
 80181ac:	4653      	mov	r3, sl
 80181ae:	f108 0201 	add.w	r2, r8, #1
 80181b2:	4631      	mov	r1, r6
 80181b4:	4628      	mov	r0, r5
 80181b6:	47b8      	blx	r7
 80181b8:	3001      	adds	r0, #1
 80181ba:	d10c      	bne.n	80181d6 <_printf_float+0x412>
 80181bc:	e65d      	b.n	8017e7a <_printf_float+0xb6>
 80181be:	2301      	movs	r3, #1
 80181c0:	465a      	mov	r2, fp
 80181c2:	4631      	mov	r1, r6
 80181c4:	4628      	mov	r0, r5
 80181c6:	47b8      	blx	r7
 80181c8:	3001      	adds	r0, #1
 80181ca:	f43f ae56 	beq.w	8017e7a <_printf_float+0xb6>
 80181ce:	f108 0801 	add.w	r8, r8, #1
 80181d2:	45d0      	cmp	r8, sl
 80181d4:	dbf3      	blt.n	80181be <_printf_float+0x3fa>
 80181d6:	464b      	mov	r3, r9
 80181d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80181dc:	e6df      	b.n	8017f9e <_printf_float+0x1da>
 80181de:	f04f 0800 	mov.w	r8, #0
 80181e2:	f104 0b1a 	add.w	fp, r4, #26
 80181e6:	e7f4      	b.n	80181d2 <_printf_float+0x40e>
 80181e8:	2301      	movs	r3, #1
 80181ea:	4642      	mov	r2, r8
 80181ec:	e7e1      	b.n	80181b2 <_printf_float+0x3ee>
 80181ee:	2301      	movs	r3, #1
 80181f0:	464a      	mov	r2, r9
 80181f2:	4631      	mov	r1, r6
 80181f4:	4628      	mov	r0, r5
 80181f6:	47b8      	blx	r7
 80181f8:	3001      	adds	r0, #1
 80181fa:	f43f ae3e 	beq.w	8017e7a <_printf_float+0xb6>
 80181fe:	f108 0801 	add.w	r8, r8, #1
 8018202:	68e3      	ldr	r3, [r4, #12]
 8018204:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8018206:	1a5b      	subs	r3, r3, r1
 8018208:	4543      	cmp	r3, r8
 801820a:	dcf0      	bgt.n	80181ee <_printf_float+0x42a>
 801820c:	e6fc      	b.n	8018008 <_printf_float+0x244>
 801820e:	f04f 0800 	mov.w	r8, #0
 8018212:	f104 0919 	add.w	r9, r4, #25
 8018216:	e7f4      	b.n	8018202 <_printf_float+0x43e>

08018218 <_printf_common>:
 8018218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801821c:	4616      	mov	r6, r2
 801821e:	4698      	mov	r8, r3
 8018220:	688a      	ldr	r2, [r1, #8]
 8018222:	690b      	ldr	r3, [r1, #16]
 8018224:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018228:	4293      	cmp	r3, r2
 801822a:	bfb8      	it	lt
 801822c:	4613      	movlt	r3, r2
 801822e:	6033      	str	r3, [r6, #0]
 8018230:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018234:	4607      	mov	r7, r0
 8018236:	460c      	mov	r4, r1
 8018238:	b10a      	cbz	r2, 801823e <_printf_common+0x26>
 801823a:	3301      	adds	r3, #1
 801823c:	6033      	str	r3, [r6, #0]
 801823e:	6823      	ldr	r3, [r4, #0]
 8018240:	0699      	lsls	r1, r3, #26
 8018242:	bf42      	ittt	mi
 8018244:	6833      	ldrmi	r3, [r6, #0]
 8018246:	3302      	addmi	r3, #2
 8018248:	6033      	strmi	r3, [r6, #0]
 801824a:	6825      	ldr	r5, [r4, #0]
 801824c:	f015 0506 	ands.w	r5, r5, #6
 8018250:	d106      	bne.n	8018260 <_printf_common+0x48>
 8018252:	f104 0a19 	add.w	sl, r4, #25
 8018256:	68e3      	ldr	r3, [r4, #12]
 8018258:	6832      	ldr	r2, [r6, #0]
 801825a:	1a9b      	subs	r3, r3, r2
 801825c:	42ab      	cmp	r3, r5
 801825e:	dc26      	bgt.n	80182ae <_printf_common+0x96>
 8018260:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018264:	6822      	ldr	r2, [r4, #0]
 8018266:	3b00      	subs	r3, #0
 8018268:	bf18      	it	ne
 801826a:	2301      	movne	r3, #1
 801826c:	0692      	lsls	r2, r2, #26
 801826e:	d42b      	bmi.n	80182c8 <_printf_common+0xb0>
 8018270:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018274:	4641      	mov	r1, r8
 8018276:	4638      	mov	r0, r7
 8018278:	47c8      	blx	r9
 801827a:	3001      	adds	r0, #1
 801827c:	d01e      	beq.n	80182bc <_printf_common+0xa4>
 801827e:	6823      	ldr	r3, [r4, #0]
 8018280:	6922      	ldr	r2, [r4, #16]
 8018282:	f003 0306 	and.w	r3, r3, #6
 8018286:	2b04      	cmp	r3, #4
 8018288:	bf02      	ittt	eq
 801828a:	68e5      	ldreq	r5, [r4, #12]
 801828c:	6833      	ldreq	r3, [r6, #0]
 801828e:	1aed      	subeq	r5, r5, r3
 8018290:	68a3      	ldr	r3, [r4, #8]
 8018292:	bf0c      	ite	eq
 8018294:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018298:	2500      	movne	r5, #0
 801829a:	4293      	cmp	r3, r2
 801829c:	bfc4      	itt	gt
 801829e:	1a9b      	subgt	r3, r3, r2
 80182a0:	18ed      	addgt	r5, r5, r3
 80182a2:	2600      	movs	r6, #0
 80182a4:	341a      	adds	r4, #26
 80182a6:	42b5      	cmp	r5, r6
 80182a8:	d11a      	bne.n	80182e0 <_printf_common+0xc8>
 80182aa:	2000      	movs	r0, #0
 80182ac:	e008      	b.n	80182c0 <_printf_common+0xa8>
 80182ae:	2301      	movs	r3, #1
 80182b0:	4652      	mov	r2, sl
 80182b2:	4641      	mov	r1, r8
 80182b4:	4638      	mov	r0, r7
 80182b6:	47c8      	blx	r9
 80182b8:	3001      	adds	r0, #1
 80182ba:	d103      	bne.n	80182c4 <_printf_common+0xac>
 80182bc:	f04f 30ff 	mov.w	r0, #4294967295
 80182c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80182c4:	3501      	adds	r5, #1
 80182c6:	e7c6      	b.n	8018256 <_printf_common+0x3e>
 80182c8:	18e1      	adds	r1, r4, r3
 80182ca:	1c5a      	adds	r2, r3, #1
 80182cc:	2030      	movs	r0, #48	@ 0x30
 80182ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80182d2:	4422      	add	r2, r4
 80182d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80182d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80182dc:	3302      	adds	r3, #2
 80182de:	e7c7      	b.n	8018270 <_printf_common+0x58>
 80182e0:	2301      	movs	r3, #1
 80182e2:	4622      	mov	r2, r4
 80182e4:	4641      	mov	r1, r8
 80182e6:	4638      	mov	r0, r7
 80182e8:	47c8      	blx	r9
 80182ea:	3001      	adds	r0, #1
 80182ec:	d0e6      	beq.n	80182bc <_printf_common+0xa4>
 80182ee:	3601      	adds	r6, #1
 80182f0:	e7d9      	b.n	80182a6 <_printf_common+0x8e>
	...

080182f4 <_printf_i>:
 80182f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80182f8:	7e0f      	ldrb	r7, [r1, #24]
 80182fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80182fc:	2f78      	cmp	r7, #120	@ 0x78
 80182fe:	4691      	mov	r9, r2
 8018300:	4680      	mov	r8, r0
 8018302:	460c      	mov	r4, r1
 8018304:	469a      	mov	sl, r3
 8018306:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801830a:	d807      	bhi.n	801831c <_printf_i+0x28>
 801830c:	2f62      	cmp	r7, #98	@ 0x62
 801830e:	d80a      	bhi.n	8018326 <_printf_i+0x32>
 8018310:	2f00      	cmp	r7, #0
 8018312:	f000 80d1 	beq.w	80184b8 <_printf_i+0x1c4>
 8018316:	2f58      	cmp	r7, #88	@ 0x58
 8018318:	f000 80b8 	beq.w	801848c <_printf_i+0x198>
 801831c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018320:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018324:	e03a      	b.n	801839c <_printf_i+0xa8>
 8018326:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801832a:	2b15      	cmp	r3, #21
 801832c:	d8f6      	bhi.n	801831c <_printf_i+0x28>
 801832e:	a101      	add	r1, pc, #4	@ (adr r1, 8018334 <_printf_i+0x40>)
 8018330:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018334:	0801838d 	.word	0x0801838d
 8018338:	080183a1 	.word	0x080183a1
 801833c:	0801831d 	.word	0x0801831d
 8018340:	0801831d 	.word	0x0801831d
 8018344:	0801831d 	.word	0x0801831d
 8018348:	0801831d 	.word	0x0801831d
 801834c:	080183a1 	.word	0x080183a1
 8018350:	0801831d 	.word	0x0801831d
 8018354:	0801831d 	.word	0x0801831d
 8018358:	0801831d 	.word	0x0801831d
 801835c:	0801831d 	.word	0x0801831d
 8018360:	0801849f 	.word	0x0801849f
 8018364:	080183cb 	.word	0x080183cb
 8018368:	08018459 	.word	0x08018459
 801836c:	0801831d 	.word	0x0801831d
 8018370:	0801831d 	.word	0x0801831d
 8018374:	080184c1 	.word	0x080184c1
 8018378:	0801831d 	.word	0x0801831d
 801837c:	080183cb 	.word	0x080183cb
 8018380:	0801831d 	.word	0x0801831d
 8018384:	0801831d 	.word	0x0801831d
 8018388:	08018461 	.word	0x08018461
 801838c:	6833      	ldr	r3, [r6, #0]
 801838e:	1d1a      	adds	r2, r3, #4
 8018390:	681b      	ldr	r3, [r3, #0]
 8018392:	6032      	str	r2, [r6, #0]
 8018394:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018398:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801839c:	2301      	movs	r3, #1
 801839e:	e09c      	b.n	80184da <_printf_i+0x1e6>
 80183a0:	6833      	ldr	r3, [r6, #0]
 80183a2:	6820      	ldr	r0, [r4, #0]
 80183a4:	1d19      	adds	r1, r3, #4
 80183a6:	6031      	str	r1, [r6, #0]
 80183a8:	0606      	lsls	r6, r0, #24
 80183aa:	d501      	bpl.n	80183b0 <_printf_i+0xbc>
 80183ac:	681d      	ldr	r5, [r3, #0]
 80183ae:	e003      	b.n	80183b8 <_printf_i+0xc4>
 80183b0:	0645      	lsls	r5, r0, #25
 80183b2:	d5fb      	bpl.n	80183ac <_printf_i+0xb8>
 80183b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80183b8:	2d00      	cmp	r5, #0
 80183ba:	da03      	bge.n	80183c4 <_printf_i+0xd0>
 80183bc:	232d      	movs	r3, #45	@ 0x2d
 80183be:	426d      	negs	r5, r5
 80183c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80183c4:	4858      	ldr	r0, [pc, #352]	@ (8018528 <_printf_i+0x234>)
 80183c6:	230a      	movs	r3, #10
 80183c8:	e011      	b.n	80183ee <_printf_i+0xfa>
 80183ca:	6821      	ldr	r1, [r4, #0]
 80183cc:	6833      	ldr	r3, [r6, #0]
 80183ce:	0608      	lsls	r0, r1, #24
 80183d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80183d4:	d402      	bmi.n	80183dc <_printf_i+0xe8>
 80183d6:	0649      	lsls	r1, r1, #25
 80183d8:	bf48      	it	mi
 80183da:	b2ad      	uxthmi	r5, r5
 80183dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80183de:	4852      	ldr	r0, [pc, #328]	@ (8018528 <_printf_i+0x234>)
 80183e0:	6033      	str	r3, [r6, #0]
 80183e2:	bf14      	ite	ne
 80183e4:	230a      	movne	r3, #10
 80183e6:	2308      	moveq	r3, #8
 80183e8:	2100      	movs	r1, #0
 80183ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80183ee:	6866      	ldr	r6, [r4, #4]
 80183f0:	60a6      	str	r6, [r4, #8]
 80183f2:	2e00      	cmp	r6, #0
 80183f4:	db05      	blt.n	8018402 <_printf_i+0x10e>
 80183f6:	6821      	ldr	r1, [r4, #0]
 80183f8:	432e      	orrs	r6, r5
 80183fa:	f021 0104 	bic.w	r1, r1, #4
 80183fe:	6021      	str	r1, [r4, #0]
 8018400:	d04b      	beq.n	801849a <_printf_i+0x1a6>
 8018402:	4616      	mov	r6, r2
 8018404:	fbb5 f1f3 	udiv	r1, r5, r3
 8018408:	fb03 5711 	mls	r7, r3, r1, r5
 801840c:	5dc7      	ldrb	r7, [r0, r7]
 801840e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018412:	462f      	mov	r7, r5
 8018414:	42bb      	cmp	r3, r7
 8018416:	460d      	mov	r5, r1
 8018418:	d9f4      	bls.n	8018404 <_printf_i+0x110>
 801841a:	2b08      	cmp	r3, #8
 801841c:	d10b      	bne.n	8018436 <_printf_i+0x142>
 801841e:	6823      	ldr	r3, [r4, #0]
 8018420:	07df      	lsls	r7, r3, #31
 8018422:	d508      	bpl.n	8018436 <_printf_i+0x142>
 8018424:	6923      	ldr	r3, [r4, #16]
 8018426:	6861      	ldr	r1, [r4, #4]
 8018428:	4299      	cmp	r1, r3
 801842a:	bfde      	ittt	le
 801842c:	2330      	movle	r3, #48	@ 0x30
 801842e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018432:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018436:	1b92      	subs	r2, r2, r6
 8018438:	6122      	str	r2, [r4, #16]
 801843a:	f8cd a000 	str.w	sl, [sp]
 801843e:	464b      	mov	r3, r9
 8018440:	aa03      	add	r2, sp, #12
 8018442:	4621      	mov	r1, r4
 8018444:	4640      	mov	r0, r8
 8018446:	f7ff fee7 	bl	8018218 <_printf_common>
 801844a:	3001      	adds	r0, #1
 801844c:	d14a      	bne.n	80184e4 <_printf_i+0x1f0>
 801844e:	f04f 30ff 	mov.w	r0, #4294967295
 8018452:	b004      	add	sp, #16
 8018454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018458:	6823      	ldr	r3, [r4, #0]
 801845a:	f043 0320 	orr.w	r3, r3, #32
 801845e:	6023      	str	r3, [r4, #0]
 8018460:	4832      	ldr	r0, [pc, #200]	@ (801852c <_printf_i+0x238>)
 8018462:	2778      	movs	r7, #120	@ 0x78
 8018464:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018468:	6823      	ldr	r3, [r4, #0]
 801846a:	6831      	ldr	r1, [r6, #0]
 801846c:	061f      	lsls	r7, r3, #24
 801846e:	f851 5b04 	ldr.w	r5, [r1], #4
 8018472:	d402      	bmi.n	801847a <_printf_i+0x186>
 8018474:	065f      	lsls	r7, r3, #25
 8018476:	bf48      	it	mi
 8018478:	b2ad      	uxthmi	r5, r5
 801847a:	6031      	str	r1, [r6, #0]
 801847c:	07d9      	lsls	r1, r3, #31
 801847e:	bf44      	itt	mi
 8018480:	f043 0320 	orrmi.w	r3, r3, #32
 8018484:	6023      	strmi	r3, [r4, #0]
 8018486:	b11d      	cbz	r5, 8018490 <_printf_i+0x19c>
 8018488:	2310      	movs	r3, #16
 801848a:	e7ad      	b.n	80183e8 <_printf_i+0xf4>
 801848c:	4826      	ldr	r0, [pc, #152]	@ (8018528 <_printf_i+0x234>)
 801848e:	e7e9      	b.n	8018464 <_printf_i+0x170>
 8018490:	6823      	ldr	r3, [r4, #0]
 8018492:	f023 0320 	bic.w	r3, r3, #32
 8018496:	6023      	str	r3, [r4, #0]
 8018498:	e7f6      	b.n	8018488 <_printf_i+0x194>
 801849a:	4616      	mov	r6, r2
 801849c:	e7bd      	b.n	801841a <_printf_i+0x126>
 801849e:	6833      	ldr	r3, [r6, #0]
 80184a0:	6825      	ldr	r5, [r4, #0]
 80184a2:	6961      	ldr	r1, [r4, #20]
 80184a4:	1d18      	adds	r0, r3, #4
 80184a6:	6030      	str	r0, [r6, #0]
 80184a8:	062e      	lsls	r6, r5, #24
 80184aa:	681b      	ldr	r3, [r3, #0]
 80184ac:	d501      	bpl.n	80184b2 <_printf_i+0x1be>
 80184ae:	6019      	str	r1, [r3, #0]
 80184b0:	e002      	b.n	80184b8 <_printf_i+0x1c4>
 80184b2:	0668      	lsls	r0, r5, #25
 80184b4:	d5fb      	bpl.n	80184ae <_printf_i+0x1ba>
 80184b6:	8019      	strh	r1, [r3, #0]
 80184b8:	2300      	movs	r3, #0
 80184ba:	6123      	str	r3, [r4, #16]
 80184bc:	4616      	mov	r6, r2
 80184be:	e7bc      	b.n	801843a <_printf_i+0x146>
 80184c0:	6833      	ldr	r3, [r6, #0]
 80184c2:	1d1a      	adds	r2, r3, #4
 80184c4:	6032      	str	r2, [r6, #0]
 80184c6:	681e      	ldr	r6, [r3, #0]
 80184c8:	6862      	ldr	r2, [r4, #4]
 80184ca:	2100      	movs	r1, #0
 80184cc:	4630      	mov	r0, r6
 80184ce:	f7e7 fea7 	bl	8000220 <memchr>
 80184d2:	b108      	cbz	r0, 80184d8 <_printf_i+0x1e4>
 80184d4:	1b80      	subs	r0, r0, r6
 80184d6:	6060      	str	r0, [r4, #4]
 80184d8:	6863      	ldr	r3, [r4, #4]
 80184da:	6123      	str	r3, [r4, #16]
 80184dc:	2300      	movs	r3, #0
 80184de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80184e2:	e7aa      	b.n	801843a <_printf_i+0x146>
 80184e4:	6923      	ldr	r3, [r4, #16]
 80184e6:	4632      	mov	r2, r6
 80184e8:	4649      	mov	r1, r9
 80184ea:	4640      	mov	r0, r8
 80184ec:	47d0      	blx	sl
 80184ee:	3001      	adds	r0, #1
 80184f0:	d0ad      	beq.n	801844e <_printf_i+0x15a>
 80184f2:	6823      	ldr	r3, [r4, #0]
 80184f4:	079b      	lsls	r3, r3, #30
 80184f6:	d413      	bmi.n	8018520 <_printf_i+0x22c>
 80184f8:	68e0      	ldr	r0, [r4, #12]
 80184fa:	9b03      	ldr	r3, [sp, #12]
 80184fc:	4298      	cmp	r0, r3
 80184fe:	bfb8      	it	lt
 8018500:	4618      	movlt	r0, r3
 8018502:	e7a6      	b.n	8018452 <_printf_i+0x15e>
 8018504:	2301      	movs	r3, #1
 8018506:	4632      	mov	r2, r6
 8018508:	4649      	mov	r1, r9
 801850a:	4640      	mov	r0, r8
 801850c:	47d0      	blx	sl
 801850e:	3001      	adds	r0, #1
 8018510:	d09d      	beq.n	801844e <_printf_i+0x15a>
 8018512:	3501      	adds	r5, #1
 8018514:	68e3      	ldr	r3, [r4, #12]
 8018516:	9903      	ldr	r1, [sp, #12]
 8018518:	1a5b      	subs	r3, r3, r1
 801851a:	42ab      	cmp	r3, r5
 801851c:	dcf2      	bgt.n	8018504 <_printf_i+0x210>
 801851e:	e7eb      	b.n	80184f8 <_printf_i+0x204>
 8018520:	2500      	movs	r5, #0
 8018522:	f104 0619 	add.w	r6, r4, #25
 8018526:	e7f5      	b.n	8018514 <_printf_i+0x220>
 8018528:	0801cd72 	.word	0x0801cd72
 801852c:	0801cd83 	.word	0x0801cd83

08018530 <std>:
 8018530:	2300      	movs	r3, #0
 8018532:	b510      	push	{r4, lr}
 8018534:	4604      	mov	r4, r0
 8018536:	e9c0 3300 	strd	r3, r3, [r0]
 801853a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801853e:	6083      	str	r3, [r0, #8]
 8018540:	8181      	strh	r1, [r0, #12]
 8018542:	6643      	str	r3, [r0, #100]	@ 0x64
 8018544:	81c2      	strh	r2, [r0, #14]
 8018546:	6183      	str	r3, [r0, #24]
 8018548:	4619      	mov	r1, r3
 801854a:	2208      	movs	r2, #8
 801854c:	305c      	adds	r0, #92	@ 0x5c
 801854e:	f000 f966 	bl	801881e <memset>
 8018552:	4b0d      	ldr	r3, [pc, #52]	@ (8018588 <std+0x58>)
 8018554:	6263      	str	r3, [r4, #36]	@ 0x24
 8018556:	4b0d      	ldr	r3, [pc, #52]	@ (801858c <std+0x5c>)
 8018558:	62a3      	str	r3, [r4, #40]	@ 0x28
 801855a:	4b0d      	ldr	r3, [pc, #52]	@ (8018590 <std+0x60>)
 801855c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801855e:	4b0d      	ldr	r3, [pc, #52]	@ (8018594 <std+0x64>)
 8018560:	6323      	str	r3, [r4, #48]	@ 0x30
 8018562:	4b0d      	ldr	r3, [pc, #52]	@ (8018598 <std+0x68>)
 8018564:	6224      	str	r4, [r4, #32]
 8018566:	429c      	cmp	r4, r3
 8018568:	d006      	beq.n	8018578 <std+0x48>
 801856a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801856e:	4294      	cmp	r4, r2
 8018570:	d002      	beq.n	8018578 <std+0x48>
 8018572:	33d0      	adds	r3, #208	@ 0xd0
 8018574:	429c      	cmp	r4, r3
 8018576:	d105      	bne.n	8018584 <std+0x54>
 8018578:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801857c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018580:	f000 b9ca 	b.w	8018918 <__retarget_lock_init_recursive>
 8018584:	bd10      	pop	{r4, pc}
 8018586:	bf00      	nop
 8018588:	08018765 	.word	0x08018765
 801858c:	08018787 	.word	0x08018787
 8018590:	080187bf 	.word	0x080187bf
 8018594:	080187e3 	.word	0x080187e3
 8018598:	20003d94 	.word	0x20003d94

0801859c <stdio_exit_handler>:
 801859c:	4a02      	ldr	r2, [pc, #8]	@ (80185a8 <stdio_exit_handler+0xc>)
 801859e:	4903      	ldr	r1, [pc, #12]	@ (80185ac <stdio_exit_handler+0x10>)
 80185a0:	4803      	ldr	r0, [pc, #12]	@ (80185b0 <stdio_exit_handler+0x14>)
 80185a2:	f000 b869 	b.w	8018678 <_fwalk_sglue>
 80185a6:	bf00      	nop
 80185a8:	200001a0 	.word	0x200001a0
 80185ac:	0801a29d 	.word	0x0801a29d
 80185b0:	200001b0 	.word	0x200001b0

080185b4 <cleanup_stdio>:
 80185b4:	6841      	ldr	r1, [r0, #4]
 80185b6:	4b0c      	ldr	r3, [pc, #48]	@ (80185e8 <cleanup_stdio+0x34>)
 80185b8:	4299      	cmp	r1, r3
 80185ba:	b510      	push	{r4, lr}
 80185bc:	4604      	mov	r4, r0
 80185be:	d001      	beq.n	80185c4 <cleanup_stdio+0x10>
 80185c0:	f001 fe6c 	bl	801a29c <_fflush_r>
 80185c4:	68a1      	ldr	r1, [r4, #8]
 80185c6:	4b09      	ldr	r3, [pc, #36]	@ (80185ec <cleanup_stdio+0x38>)
 80185c8:	4299      	cmp	r1, r3
 80185ca:	d002      	beq.n	80185d2 <cleanup_stdio+0x1e>
 80185cc:	4620      	mov	r0, r4
 80185ce:	f001 fe65 	bl	801a29c <_fflush_r>
 80185d2:	68e1      	ldr	r1, [r4, #12]
 80185d4:	4b06      	ldr	r3, [pc, #24]	@ (80185f0 <cleanup_stdio+0x3c>)
 80185d6:	4299      	cmp	r1, r3
 80185d8:	d004      	beq.n	80185e4 <cleanup_stdio+0x30>
 80185da:	4620      	mov	r0, r4
 80185dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80185e0:	f001 be5c 	b.w	801a29c <_fflush_r>
 80185e4:	bd10      	pop	{r4, pc}
 80185e6:	bf00      	nop
 80185e8:	20003d94 	.word	0x20003d94
 80185ec:	20003dfc 	.word	0x20003dfc
 80185f0:	20003e64 	.word	0x20003e64

080185f4 <global_stdio_init.part.0>:
 80185f4:	b510      	push	{r4, lr}
 80185f6:	4b0b      	ldr	r3, [pc, #44]	@ (8018624 <global_stdio_init.part.0+0x30>)
 80185f8:	4c0b      	ldr	r4, [pc, #44]	@ (8018628 <global_stdio_init.part.0+0x34>)
 80185fa:	4a0c      	ldr	r2, [pc, #48]	@ (801862c <global_stdio_init.part.0+0x38>)
 80185fc:	601a      	str	r2, [r3, #0]
 80185fe:	4620      	mov	r0, r4
 8018600:	2200      	movs	r2, #0
 8018602:	2104      	movs	r1, #4
 8018604:	f7ff ff94 	bl	8018530 <std>
 8018608:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801860c:	2201      	movs	r2, #1
 801860e:	2109      	movs	r1, #9
 8018610:	f7ff ff8e 	bl	8018530 <std>
 8018614:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018618:	2202      	movs	r2, #2
 801861a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801861e:	2112      	movs	r1, #18
 8018620:	f7ff bf86 	b.w	8018530 <std>
 8018624:	20003ecc 	.word	0x20003ecc
 8018628:	20003d94 	.word	0x20003d94
 801862c:	0801859d 	.word	0x0801859d

08018630 <__sfp_lock_acquire>:
 8018630:	4801      	ldr	r0, [pc, #4]	@ (8018638 <__sfp_lock_acquire+0x8>)
 8018632:	f000 b972 	b.w	801891a <__retarget_lock_acquire_recursive>
 8018636:	bf00      	nop
 8018638:	20003ed5 	.word	0x20003ed5

0801863c <__sfp_lock_release>:
 801863c:	4801      	ldr	r0, [pc, #4]	@ (8018644 <__sfp_lock_release+0x8>)
 801863e:	f000 b96d 	b.w	801891c <__retarget_lock_release_recursive>
 8018642:	bf00      	nop
 8018644:	20003ed5 	.word	0x20003ed5

08018648 <__sinit>:
 8018648:	b510      	push	{r4, lr}
 801864a:	4604      	mov	r4, r0
 801864c:	f7ff fff0 	bl	8018630 <__sfp_lock_acquire>
 8018650:	6a23      	ldr	r3, [r4, #32]
 8018652:	b11b      	cbz	r3, 801865c <__sinit+0x14>
 8018654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018658:	f7ff bff0 	b.w	801863c <__sfp_lock_release>
 801865c:	4b04      	ldr	r3, [pc, #16]	@ (8018670 <__sinit+0x28>)
 801865e:	6223      	str	r3, [r4, #32]
 8018660:	4b04      	ldr	r3, [pc, #16]	@ (8018674 <__sinit+0x2c>)
 8018662:	681b      	ldr	r3, [r3, #0]
 8018664:	2b00      	cmp	r3, #0
 8018666:	d1f5      	bne.n	8018654 <__sinit+0xc>
 8018668:	f7ff ffc4 	bl	80185f4 <global_stdio_init.part.0>
 801866c:	e7f2      	b.n	8018654 <__sinit+0xc>
 801866e:	bf00      	nop
 8018670:	080185b5 	.word	0x080185b5
 8018674:	20003ecc 	.word	0x20003ecc

08018678 <_fwalk_sglue>:
 8018678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801867c:	4607      	mov	r7, r0
 801867e:	4688      	mov	r8, r1
 8018680:	4614      	mov	r4, r2
 8018682:	2600      	movs	r6, #0
 8018684:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018688:	f1b9 0901 	subs.w	r9, r9, #1
 801868c:	d505      	bpl.n	801869a <_fwalk_sglue+0x22>
 801868e:	6824      	ldr	r4, [r4, #0]
 8018690:	2c00      	cmp	r4, #0
 8018692:	d1f7      	bne.n	8018684 <_fwalk_sglue+0xc>
 8018694:	4630      	mov	r0, r6
 8018696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801869a:	89ab      	ldrh	r3, [r5, #12]
 801869c:	2b01      	cmp	r3, #1
 801869e:	d907      	bls.n	80186b0 <_fwalk_sglue+0x38>
 80186a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80186a4:	3301      	adds	r3, #1
 80186a6:	d003      	beq.n	80186b0 <_fwalk_sglue+0x38>
 80186a8:	4629      	mov	r1, r5
 80186aa:	4638      	mov	r0, r7
 80186ac:	47c0      	blx	r8
 80186ae:	4306      	orrs	r6, r0
 80186b0:	3568      	adds	r5, #104	@ 0x68
 80186b2:	e7e9      	b.n	8018688 <_fwalk_sglue+0x10>

080186b4 <sniprintf>:
 80186b4:	b40c      	push	{r2, r3}
 80186b6:	b530      	push	{r4, r5, lr}
 80186b8:	4b18      	ldr	r3, [pc, #96]	@ (801871c <sniprintf+0x68>)
 80186ba:	1e0c      	subs	r4, r1, #0
 80186bc:	681d      	ldr	r5, [r3, #0]
 80186be:	b09d      	sub	sp, #116	@ 0x74
 80186c0:	da08      	bge.n	80186d4 <sniprintf+0x20>
 80186c2:	238b      	movs	r3, #139	@ 0x8b
 80186c4:	602b      	str	r3, [r5, #0]
 80186c6:	f04f 30ff 	mov.w	r0, #4294967295
 80186ca:	b01d      	add	sp, #116	@ 0x74
 80186cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80186d0:	b002      	add	sp, #8
 80186d2:	4770      	bx	lr
 80186d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80186d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80186dc:	f04f 0300 	mov.w	r3, #0
 80186e0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80186e2:	bf14      	ite	ne
 80186e4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80186e8:	4623      	moveq	r3, r4
 80186ea:	9304      	str	r3, [sp, #16]
 80186ec:	9307      	str	r3, [sp, #28]
 80186ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80186f2:	9002      	str	r0, [sp, #8]
 80186f4:	9006      	str	r0, [sp, #24]
 80186f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80186fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80186fc:	ab21      	add	r3, sp, #132	@ 0x84
 80186fe:	a902      	add	r1, sp, #8
 8018700:	4628      	mov	r0, r5
 8018702:	9301      	str	r3, [sp, #4]
 8018704:	f001 fc4a 	bl	8019f9c <_svfiprintf_r>
 8018708:	1c43      	adds	r3, r0, #1
 801870a:	bfbc      	itt	lt
 801870c:	238b      	movlt	r3, #139	@ 0x8b
 801870e:	602b      	strlt	r3, [r5, #0]
 8018710:	2c00      	cmp	r4, #0
 8018712:	d0da      	beq.n	80186ca <sniprintf+0x16>
 8018714:	9b02      	ldr	r3, [sp, #8]
 8018716:	2200      	movs	r2, #0
 8018718:	701a      	strb	r2, [r3, #0]
 801871a:	e7d6      	b.n	80186ca <sniprintf+0x16>
 801871c:	200001ac 	.word	0x200001ac

08018720 <siprintf>:
 8018720:	b40e      	push	{r1, r2, r3}
 8018722:	b510      	push	{r4, lr}
 8018724:	b09d      	sub	sp, #116	@ 0x74
 8018726:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018728:	9002      	str	r0, [sp, #8]
 801872a:	9006      	str	r0, [sp, #24]
 801872c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018730:	480a      	ldr	r0, [pc, #40]	@ (801875c <siprintf+0x3c>)
 8018732:	9107      	str	r1, [sp, #28]
 8018734:	9104      	str	r1, [sp, #16]
 8018736:	490a      	ldr	r1, [pc, #40]	@ (8018760 <siprintf+0x40>)
 8018738:	f853 2b04 	ldr.w	r2, [r3], #4
 801873c:	9105      	str	r1, [sp, #20]
 801873e:	2400      	movs	r4, #0
 8018740:	a902      	add	r1, sp, #8
 8018742:	6800      	ldr	r0, [r0, #0]
 8018744:	9301      	str	r3, [sp, #4]
 8018746:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018748:	f001 fc28 	bl	8019f9c <_svfiprintf_r>
 801874c:	9b02      	ldr	r3, [sp, #8]
 801874e:	701c      	strb	r4, [r3, #0]
 8018750:	b01d      	add	sp, #116	@ 0x74
 8018752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018756:	b003      	add	sp, #12
 8018758:	4770      	bx	lr
 801875a:	bf00      	nop
 801875c:	200001ac 	.word	0x200001ac
 8018760:	ffff0208 	.word	0xffff0208

08018764 <__sread>:
 8018764:	b510      	push	{r4, lr}
 8018766:	460c      	mov	r4, r1
 8018768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801876c:	f000 f886 	bl	801887c <_read_r>
 8018770:	2800      	cmp	r0, #0
 8018772:	bfab      	itete	ge
 8018774:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018776:	89a3      	ldrhlt	r3, [r4, #12]
 8018778:	181b      	addge	r3, r3, r0
 801877a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801877e:	bfac      	ite	ge
 8018780:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018782:	81a3      	strhlt	r3, [r4, #12]
 8018784:	bd10      	pop	{r4, pc}

08018786 <__swrite>:
 8018786:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801878a:	461f      	mov	r7, r3
 801878c:	898b      	ldrh	r3, [r1, #12]
 801878e:	05db      	lsls	r3, r3, #23
 8018790:	4605      	mov	r5, r0
 8018792:	460c      	mov	r4, r1
 8018794:	4616      	mov	r6, r2
 8018796:	d505      	bpl.n	80187a4 <__swrite+0x1e>
 8018798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801879c:	2302      	movs	r3, #2
 801879e:	2200      	movs	r2, #0
 80187a0:	f000 f85a 	bl	8018858 <_lseek_r>
 80187a4:	89a3      	ldrh	r3, [r4, #12]
 80187a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80187aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80187ae:	81a3      	strh	r3, [r4, #12]
 80187b0:	4632      	mov	r2, r6
 80187b2:	463b      	mov	r3, r7
 80187b4:	4628      	mov	r0, r5
 80187b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80187ba:	f000 b871 	b.w	80188a0 <_write_r>

080187be <__sseek>:
 80187be:	b510      	push	{r4, lr}
 80187c0:	460c      	mov	r4, r1
 80187c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187c6:	f000 f847 	bl	8018858 <_lseek_r>
 80187ca:	1c43      	adds	r3, r0, #1
 80187cc:	89a3      	ldrh	r3, [r4, #12]
 80187ce:	bf15      	itete	ne
 80187d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80187d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80187d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80187da:	81a3      	strheq	r3, [r4, #12]
 80187dc:	bf18      	it	ne
 80187de:	81a3      	strhne	r3, [r4, #12]
 80187e0:	bd10      	pop	{r4, pc}

080187e2 <__sclose>:
 80187e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187e6:	f000 b827 	b.w	8018838 <_close_r>

080187ea <memmove>:
 80187ea:	4288      	cmp	r0, r1
 80187ec:	b510      	push	{r4, lr}
 80187ee:	eb01 0402 	add.w	r4, r1, r2
 80187f2:	d902      	bls.n	80187fa <memmove+0x10>
 80187f4:	4284      	cmp	r4, r0
 80187f6:	4623      	mov	r3, r4
 80187f8:	d807      	bhi.n	801880a <memmove+0x20>
 80187fa:	1e43      	subs	r3, r0, #1
 80187fc:	42a1      	cmp	r1, r4
 80187fe:	d008      	beq.n	8018812 <memmove+0x28>
 8018800:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018804:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018808:	e7f8      	b.n	80187fc <memmove+0x12>
 801880a:	4402      	add	r2, r0
 801880c:	4601      	mov	r1, r0
 801880e:	428a      	cmp	r2, r1
 8018810:	d100      	bne.n	8018814 <memmove+0x2a>
 8018812:	bd10      	pop	{r4, pc}
 8018814:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018818:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801881c:	e7f7      	b.n	801880e <memmove+0x24>

0801881e <memset>:
 801881e:	4402      	add	r2, r0
 8018820:	4603      	mov	r3, r0
 8018822:	4293      	cmp	r3, r2
 8018824:	d100      	bne.n	8018828 <memset+0xa>
 8018826:	4770      	bx	lr
 8018828:	f803 1b01 	strb.w	r1, [r3], #1
 801882c:	e7f9      	b.n	8018822 <memset+0x4>
	...

08018830 <_localeconv_r>:
 8018830:	4800      	ldr	r0, [pc, #0]	@ (8018834 <_localeconv_r+0x4>)
 8018832:	4770      	bx	lr
 8018834:	200002ec 	.word	0x200002ec

08018838 <_close_r>:
 8018838:	b538      	push	{r3, r4, r5, lr}
 801883a:	4d06      	ldr	r5, [pc, #24]	@ (8018854 <_close_r+0x1c>)
 801883c:	2300      	movs	r3, #0
 801883e:	4604      	mov	r4, r0
 8018840:	4608      	mov	r0, r1
 8018842:	602b      	str	r3, [r5, #0]
 8018844:	f7ec fba0 	bl	8004f88 <_close>
 8018848:	1c43      	adds	r3, r0, #1
 801884a:	d102      	bne.n	8018852 <_close_r+0x1a>
 801884c:	682b      	ldr	r3, [r5, #0]
 801884e:	b103      	cbz	r3, 8018852 <_close_r+0x1a>
 8018850:	6023      	str	r3, [r4, #0]
 8018852:	bd38      	pop	{r3, r4, r5, pc}
 8018854:	20003ed0 	.word	0x20003ed0

08018858 <_lseek_r>:
 8018858:	b538      	push	{r3, r4, r5, lr}
 801885a:	4d07      	ldr	r5, [pc, #28]	@ (8018878 <_lseek_r+0x20>)
 801885c:	4604      	mov	r4, r0
 801885e:	4608      	mov	r0, r1
 8018860:	4611      	mov	r1, r2
 8018862:	2200      	movs	r2, #0
 8018864:	602a      	str	r2, [r5, #0]
 8018866:	461a      	mov	r2, r3
 8018868:	f7ec fbb5 	bl	8004fd6 <_lseek>
 801886c:	1c43      	adds	r3, r0, #1
 801886e:	d102      	bne.n	8018876 <_lseek_r+0x1e>
 8018870:	682b      	ldr	r3, [r5, #0]
 8018872:	b103      	cbz	r3, 8018876 <_lseek_r+0x1e>
 8018874:	6023      	str	r3, [r4, #0]
 8018876:	bd38      	pop	{r3, r4, r5, pc}
 8018878:	20003ed0 	.word	0x20003ed0

0801887c <_read_r>:
 801887c:	b538      	push	{r3, r4, r5, lr}
 801887e:	4d07      	ldr	r5, [pc, #28]	@ (801889c <_read_r+0x20>)
 8018880:	4604      	mov	r4, r0
 8018882:	4608      	mov	r0, r1
 8018884:	4611      	mov	r1, r2
 8018886:	2200      	movs	r2, #0
 8018888:	602a      	str	r2, [r5, #0]
 801888a:	461a      	mov	r2, r3
 801888c:	f7ec fb43 	bl	8004f16 <_read>
 8018890:	1c43      	adds	r3, r0, #1
 8018892:	d102      	bne.n	801889a <_read_r+0x1e>
 8018894:	682b      	ldr	r3, [r5, #0]
 8018896:	b103      	cbz	r3, 801889a <_read_r+0x1e>
 8018898:	6023      	str	r3, [r4, #0]
 801889a:	bd38      	pop	{r3, r4, r5, pc}
 801889c:	20003ed0 	.word	0x20003ed0

080188a0 <_write_r>:
 80188a0:	b538      	push	{r3, r4, r5, lr}
 80188a2:	4d07      	ldr	r5, [pc, #28]	@ (80188c0 <_write_r+0x20>)
 80188a4:	4604      	mov	r4, r0
 80188a6:	4608      	mov	r0, r1
 80188a8:	4611      	mov	r1, r2
 80188aa:	2200      	movs	r2, #0
 80188ac:	602a      	str	r2, [r5, #0]
 80188ae:	461a      	mov	r2, r3
 80188b0:	f7ec fb4e 	bl	8004f50 <_write>
 80188b4:	1c43      	adds	r3, r0, #1
 80188b6:	d102      	bne.n	80188be <_write_r+0x1e>
 80188b8:	682b      	ldr	r3, [r5, #0]
 80188ba:	b103      	cbz	r3, 80188be <_write_r+0x1e>
 80188bc:	6023      	str	r3, [r4, #0]
 80188be:	bd38      	pop	{r3, r4, r5, pc}
 80188c0:	20003ed0 	.word	0x20003ed0

080188c4 <__errno>:
 80188c4:	4b01      	ldr	r3, [pc, #4]	@ (80188cc <__errno+0x8>)
 80188c6:	6818      	ldr	r0, [r3, #0]
 80188c8:	4770      	bx	lr
 80188ca:	bf00      	nop
 80188cc:	200001ac 	.word	0x200001ac

080188d0 <__libc_init_array>:
 80188d0:	b570      	push	{r4, r5, r6, lr}
 80188d2:	4d0d      	ldr	r5, [pc, #52]	@ (8018908 <__libc_init_array+0x38>)
 80188d4:	4c0d      	ldr	r4, [pc, #52]	@ (801890c <__libc_init_array+0x3c>)
 80188d6:	1b64      	subs	r4, r4, r5
 80188d8:	10a4      	asrs	r4, r4, #2
 80188da:	2600      	movs	r6, #0
 80188dc:	42a6      	cmp	r6, r4
 80188de:	d109      	bne.n	80188f4 <__libc_init_array+0x24>
 80188e0:	4d0b      	ldr	r5, [pc, #44]	@ (8018910 <__libc_init_array+0x40>)
 80188e2:	4c0c      	ldr	r4, [pc, #48]	@ (8018914 <__libc_init_array+0x44>)
 80188e4:	f002 f850 	bl	801a988 <_init>
 80188e8:	1b64      	subs	r4, r4, r5
 80188ea:	10a4      	asrs	r4, r4, #2
 80188ec:	2600      	movs	r6, #0
 80188ee:	42a6      	cmp	r6, r4
 80188f0:	d105      	bne.n	80188fe <__libc_init_array+0x2e>
 80188f2:	bd70      	pop	{r4, r5, r6, pc}
 80188f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80188f8:	4798      	blx	r3
 80188fa:	3601      	adds	r6, #1
 80188fc:	e7ee      	b.n	80188dc <__libc_init_array+0xc>
 80188fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8018902:	4798      	blx	r3
 8018904:	3601      	adds	r6, #1
 8018906:	e7f2      	b.n	80188ee <__libc_init_array+0x1e>
 8018908:	0801d0dc 	.word	0x0801d0dc
 801890c:	0801d0dc 	.word	0x0801d0dc
 8018910:	0801d0dc 	.word	0x0801d0dc
 8018914:	0801d0e0 	.word	0x0801d0e0

08018918 <__retarget_lock_init_recursive>:
 8018918:	4770      	bx	lr

0801891a <__retarget_lock_acquire_recursive>:
 801891a:	4770      	bx	lr

0801891c <__retarget_lock_release_recursive>:
 801891c:	4770      	bx	lr

0801891e <memcpy>:
 801891e:	440a      	add	r2, r1
 8018920:	4291      	cmp	r1, r2
 8018922:	f100 33ff 	add.w	r3, r0, #4294967295
 8018926:	d100      	bne.n	801892a <memcpy+0xc>
 8018928:	4770      	bx	lr
 801892a:	b510      	push	{r4, lr}
 801892c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018930:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018934:	4291      	cmp	r1, r2
 8018936:	d1f9      	bne.n	801892c <memcpy+0xe>
 8018938:	bd10      	pop	{r4, pc}

0801893a <quorem>:
 801893a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801893e:	6903      	ldr	r3, [r0, #16]
 8018940:	690c      	ldr	r4, [r1, #16]
 8018942:	42a3      	cmp	r3, r4
 8018944:	4607      	mov	r7, r0
 8018946:	db7e      	blt.n	8018a46 <quorem+0x10c>
 8018948:	3c01      	subs	r4, #1
 801894a:	f101 0814 	add.w	r8, r1, #20
 801894e:	00a3      	lsls	r3, r4, #2
 8018950:	f100 0514 	add.w	r5, r0, #20
 8018954:	9300      	str	r3, [sp, #0]
 8018956:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801895a:	9301      	str	r3, [sp, #4]
 801895c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018960:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018964:	3301      	adds	r3, #1
 8018966:	429a      	cmp	r2, r3
 8018968:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801896c:	fbb2 f6f3 	udiv	r6, r2, r3
 8018970:	d32e      	bcc.n	80189d0 <quorem+0x96>
 8018972:	f04f 0a00 	mov.w	sl, #0
 8018976:	46c4      	mov	ip, r8
 8018978:	46ae      	mov	lr, r5
 801897a:	46d3      	mov	fp, sl
 801897c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8018980:	b298      	uxth	r0, r3
 8018982:	fb06 a000 	mla	r0, r6, r0, sl
 8018986:	0c02      	lsrs	r2, r0, #16
 8018988:	0c1b      	lsrs	r3, r3, #16
 801898a:	fb06 2303 	mla	r3, r6, r3, r2
 801898e:	f8de 2000 	ldr.w	r2, [lr]
 8018992:	b280      	uxth	r0, r0
 8018994:	b292      	uxth	r2, r2
 8018996:	1a12      	subs	r2, r2, r0
 8018998:	445a      	add	r2, fp
 801899a:	f8de 0000 	ldr.w	r0, [lr]
 801899e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80189a2:	b29b      	uxth	r3, r3
 80189a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80189a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80189ac:	b292      	uxth	r2, r2
 80189ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80189b2:	45e1      	cmp	r9, ip
 80189b4:	f84e 2b04 	str.w	r2, [lr], #4
 80189b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80189bc:	d2de      	bcs.n	801897c <quorem+0x42>
 80189be:	9b00      	ldr	r3, [sp, #0]
 80189c0:	58eb      	ldr	r3, [r5, r3]
 80189c2:	b92b      	cbnz	r3, 80189d0 <quorem+0x96>
 80189c4:	9b01      	ldr	r3, [sp, #4]
 80189c6:	3b04      	subs	r3, #4
 80189c8:	429d      	cmp	r5, r3
 80189ca:	461a      	mov	r2, r3
 80189cc:	d32f      	bcc.n	8018a2e <quorem+0xf4>
 80189ce:	613c      	str	r4, [r7, #16]
 80189d0:	4638      	mov	r0, r7
 80189d2:	f001 f97f 	bl	8019cd4 <__mcmp>
 80189d6:	2800      	cmp	r0, #0
 80189d8:	db25      	blt.n	8018a26 <quorem+0xec>
 80189da:	4629      	mov	r1, r5
 80189dc:	2000      	movs	r0, #0
 80189de:	f858 2b04 	ldr.w	r2, [r8], #4
 80189e2:	f8d1 c000 	ldr.w	ip, [r1]
 80189e6:	fa1f fe82 	uxth.w	lr, r2
 80189ea:	fa1f f38c 	uxth.w	r3, ip
 80189ee:	eba3 030e 	sub.w	r3, r3, lr
 80189f2:	4403      	add	r3, r0
 80189f4:	0c12      	lsrs	r2, r2, #16
 80189f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80189fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80189fe:	b29b      	uxth	r3, r3
 8018a00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018a04:	45c1      	cmp	r9, r8
 8018a06:	f841 3b04 	str.w	r3, [r1], #4
 8018a0a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8018a0e:	d2e6      	bcs.n	80189de <quorem+0xa4>
 8018a10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018a14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018a18:	b922      	cbnz	r2, 8018a24 <quorem+0xea>
 8018a1a:	3b04      	subs	r3, #4
 8018a1c:	429d      	cmp	r5, r3
 8018a1e:	461a      	mov	r2, r3
 8018a20:	d30b      	bcc.n	8018a3a <quorem+0x100>
 8018a22:	613c      	str	r4, [r7, #16]
 8018a24:	3601      	adds	r6, #1
 8018a26:	4630      	mov	r0, r6
 8018a28:	b003      	add	sp, #12
 8018a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a2e:	6812      	ldr	r2, [r2, #0]
 8018a30:	3b04      	subs	r3, #4
 8018a32:	2a00      	cmp	r2, #0
 8018a34:	d1cb      	bne.n	80189ce <quorem+0x94>
 8018a36:	3c01      	subs	r4, #1
 8018a38:	e7c6      	b.n	80189c8 <quorem+0x8e>
 8018a3a:	6812      	ldr	r2, [r2, #0]
 8018a3c:	3b04      	subs	r3, #4
 8018a3e:	2a00      	cmp	r2, #0
 8018a40:	d1ef      	bne.n	8018a22 <quorem+0xe8>
 8018a42:	3c01      	subs	r4, #1
 8018a44:	e7ea      	b.n	8018a1c <quorem+0xe2>
 8018a46:	2000      	movs	r0, #0
 8018a48:	e7ee      	b.n	8018a28 <quorem+0xee>
 8018a4a:	0000      	movs	r0, r0
 8018a4c:	0000      	movs	r0, r0
	...

08018a50 <_dtoa_r>:
 8018a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a54:	69c7      	ldr	r7, [r0, #28]
 8018a56:	b097      	sub	sp, #92	@ 0x5c
 8018a58:	ed8d 0b04 	vstr	d0, [sp, #16]
 8018a5c:	ec55 4b10 	vmov	r4, r5, d0
 8018a60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8018a62:	9107      	str	r1, [sp, #28]
 8018a64:	4681      	mov	r9, r0
 8018a66:	920c      	str	r2, [sp, #48]	@ 0x30
 8018a68:	9311      	str	r3, [sp, #68]	@ 0x44
 8018a6a:	b97f      	cbnz	r7, 8018a8c <_dtoa_r+0x3c>
 8018a6c:	2010      	movs	r0, #16
 8018a6e:	f000 fe09 	bl	8019684 <malloc>
 8018a72:	4602      	mov	r2, r0
 8018a74:	f8c9 001c 	str.w	r0, [r9, #28]
 8018a78:	b920      	cbnz	r0, 8018a84 <_dtoa_r+0x34>
 8018a7a:	4ba9      	ldr	r3, [pc, #676]	@ (8018d20 <_dtoa_r+0x2d0>)
 8018a7c:	21ef      	movs	r1, #239	@ 0xef
 8018a7e:	48a9      	ldr	r0, [pc, #676]	@ (8018d24 <_dtoa_r+0x2d4>)
 8018a80:	f001 fc44 	bl	801a30c <__assert_func>
 8018a84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8018a88:	6007      	str	r7, [r0, #0]
 8018a8a:	60c7      	str	r7, [r0, #12]
 8018a8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018a90:	6819      	ldr	r1, [r3, #0]
 8018a92:	b159      	cbz	r1, 8018aac <_dtoa_r+0x5c>
 8018a94:	685a      	ldr	r2, [r3, #4]
 8018a96:	604a      	str	r2, [r1, #4]
 8018a98:	2301      	movs	r3, #1
 8018a9a:	4093      	lsls	r3, r2
 8018a9c:	608b      	str	r3, [r1, #8]
 8018a9e:	4648      	mov	r0, r9
 8018aa0:	f000 fee6 	bl	8019870 <_Bfree>
 8018aa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018aa8:	2200      	movs	r2, #0
 8018aaa:	601a      	str	r2, [r3, #0]
 8018aac:	1e2b      	subs	r3, r5, #0
 8018aae:	bfb9      	ittee	lt
 8018ab0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8018ab4:	9305      	strlt	r3, [sp, #20]
 8018ab6:	2300      	movge	r3, #0
 8018ab8:	6033      	strge	r3, [r6, #0]
 8018aba:	9f05      	ldr	r7, [sp, #20]
 8018abc:	4b9a      	ldr	r3, [pc, #616]	@ (8018d28 <_dtoa_r+0x2d8>)
 8018abe:	bfbc      	itt	lt
 8018ac0:	2201      	movlt	r2, #1
 8018ac2:	6032      	strlt	r2, [r6, #0]
 8018ac4:	43bb      	bics	r3, r7
 8018ac6:	d112      	bne.n	8018aee <_dtoa_r+0x9e>
 8018ac8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018aca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8018ace:	6013      	str	r3, [r2, #0]
 8018ad0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8018ad4:	4323      	orrs	r3, r4
 8018ad6:	f000 855a 	beq.w	801958e <_dtoa_r+0xb3e>
 8018ada:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018adc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8018d3c <_dtoa_r+0x2ec>
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	f000 855c 	beq.w	801959e <_dtoa_r+0xb4e>
 8018ae6:	f10a 0303 	add.w	r3, sl, #3
 8018aea:	f000 bd56 	b.w	801959a <_dtoa_r+0xb4a>
 8018aee:	ed9d 7b04 	vldr	d7, [sp, #16]
 8018af2:	2200      	movs	r2, #0
 8018af4:	ec51 0b17 	vmov	r0, r1, d7
 8018af8:	2300      	movs	r3, #0
 8018afa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8018afe:	f7e8 f80b 	bl	8000b18 <__aeabi_dcmpeq>
 8018b02:	4680      	mov	r8, r0
 8018b04:	b158      	cbz	r0, 8018b1e <_dtoa_r+0xce>
 8018b06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b08:	2301      	movs	r3, #1
 8018b0a:	6013      	str	r3, [r2, #0]
 8018b0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018b0e:	b113      	cbz	r3, 8018b16 <_dtoa_r+0xc6>
 8018b10:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8018b12:	4b86      	ldr	r3, [pc, #536]	@ (8018d2c <_dtoa_r+0x2dc>)
 8018b14:	6013      	str	r3, [r2, #0]
 8018b16:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8018d40 <_dtoa_r+0x2f0>
 8018b1a:	f000 bd40 	b.w	801959e <_dtoa_r+0xb4e>
 8018b1e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8018b22:	aa14      	add	r2, sp, #80	@ 0x50
 8018b24:	a915      	add	r1, sp, #84	@ 0x54
 8018b26:	4648      	mov	r0, r9
 8018b28:	f001 f984 	bl	8019e34 <__d2b>
 8018b2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8018b30:	9002      	str	r0, [sp, #8]
 8018b32:	2e00      	cmp	r6, #0
 8018b34:	d078      	beq.n	8018c28 <_dtoa_r+0x1d8>
 8018b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018b38:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8018b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018b40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018b44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8018b48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8018b4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8018b50:	4619      	mov	r1, r3
 8018b52:	2200      	movs	r2, #0
 8018b54:	4b76      	ldr	r3, [pc, #472]	@ (8018d30 <_dtoa_r+0x2e0>)
 8018b56:	f7e7 fbbf 	bl	80002d8 <__aeabi_dsub>
 8018b5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8018d08 <_dtoa_r+0x2b8>)
 8018b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b60:	f7e7 fd72 	bl	8000648 <__aeabi_dmul>
 8018b64:	a36a      	add	r3, pc, #424	@ (adr r3, 8018d10 <_dtoa_r+0x2c0>)
 8018b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b6a:	f7e7 fbb7 	bl	80002dc <__adddf3>
 8018b6e:	4604      	mov	r4, r0
 8018b70:	4630      	mov	r0, r6
 8018b72:	460d      	mov	r5, r1
 8018b74:	f7e7 fcfe 	bl	8000574 <__aeabi_i2d>
 8018b78:	a367      	add	r3, pc, #412	@ (adr r3, 8018d18 <_dtoa_r+0x2c8>)
 8018b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b7e:	f7e7 fd63 	bl	8000648 <__aeabi_dmul>
 8018b82:	4602      	mov	r2, r0
 8018b84:	460b      	mov	r3, r1
 8018b86:	4620      	mov	r0, r4
 8018b88:	4629      	mov	r1, r5
 8018b8a:	f7e7 fba7 	bl	80002dc <__adddf3>
 8018b8e:	4604      	mov	r4, r0
 8018b90:	460d      	mov	r5, r1
 8018b92:	f7e8 f809 	bl	8000ba8 <__aeabi_d2iz>
 8018b96:	2200      	movs	r2, #0
 8018b98:	4607      	mov	r7, r0
 8018b9a:	2300      	movs	r3, #0
 8018b9c:	4620      	mov	r0, r4
 8018b9e:	4629      	mov	r1, r5
 8018ba0:	f7e7 ffc4 	bl	8000b2c <__aeabi_dcmplt>
 8018ba4:	b140      	cbz	r0, 8018bb8 <_dtoa_r+0x168>
 8018ba6:	4638      	mov	r0, r7
 8018ba8:	f7e7 fce4 	bl	8000574 <__aeabi_i2d>
 8018bac:	4622      	mov	r2, r4
 8018bae:	462b      	mov	r3, r5
 8018bb0:	f7e7 ffb2 	bl	8000b18 <__aeabi_dcmpeq>
 8018bb4:	b900      	cbnz	r0, 8018bb8 <_dtoa_r+0x168>
 8018bb6:	3f01      	subs	r7, #1
 8018bb8:	2f16      	cmp	r7, #22
 8018bba:	d852      	bhi.n	8018c62 <_dtoa_r+0x212>
 8018bbc:	4b5d      	ldr	r3, [pc, #372]	@ (8018d34 <_dtoa_r+0x2e4>)
 8018bbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018bca:	f7e7 ffaf 	bl	8000b2c <__aeabi_dcmplt>
 8018bce:	2800      	cmp	r0, #0
 8018bd0:	d049      	beq.n	8018c66 <_dtoa_r+0x216>
 8018bd2:	3f01      	subs	r7, #1
 8018bd4:	2300      	movs	r3, #0
 8018bd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8018bd8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018bda:	1b9b      	subs	r3, r3, r6
 8018bdc:	1e5a      	subs	r2, r3, #1
 8018bde:	bf45      	ittet	mi
 8018be0:	f1c3 0301 	rsbmi	r3, r3, #1
 8018be4:	9300      	strmi	r3, [sp, #0]
 8018be6:	2300      	movpl	r3, #0
 8018be8:	2300      	movmi	r3, #0
 8018bea:	9206      	str	r2, [sp, #24]
 8018bec:	bf54      	ite	pl
 8018bee:	9300      	strpl	r3, [sp, #0]
 8018bf0:	9306      	strmi	r3, [sp, #24]
 8018bf2:	2f00      	cmp	r7, #0
 8018bf4:	db39      	blt.n	8018c6a <_dtoa_r+0x21a>
 8018bf6:	9b06      	ldr	r3, [sp, #24]
 8018bf8:	970d      	str	r7, [sp, #52]	@ 0x34
 8018bfa:	443b      	add	r3, r7
 8018bfc:	9306      	str	r3, [sp, #24]
 8018bfe:	2300      	movs	r3, #0
 8018c00:	9308      	str	r3, [sp, #32]
 8018c02:	9b07      	ldr	r3, [sp, #28]
 8018c04:	2b09      	cmp	r3, #9
 8018c06:	d863      	bhi.n	8018cd0 <_dtoa_r+0x280>
 8018c08:	2b05      	cmp	r3, #5
 8018c0a:	bfc4      	itt	gt
 8018c0c:	3b04      	subgt	r3, #4
 8018c0e:	9307      	strgt	r3, [sp, #28]
 8018c10:	9b07      	ldr	r3, [sp, #28]
 8018c12:	f1a3 0302 	sub.w	r3, r3, #2
 8018c16:	bfcc      	ite	gt
 8018c18:	2400      	movgt	r4, #0
 8018c1a:	2401      	movle	r4, #1
 8018c1c:	2b03      	cmp	r3, #3
 8018c1e:	d863      	bhi.n	8018ce8 <_dtoa_r+0x298>
 8018c20:	e8df f003 	tbb	[pc, r3]
 8018c24:	2b375452 	.word	0x2b375452
 8018c28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8018c2c:	441e      	add	r6, r3
 8018c2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8018c32:	2b20      	cmp	r3, #32
 8018c34:	bfc1      	itttt	gt
 8018c36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8018c3a:	409f      	lslgt	r7, r3
 8018c3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8018c40:	fa24 f303 	lsrgt.w	r3, r4, r3
 8018c44:	bfd6      	itet	le
 8018c46:	f1c3 0320 	rsble	r3, r3, #32
 8018c4a:	ea47 0003 	orrgt.w	r0, r7, r3
 8018c4e:	fa04 f003 	lslle.w	r0, r4, r3
 8018c52:	f7e7 fc7f 	bl	8000554 <__aeabi_ui2d>
 8018c56:	2201      	movs	r2, #1
 8018c58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8018c5c:	3e01      	subs	r6, #1
 8018c5e:	9212      	str	r2, [sp, #72]	@ 0x48
 8018c60:	e776      	b.n	8018b50 <_dtoa_r+0x100>
 8018c62:	2301      	movs	r3, #1
 8018c64:	e7b7      	b.n	8018bd6 <_dtoa_r+0x186>
 8018c66:	9010      	str	r0, [sp, #64]	@ 0x40
 8018c68:	e7b6      	b.n	8018bd8 <_dtoa_r+0x188>
 8018c6a:	9b00      	ldr	r3, [sp, #0]
 8018c6c:	1bdb      	subs	r3, r3, r7
 8018c6e:	9300      	str	r3, [sp, #0]
 8018c70:	427b      	negs	r3, r7
 8018c72:	9308      	str	r3, [sp, #32]
 8018c74:	2300      	movs	r3, #0
 8018c76:	930d      	str	r3, [sp, #52]	@ 0x34
 8018c78:	e7c3      	b.n	8018c02 <_dtoa_r+0x1b2>
 8018c7a:	2301      	movs	r3, #1
 8018c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018c80:	eb07 0b03 	add.w	fp, r7, r3
 8018c84:	f10b 0301 	add.w	r3, fp, #1
 8018c88:	2b01      	cmp	r3, #1
 8018c8a:	9303      	str	r3, [sp, #12]
 8018c8c:	bfb8      	it	lt
 8018c8e:	2301      	movlt	r3, #1
 8018c90:	e006      	b.n	8018ca0 <_dtoa_r+0x250>
 8018c92:	2301      	movs	r3, #1
 8018c94:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018c98:	2b00      	cmp	r3, #0
 8018c9a:	dd28      	ble.n	8018cee <_dtoa_r+0x29e>
 8018c9c:	469b      	mov	fp, r3
 8018c9e:	9303      	str	r3, [sp, #12]
 8018ca0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8018ca4:	2100      	movs	r1, #0
 8018ca6:	2204      	movs	r2, #4
 8018ca8:	f102 0514 	add.w	r5, r2, #20
 8018cac:	429d      	cmp	r5, r3
 8018cae:	d926      	bls.n	8018cfe <_dtoa_r+0x2ae>
 8018cb0:	6041      	str	r1, [r0, #4]
 8018cb2:	4648      	mov	r0, r9
 8018cb4:	f000 fd9c 	bl	80197f0 <_Balloc>
 8018cb8:	4682      	mov	sl, r0
 8018cba:	2800      	cmp	r0, #0
 8018cbc:	d142      	bne.n	8018d44 <_dtoa_r+0x2f4>
 8018cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8018d38 <_dtoa_r+0x2e8>)
 8018cc0:	4602      	mov	r2, r0
 8018cc2:	f240 11af 	movw	r1, #431	@ 0x1af
 8018cc6:	e6da      	b.n	8018a7e <_dtoa_r+0x2e>
 8018cc8:	2300      	movs	r3, #0
 8018cca:	e7e3      	b.n	8018c94 <_dtoa_r+0x244>
 8018ccc:	2300      	movs	r3, #0
 8018cce:	e7d5      	b.n	8018c7c <_dtoa_r+0x22c>
 8018cd0:	2401      	movs	r4, #1
 8018cd2:	2300      	movs	r3, #0
 8018cd4:	9307      	str	r3, [sp, #28]
 8018cd6:	9409      	str	r4, [sp, #36]	@ 0x24
 8018cd8:	f04f 3bff 	mov.w	fp, #4294967295
 8018cdc:	2200      	movs	r2, #0
 8018cde:	f8cd b00c 	str.w	fp, [sp, #12]
 8018ce2:	2312      	movs	r3, #18
 8018ce4:	920c      	str	r2, [sp, #48]	@ 0x30
 8018ce6:	e7db      	b.n	8018ca0 <_dtoa_r+0x250>
 8018ce8:	2301      	movs	r3, #1
 8018cea:	9309      	str	r3, [sp, #36]	@ 0x24
 8018cec:	e7f4      	b.n	8018cd8 <_dtoa_r+0x288>
 8018cee:	f04f 0b01 	mov.w	fp, #1
 8018cf2:	f8cd b00c 	str.w	fp, [sp, #12]
 8018cf6:	465b      	mov	r3, fp
 8018cf8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8018cfc:	e7d0      	b.n	8018ca0 <_dtoa_r+0x250>
 8018cfe:	3101      	adds	r1, #1
 8018d00:	0052      	lsls	r2, r2, #1
 8018d02:	e7d1      	b.n	8018ca8 <_dtoa_r+0x258>
 8018d04:	f3af 8000 	nop.w
 8018d08:	636f4361 	.word	0x636f4361
 8018d0c:	3fd287a7 	.word	0x3fd287a7
 8018d10:	8b60c8b3 	.word	0x8b60c8b3
 8018d14:	3fc68a28 	.word	0x3fc68a28
 8018d18:	509f79fb 	.word	0x509f79fb
 8018d1c:	3fd34413 	.word	0x3fd34413
 8018d20:	0801cda1 	.word	0x0801cda1
 8018d24:	0801cdb8 	.word	0x0801cdb8
 8018d28:	7ff00000 	.word	0x7ff00000
 8018d2c:	0801cd71 	.word	0x0801cd71
 8018d30:	3ff80000 	.word	0x3ff80000
 8018d34:	0801cf08 	.word	0x0801cf08
 8018d38:	0801ce10 	.word	0x0801ce10
 8018d3c:	0801cd9d 	.word	0x0801cd9d
 8018d40:	0801cd70 	.word	0x0801cd70
 8018d44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018d48:	6018      	str	r0, [r3, #0]
 8018d4a:	9b03      	ldr	r3, [sp, #12]
 8018d4c:	2b0e      	cmp	r3, #14
 8018d4e:	f200 80a1 	bhi.w	8018e94 <_dtoa_r+0x444>
 8018d52:	2c00      	cmp	r4, #0
 8018d54:	f000 809e 	beq.w	8018e94 <_dtoa_r+0x444>
 8018d58:	2f00      	cmp	r7, #0
 8018d5a:	dd33      	ble.n	8018dc4 <_dtoa_r+0x374>
 8018d5c:	4b9c      	ldr	r3, [pc, #624]	@ (8018fd0 <_dtoa_r+0x580>)
 8018d5e:	f007 020f 	and.w	r2, r7, #15
 8018d62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018d66:	ed93 7b00 	vldr	d7, [r3]
 8018d6a:	05f8      	lsls	r0, r7, #23
 8018d6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8018d70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8018d74:	d516      	bpl.n	8018da4 <_dtoa_r+0x354>
 8018d76:	4b97      	ldr	r3, [pc, #604]	@ (8018fd4 <_dtoa_r+0x584>)
 8018d78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018d7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018d80:	f7e7 fd8c 	bl	800089c <__aeabi_ddiv>
 8018d84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018d88:	f004 040f 	and.w	r4, r4, #15
 8018d8c:	2603      	movs	r6, #3
 8018d8e:	4d91      	ldr	r5, [pc, #580]	@ (8018fd4 <_dtoa_r+0x584>)
 8018d90:	b954      	cbnz	r4, 8018da8 <_dtoa_r+0x358>
 8018d92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018d96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d9a:	f7e7 fd7f 	bl	800089c <__aeabi_ddiv>
 8018d9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018da2:	e028      	b.n	8018df6 <_dtoa_r+0x3a6>
 8018da4:	2602      	movs	r6, #2
 8018da6:	e7f2      	b.n	8018d8e <_dtoa_r+0x33e>
 8018da8:	07e1      	lsls	r1, r4, #31
 8018daa:	d508      	bpl.n	8018dbe <_dtoa_r+0x36e>
 8018dac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018db0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018db4:	f7e7 fc48 	bl	8000648 <__aeabi_dmul>
 8018db8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018dbc:	3601      	adds	r6, #1
 8018dbe:	1064      	asrs	r4, r4, #1
 8018dc0:	3508      	adds	r5, #8
 8018dc2:	e7e5      	b.n	8018d90 <_dtoa_r+0x340>
 8018dc4:	f000 80af 	beq.w	8018f26 <_dtoa_r+0x4d6>
 8018dc8:	427c      	negs	r4, r7
 8018dca:	4b81      	ldr	r3, [pc, #516]	@ (8018fd0 <_dtoa_r+0x580>)
 8018dcc:	4d81      	ldr	r5, [pc, #516]	@ (8018fd4 <_dtoa_r+0x584>)
 8018dce:	f004 020f 	and.w	r2, r4, #15
 8018dd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018dda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018dde:	f7e7 fc33 	bl	8000648 <__aeabi_dmul>
 8018de2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018de6:	1124      	asrs	r4, r4, #4
 8018de8:	2300      	movs	r3, #0
 8018dea:	2602      	movs	r6, #2
 8018dec:	2c00      	cmp	r4, #0
 8018dee:	f040 808f 	bne.w	8018f10 <_dtoa_r+0x4c0>
 8018df2:	2b00      	cmp	r3, #0
 8018df4:	d1d3      	bne.n	8018d9e <_dtoa_r+0x34e>
 8018df6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018df8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018dfc:	2b00      	cmp	r3, #0
 8018dfe:	f000 8094 	beq.w	8018f2a <_dtoa_r+0x4da>
 8018e02:	4b75      	ldr	r3, [pc, #468]	@ (8018fd8 <_dtoa_r+0x588>)
 8018e04:	2200      	movs	r2, #0
 8018e06:	4620      	mov	r0, r4
 8018e08:	4629      	mov	r1, r5
 8018e0a:	f7e7 fe8f 	bl	8000b2c <__aeabi_dcmplt>
 8018e0e:	2800      	cmp	r0, #0
 8018e10:	f000 808b 	beq.w	8018f2a <_dtoa_r+0x4da>
 8018e14:	9b03      	ldr	r3, [sp, #12]
 8018e16:	2b00      	cmp	r3, #0
 8018e18:	f000 8087 	beq.w	8018f2a <_dtoa_r+0x4da>
 8018e1c:	f1bb 0f00 	cmp.w	fp, #0
 8018e20:	dd34      	ble.n	8018e8c <_dtoa_r+0x43c>
 8018e22:	4620      	mov	r0, r4
 8018e24:	4b6d      	ldr	r3, [pc, #436]	@ (8018fdc <_dtoa_r+0x58c>)
 8018e26:	2200      	movs	r2, #0
 8018e28:	4629      	mov	r1, r5
 8018e2a:	f7e7 fc0d 	bl	8000648 <__aeabi_dmul>
 8018e2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018e32:	f107 38ff 	add.w	r8, r7, #4294967295
 8018e36:	3601      	adds	r6, #1
 8018e38:	465c      	mov	r4, fp
 8018e3a:	4630      	mov	r0, r6
 8018e3c:	f7e7 fb9a 	bl	8000574 <__aeabi_i2d>
 8018e40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018e44:	f7e7 fc00 	bl	8000648 <__aeabi_dmul>
 8018e48:	4b65      	ldr	r3, [pc, #404]	@ (8018fe0 <_dtoa_r+0x590>)
 8018e4a:	2200      	movs	r2, #0
 8018e4c:	f7e7 fa46 	bl	80002dc <__adddf3>
 8018e50:	4605      	mov	r5, r0
 8018e52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8018e56:	2c00      	cmp	r4, #0
 8018e58:	d16a      	bne.n	8018f30 <_dtoa_r+0x4e0>
 8018e5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018e5e:	4b61      	ldr	r3, [pc, #388]	@ (8018fe4 <_dtoa_r+0x594>)
 8018e60:	2200      	movs	r2, #0
 8018e62:	f7e7 fa39 	bl	80002d8 <__aeabi_dsub>
 8018e66:	4602      	mov	r2, r0
 8018e68:	460b      	mov	r3, r1
 8018e6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018e6e:	462a      	mov	r2, r5
 8018e70:	4633      	mov	r3, r6
 8018e72:	f7e7 fe79 	bl	8000b68 <__aeabi_dcmpgt>
 8018e76:	2800      	cmp	r0, #0
 8018e78:	f040 8298 	bne.w	80193ac <_dtoa_r+0x95c>
 8018e7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018e80:	462a      	mov	r2, r5
 8018e82:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8018e86:	f7e7 fe51 	bl	8000b2c <__aeabi_dcmplt>
 8018e8a:	bb38      	cbnz	r0, 8018edc <_dtoa_r+0x48c>
 8018e8c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8018e90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8018e94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	f2c0 8157 	blt.w	801914a <_dtoa_r+0x6fa>
 8018e9c:	2f0e      	cmp	r7, #14
 8018e9e:	f300 8154 	bgt.w	801914a <_dtoa_r+0x6fa>
 8018ea2:	4b4b      	ldr	r3, [pc, #300]	@ (8018fd0 <_dtoa_r+0x580>)
 8018ea4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018ea8:	ed93 7b00 	vldr	d7, [r3]
 8018eac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	ed8d 7b00 	vstr	d7, [sp]
 8018eb4:	f280 80e5 	bge.w	8019082 <_dtoa_r+0x632>
 8018eb8:	9b03      	ldr	r3, [sp, #12]
 8018eba:	2b00      	cmp	r3, #0
 8018ebc:	f300 80e1 	bgt.w	8019082 <_dtoa_r+0x632>
 8018ec0:	d10c      	bne.n	8018edc <_dtoa_r+0x48c>
 8018ec2:	4b48      	ldr	r3, [pc, #288]	@ (8018fe4 <_dtoa_r+0x594>)
 8018ec4:	2200      	movs	r2, #0
 8018ec6:	ec51 0b17 	vmov	r0, r1, d7
 8018eca:	f7e7 fbbd 	bl	8000648 <__aeabi_dmul>
 8018ece:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018ed2:	f7e7 fe3f 	bl	8000b54 <__aeabi_dcmpge>
 8018ed6:	2800      	cmp	r0, #0
 8018ed8:	f000 8266 	beq.w	80193a8 <_dtoa_r+0x958>
 8018edc:	2400      	movs	r4, #0
 8018ede:	4625      	mov	r5, r4
 8018ee0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018ee2:	4656      	mov	r6, sl
 8018ee4:	ea6f 0803 	mvn.w	r8, r3
 8018ee8:	2700      	movs	r7, #0
 8018eea:	4621      	mov	r1, r4
 8018eec:	4648      	mov	r0, r9
 8018eee:	f000 fcbf 	bl	8019870 <_Bfree>
 8018ef2:	2d00      	cmp	r5, #0
 8018ef4:	f000 80bd 	beq.w	8019072 <_dtoa_r+0x622>
 8018ef8:	b12f      	cbz	r7, 8018f06 <_dtoa_r+0x4b6>
 8018efa:	42af      	cmp	r7, r5
 8018efc:	d003      	beq.n	8018f06 <_dtoa_r+0x4b6>
 8018efe:	4639      	mov	r1, r7
 8018f00:	4648      	mov	r0, r9
 8018f02:	f000 fcb5 	bl	8019870 <_Bfree>
 8018f06:	4629      	mov	r1, r5
 8018f08:	4648      	mov	r0, r9
 8018f0a:	f000 fcb1 	bl	8019870 <_Bfree>
 8018f0e:	e0b0      	b.n	8019072 <_dtoa_r+0x622>
 8018f10:	07e2      	lsls	r2, r4, #31
 8018f12:	d505      	bpl.n	8018f20 <_dtoa_r+0x4d0>
 8018f14:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018f18:	f7e7 fb96 	bl	8000648 <__aeabi_dmul>
 8018f1c:	3601      	adds	r6, #1
 8018f1e:	2301      	movs	r3, #1
 8018f20:	1064      	asrs	r4, r4, #1
 8018f22:	3508      	adds	r5, #8
 8018f24:	e762      	b.n	8018dec <_dtoa_r+0x39c>
 8018f26:	2602      	movs	r6, #2
 8018f28:	e765      	b.n	8018df6 <_dtoa_r+0x3a6>
 8018f2a:	9c03      	ldr	r4, [sp, #12]
 8018f2c:	46b8      	mov	r8, r7
 8018f2e:	e784      	b.n	8018e3a <_dtoa_r+0x3ea>
 8018f30:	4b27      	ldr	r3, [pc, #156]	@ (8018fd0 <_dtoa_r+0x580>)
 8018f32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018f34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018f38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018f3c:	4454      	add	r4, sl
 8018f3e:	2900      	cmp	r1, #0
 8018f40:	d054      	beq.n	8018fec <_dtoa_r+0x59c>
 8018f42:	4929      	ldr	r1, [pc, #164]	@ (8018fe8 <_dtoa_r+0x598>)
 8018f44:	2000      	movs	r0, #0
 8018f46:	f7e7 fca9 	bl	800089c <__aeabi_ddiv>
 8018f4a:	4633      	mov	r3, r6
 8018f4c:	462a      	mov	r2, r5
 8018f4e:	f7e7 f9c3 	bl	80002d8 <__aeabi_dsub>
 8018f52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018f56:	4656      	mov	r6, sl
 8018f58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018f5c:	f7e7 fe24 	bl	8000ba8 <__aeabi_d2iz>
 8018f60:	4605      	mov	r5, r0
 8018f62:	f7e7 fb07 	bl	8000574 <__aeabi_i2d>
 8018f66:	4602      	mov	r2, r0
 8018f68:	460b      	mov	r3, r1
 8018f6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018f6e:	f7e7 f9b3 	bl	80002d8 <__aeabi_dsub>
 8018f72:	3530      	adds	r5, #48	@ 0x30
 8018f74:	4602      	mov	r2, r0
 8018f76:	460b      	mov	r3, r1
 8018f78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018f7c:	f806 5b01 	strb.w	r5, [r6], #1
 8018f80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018f84:	f7e7 fdd2 	bl	8000b2c <__aeabi_dcmplt>
 8018f88:	2800      	cmp	r0, #0
 8018f8a:	d172      	bne.n	8019072 <_dtoa_r+0x622>
 8018f8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018f90:	4911      	ldr	r1, [pc, #68]	@ (8018fd8 <_dtoa_r+0x588>)
 8018f92:	2000      	movs	r0, #0
 8018f94:	f7e7 f9a0 	bl	80002d8 <__aeabi_dsub>
 8018f98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018f9c:	f7e7 fdc6 	bl	8000b2c <__aeabi_dcmplt>
 8018fa0:	2800      	cmp	r0, #0
 8018fa2:	f040 80b4 	bne.w	801910e <_dtoa_r+0x6be>
 8018fa6:	42a6      	cmp	r6, r4
 8018fa8:	f43f af70 	beq.w	8018e8c <_dtoa_r+0x43c>
 8018fac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8018fdc <_dtoa_r+0x58c>)
 8018fb2:	2200      	movs	r2, #0
 8018fb4:	f7e7 fb48 	bl	8000648 <__aeabi_dmul>
 8018fb8:	4b08      	ldr	r3, [pc, #32]	@ (8018fdc <_dtoa_r+0x58c>)
 8018fba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018fbe:	2200      	movs	r2, #0
 8018fc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018fc4:	f7e7 fb40 	bl	8000648 <__aeabi_dmul>
 8018fc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018fcc:	e7c4      	b.n	8018f58 <_dtoa_r+0x508>
 8018fce:	bf00      	nop
 8018fd0:	0801cf08 	.word	0x0801cf08
 8018fd4:	0801cee0 	.word	0x0801cee0
 8018fd8:	3ff00000 	.word	0x3ff00000
 8018fdc:	40240000 	.word	0x40240000
 8018fe0:	401c0000 	.word	0x401c0000
 8018fe4:	40140000 	.word	0x40140000
 8018fe8:	3fe00000 	.word	0x3fe00000
 8018fec:	4631      	mov	r1, r6
 8018fee:	4628      	mov	r0, r5
 8018ff0:	f7e7 fb2a 	bl	8000648 <__aeabi_dmul>
 8018ff4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018ff8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8018ffa:	4656      	mov	r6, sl
 8018ffc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019000:	f7e7 fdd2 	bl	8000ba8 <__aeabi_d2iz>
 8019004:	4605      	mov	r5, r0
 8019006:	f7e7 fab5 	bl	8000574 <__aeabi_i2d>
 801900a:	4602      	mov	r2, r0
 801900c:	460b      	mov	r3, r1
 801900e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019012:	f7e7 f961 	bl	80002d8 <__aeabi_dsub>
 8019016:	3530      	adds	r5, #48	@ 0x30
 8019018:	f806 5b01 	strb.w	r5, [r6], #1
 801901c:	4602      	mov	r2, r0
 801901e:	460b      	mov	r3, r1
 8019020:	42a6      	cmp	r6, r4
 8019022:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019026:	f04f 0200 	mov.w	r2, #0
 801902a:	d124      	bne.n	8019076 <_dtoa_r+0x626>
 801902c:	4baf      	ldr	r3, [pc, #700]	@ (80192ec <_dtoa_r+0x89c>)
 801902e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019032:	f7e7 f953 	bl	80002dc <__adddf3>
 8019036:	4602      	mov	r2, r0
 8019038:	460b      	mov	r3, r1
 801903a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801903e:	f7e7 fd93 	bl	8000b68 <__aeabi_dcmpgt>
 8019042:	2800      	cmp	r0, #0
 8019044:	d163      	bne.n	801910e <_dtoa_r+0x6be>
 8019046:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801904a:	49a8      	ldr	r1, [pc, #672]	@ (80192ec <_dtoa_r+0x89c>)
 801904c:	2000      	movs	r0, #0
 801904e:	f7e7 f943 	bl	80002d8 <__aeabi_dsub>
 8019052:	4602      	mov	r2, r0
 8019054:	460b      	mov	r3, r1
 8019056:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801905a:	f7e7 fd67 	bl	8000b2c <__aeabi_dcmplt>
 801905e:	2800      	cmp	r0, #0
 8019060:	f43f af14 	beq.w	8018e8c <_dtoa_r+0x43c>
 8019064:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8019066:	1e73      	subs	r3, r6, #1
 8019068:	9313      	str	r3, [sp, #76]	@ 0x4c
 801906a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801906e:	2b30      	cmp	r3, #48	@ 0x30
 8019070:	d0f8      	beq.n	8019064 <_dtoa_r+0x614>
 8019072:	4647      	mov	r7, r8
 8019074:	e03b      	b.n	80190ee <_dtoa_r+0x69e>
 8019076:	4b9e      	ldr	r3, [pc, #632]	@ (80192f0 <_dtoa_r+0x8a0>)
 8019078:	f7e7 fae6 	bl	8000648 <__aeabi_dmul>
 801907c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019080:	e7bc      	b.n	8018ffc <_dtoa_r+0x5ac>
 8019082:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019086:	4656      	mov	r6, sl
 8019088:	e9dd 2300 	ldrd	r2, r3, [sp]
 801908c:	4620      	mov	r0, r4
 801908e:	4629      	mov	r1, r5
 8019090:	f7e7 fc04 	bl	800089c <__aeabi_ddiv>
 8019094:	f7e7 fd88 	bl	8000ba8 <__aeabi_d2iz>
 8019098:	4680      	mov	r8, r0
 801909a:	f7e7 fa6b 	bl	8000574 <__aeabi_i2d>
 801909e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80190a2:	f7e7 fad1 	bl	8000648 <__aeabi_dmul>
 80190a6:	4602      	mov	r2, r0
 80190a8:	460b      	mov	r3, r1
 80190aa:	4620      	mov	r0, r4
 80190ac:	4629      	mov	r1, r5
 80190ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80190b2:	f7e7 f911 	bl	80002d8 <__aeabi_dsub>
 80190b6:	f806 4b01 	strb.w	r4, [r6], #1
 80190ba:	9d03      	ldr	r5, [sp, #12]
 80190bc:	eba6 040a 	sub.w	r4, r6, sl
 80190c0:	42a5      	cmp	r5, r4
 80190c2:	4602      	mov	r2, r0
 80190c4:	460b      	mov	r3, r1
 80190c6:	d133      	bne.n	8019130 <_dtoa_r+0x6e0>
 80190c8:	f7e7 f908 	bl	80002dc <__adddf3>
 80190cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80190d0:	4604      	mov	r4, r0
 80190d2:	460d      	mov	r5, r1
 80190d4:	f7e7 fd48 	bl	8000b68 <__aeabi_dcmpgt>
 80190d8:	b9c0      	cbnz	r0, 801910c <_dtoa_r+0x6bc>
 80190da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80190de:	4620      	mov	r0, r4
 80190e0:	4629      	mov	r1, r5
 80190e2:	f7e7 fd19 	bl	8000b18 <__aeabi_dcmpeq>
 80190e6:	b110      	cbz	r0, 80190ee <_dtoa_r+0x69e>
 80190e8:	f018 0f01 	tst.w	r8, #1
 80190ec:	d10e      	bne.n	801910c <_dtoa_r+0x6bc>
 80190ee:	9902      	ldr	r1, [sp, #8]
 80190f0:	4648      	mov	r0, r9
 80190f2:	f000 fbbd 	bl	8019870 <_Bfree>
 80190f6:	2300      	movs	r3, #0
 80190f8:	7033      	strb	r3, [r6, #0]
 80190fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80190fc:	3701      	adds	r7, #1
 80190fe:	601f      	str	r7, [r3, #0]
 8019100:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019102:	2b00      	cmp	r3, #0
 8019104:	f000 824b 	beq.w	801959e <_dtoa_r+0xb4e>
 8019108:	601e      	str	r6, [r3, #0]
 801910a:	e248      	b.n	801959e <_dtoa_r+0xb4e>
 801910c:	46b8      	mov	r8, r7
 801910e:	4633      	mov	r3, r6
 8019110:	461e      	mov	r6, r3
 8019112:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019116:	2a39      	cmp	r2, #57	@ 0x39
 8019118:	d106      	bne.n	8019128 <_dtoa_r+0x6d8>
 801911a:	459a      	cmp	sl, r3
 801911c:	d1f8      	bne.n	8019110 <_dtoa_r+0x6c0>
 801911e:	2230      	movs	r2, #48	@ 0x30
 8019120:	f108 0801 	add.w	r8, r8, #1
 8019124:	f88a 2000 	strb.w	r2, [sl]
 8019128:	781a      	ldrb	r2, [r3, #0]
 801912a:	3201      	adds	r2, #1
 801912c:	701a      	strb	r2, [r3, #0]
 801912e:	e7a0      	b.n	8019072 <_dtoa_r+0x622>
 8019130:	4b6f      	ldr	r3, [pc, #444]	@ (80192f0 <_dtoa_r+0x8a0>)
 8019132:	2200      	movs	r2, #0
 8019134:	f7e7 fa88 	bl	8000648 <__aeabi_dmul>
 8019138:	2200      	movs	r2, #0
 801913a:	2300      	movs	r3, #0
 801913c:	4604      	mov	r4, r0
 801913e:	460d      	mov	r5, r1
 8019140:	f7e7 fcea 	bl	8000b18 <__aeabi_dcmpeq>
 8019144:	2800      	cmp	r0, #0
 8019146:	d09f      	beq.n	8019088 <_dtoa_r+0x638>
 8019148:	e7d1      	b.n	80190ee <_dtoa_r+0x69e>
 801914a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801914c:	2a00      	cmp	r2, #0
 801914e:	f000 80ea 	beq.w	8019326 <_dtoa_r+0x8d6>
 8019152:	9a07      	ldr	r2, [sp, #28]
 8019154:	2a01      	cmp	r2, #1
 8019156:	f300 80cd 	bgt.w	80192f4 <_dtoa_r+0x8a4>
 801915a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801915c:	2a00      	cmp	r2, #0
 801915e:	f000 80c1 	beq.w	80192e4 <_dtoa_r+0x894>
 8019162:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8019166:	9c08      	ldr	r4, [sp, #32]
 8019168:	9e00      	ldr	r6, [sp, #0]
 801916a:	9a00      	ldr	r2, [sp, #0]
 801916c:	441a      	add	r2, r3
 801916e:	9200      	str	r2, [sp, #0]
 8019170:	9a06      	ldr	r2, [sp, #24]
 8019172:	2101      	movs	r1, #1
 8019174:	441a      	add	r2, r3
 8019176:	4648      	mov	r0, r9
 8019178:	9206      	str	r2, [sp, #24]
 801917a:	f000 fc2d 	bl	80199d8 <__i2b>
 801917e:	4605      	mov	r5, r0
 8019180:	b166      	cbz	r6, 801919c <_dtoa_r+0x74c>
 8019182:	9b06      	ldr	r3, [sp, #24]
 8019184:	2b00      	cmp	r3, #0
 8019186:	dd09      	ble.n	801919c <_dtoa_r+0x74c>
 8019188:	42b3      	cmp	r3, r6
 801918a:	9a00      	ldr	r2, [sp, #0]
 801918c:	bfa8      	it	ge
 801918e:	4633      	movge	r3, r6
 8019190:	1ad2      	subs	r2, r2, r3
 8019192:	9200      	str	r2, [sp, #0]
 8019194:	9a06      	ldr	r2, [sp, #24]
 8019196:	1af6      	subs	r6, r6, r3
 8019198:	1ad3      	subs	r3, r2, r3
 801919a:	9306      	str	r3, [sp, #24]
 801919c:	9b08      	ldr	r3, [sp, #32]
 801919e:	b30b      	cbz	r3, 80191e4 <_dtoa_r+0x794>
 80191a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80191a2:	2b00      	cmp	r3, #0
 80191a4:	f000 80c6 	beq.w	8019334 <_dtoa_r+0x8e4>
 80191a8:	2c00      	cmp	r4, #0
 80191aa:	f000 80c0 	beq.w	801932e <_dtoa_r+0x8de>
 80191ae:	4629      	mov	r1, r5
 80191b0:	4622      	mov	r2, r4
 80191b2:	4648      	mov	r0, r9
 80191b4:	f000 fcc8 	bl	8019b48 <__pow5mult>
 80191b8:	9a02      	ldr	r2, [sp, #8]
 80191ba:	4601      	mov	r1, r0
 80191bc:	4605      	mov	r5, r0
 80191be:	4648      	mov	r0, r9
 80191c0:	f000 fc20 	bl	8019a04 <__multiply>
 80191c4:	9902      	ldr	r1, [sp, #8]
 80191c6:	4680      	mov	r8, r0
 80191c8:	4648      	mov	r0, r9
 80191ca:	f000 fb51 	bl	8019870 <_Bfree>
 80191ce:	9b08      	ldr	r3, [sp, #32]
 80191d0:	1b1b      	subs	r3, r3, r4
 80191d2:	9308      	str	r3, [sp, #32]
 80191d4:	f000 80b1 	beq.w	801933a <_dtoa_r+0x8ea>
 80191d8:	9a08      	ldr	r2, [sp, #32]
 80191da:	4641      	mov	r1, r8
 80191dc:	4648      	mov	r0, r9
 80191de:	f000 fcb3 	bl	8019b48 <__pow5mult>
 80191e2:	9002      	str	r0, [sp, #8]
 80191e4:	2101      	movs	r1, #1
 80191e6:	4648      	mov	r0, r9
 80191e8:	f000 fbf6 	bl	80199d8 <__i2b>
 80191ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80191ee:	4604      	mov	r4, r0
 80191f0:	2b00      	cmp	r3, #0
 80191f2:	f000 81d8 	beq.w	80195a6 <_dtoa_r+0xb56>
 80191f6:	461a      	mov	r2, r3
 80191f8:	4601      	mov	r1, r0
 80191fa:	4648      	mov	r0, r9
 80191fc:	f000 fca4 	bl	8019b48 <__pow5mult>
 8019200:	9b07      	ldr	r3, [sp, #28]
 8019202:	2b01      	cmp	r3, #1
 8019204:	4604      	mov	r4, r0
 8019206:	f300 809f 	bgt.w	8019348 <_dtoa_r+0x8f8>
 801920a:	9b04      	ldr	r3, [sp, #16]
 801920c:	2b00      	cmp	r3, #0
 801920e:	f040 8097 	bne.w	8019340 <_dtoa_r+0x8f0>
 8019212:	9b05      	ldr	r3, [sp, #20]
 8019214:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019218:	2b00      	cmp	r3, #0
 801921a:	f040 8093 	bne.w	8019344 <_dtoa_r+0x8f4>
 801921e:	9b05      	ldr	r3, [sp, #20]
 8019220:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019224:	0d1b      	lsrs	r3, r3, #20
 8019226:	051b      	lsls	r3, r3, #20
 8019228:	b133      	cbz	r3, 8019238 <_dtoa_r+0x7e8>
 801922a:	9b00      	ldr	r3, [sp, #0]
 801922c:	3301      	adds	r3, #1
 801922e:	9300      	str	r3, [sp, #0]
 8019230:	9b06      	ldr	r3, [sp, #24]
 8019232:	3301      	adds	r3, #1
 8019234:	9306      	str	r3, [sp, #24]
 8019236:	2301      	movs	r3, #1
 8019238:	9308      	str	r3, [sp, #32]
 801923a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801923c:	2b00      	cmp	r3, #0
 801923e:	f000 81b8 	beq.w	80195b2 <_dtoa_r+0xb62>
 8019242:	6923      	ldr	r3, [r4, #16]
 8019244:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019248:	6918      	ldr	r0, [r3, #16]
 801924a:	f000 fb79 	bl	8019940 <__hi0bits>
 801924e:	f1c0 0020 	rsb	r0, r0, #32
 8019252:	9b06      	ldr	r3, [sp, #24]
 8019254:	4418      	add	r0, r3
 8019256:	f010 001f 	ands.w	r0, r0, #31
 801925a:	f000 8082 	beq.w	8019362 <_dtoa_r+0x912>
 801925e:	f1c0 0320 	rsb	r3, r0, #32
 8019262:	2b04      	cmp	r3, #4
 8019264:	dd73      	ble.n	801934e <_dtoa_r+0x8fe>
 8019266:	9b00      	ldr	r3, [sp, #0]
 8019268:	f1c0 001c 	rsb	r0, r0, #28
 801926c:	4403      	add	r3, r0
 801926e:	9300      	str	r3, [sp, #0]
 8019270:	9b06      	ldr	r3, [sp, #24]
 8019272:	4403      	add	r3, r0
 8019274:	4406      	add	r6, r0
 8019276:	9306      	str	r3, [sp, #24]
 8019278:	9b00      	ldr	r3, [sp, #0]
 801927a:	2b00      	cmp	r3, #0
 801927c:	dd05      	ble.n	801928a <_dtoa_r+0x83a>
 801927e:	9902      	ldr	r1, [sp, #8]
 8019280:	461a      	mov	r2, r3
 8019282:	4648      	mov	r0, r9
 8019284:	f000 fcba 	bl	8019bfc <__lshift>
 8019288:	9002      	str	r0, [sp, #8]
 801928a:	9b06      	ldr	r3, [sp, #24]
 801928c:	2b00      	cmp	r3, #0
 801928e:	dd05      	ble.n	801929c <_dtoa_r+0x84c>
 8019290:	4621      	mov	r1, r4
 8019292:	461a      	mov	r2, r3
 8019294:	4648      	mov	r0, r9
 8019296:	f000 fcb1 	bl	8019bfc <__lshift>
 801929a:	4604      	mov	r4, r0
 801929c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801929e:	2b00      	cmp	r3, #0
 80192a0:	d061      	beq.n	8019366 <_dtoa_r+0x916>
 80192a2:	9802      	ldr	r0, [sp, #8]
 80192a4:	4621      	mov	r1, r4
 80192a6:	f000 fd15 	bl	8019cd4 <__mcmp>
 80192aa:	2800      	cmp	r0, #0
 80192ac:	da5b      	bge.n	8019366 <_dtoa_r+0x916>
 80192ae:	2300      	movs	r3, #0
 80192b0:	9902      	ldr	r1, [sp, #8]
 80192b2:	220a      	movs	r2, #10
 80192b4:	4648      	mov	r0, r9
 80192b6:	f000 fafd 	bl	80198b4 <__multadd>
 80192ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80192bc:	9002      	str	r0, [sp, #8]
 80192be:	f107 38ff 	add.w	r8, r7, #4294967295
 80192c2:	2b00      	cmp	r3, #0
 80192c4:	f000 8177 	beq.w	80195b6 <_dtoa_r+0xb66>
 80192c8:	4629      	mov	r1, r5
 80192ca:	2300      	movs	r3, #0
 80192cc:	220a      	movs	r2, #10
 80192ce:	4648      	mov	r0, r9
 80192d0:	f000 faf0 	bl	80198b4 <__multadd>
 80192d4:	f1bb 0f00 	cmp.w	fp, #0
 80192d8:	4605      	mov	r5, r0
 80192da:	dc6f      	bgt.n	80193bc <_dtoa_r+0x96c>
 80192dc:	9b07      	ldr	r3, [sp, #28]
 80192de:	2b02      	cmp	r3, #2
 80192e0:	dc49      	bgt.n	8019376 <_dtoa_r+0x926>
 80192e2:	e06b      	b.n	80193bc <_dtoa_r+0x96c>
 80192e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80192e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80192ea:	e73c      	b.n	8019166 <_dtoa_r+0x716>
 80192ec:	3fe00000 	.word	0x3fe00000
 80192f0:	40240000 	.word	0x40240000
 80192f4:	9b03      	ldr	r3, [sp, #12]
 80192f6:	1e5c      	subs	r4, r3, #1
 80192f8:	9b08      	ldr	r3, [sp, #32]
 80192fa:	42a3      	cmp	r3, r4
 80192fc:	db09      	blt.n	8019312 <_dtoa_r+0x8c2>
 80192fe:	1b1c      	subs	r4, r3, r4
 8019300:	9b03      	ldr	r3, [sp, #12]
 8019302:	2b00      	cmp	r3, #0
 8019304:	f6bf af30 	bge.w	8019168 <_dtoa_r+0x718>
 8019308:	9b00      	ldr	r3, [sp, #0]
 801930a:	9a03      	ldr	r2, [sp, #12]
 801930c:	1a9e      	subs	r6, r3, r2
 801930e:	2300      	movs	r3, #0
 8019310:	e72b      	b.n	801916a <_dtoa_r+0x71a>
 8019312:	9b08      	ldr	r3, [sp, #32]
 8019314:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019316:	9408      	str	r4, [sp, #32]
 8019318:	1ae3      	subs	r3, r4, r3
 801931a:	441a      	add	r2, r3
 801931c:	9e00      	ldr	r6, [sp, #0]
 801931e:	9b03      	ldr	r3, [sp, #12]
 8019320:	920d      	str	r2, [sp, #52]	@ 0x34
 8019322:	2400      	movs	r4, #0
 8019324:	e721      	b.n	801916a <_dtoa_r+0x71a>
 8019326:	9c08      	ldr	r4, [sp, #32]
 8019328:	9e00      	ldr	r6, [sp, #0]
 801932a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801932c:	e728      	b.n	8019180 <_dtoa_r+0x730>
 801932e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8019332:	e751      	b.n	80191d8 <_dtoa_r+0x788>
 8019334:	9a08      	ldr	r2, [sp, #32]
 8019336:	9902      	ldr	r1, [sp, #8]
 8019338:	e750      	b.n	80191dc <_dtoa_r+0x78c>
 801933a:	f8cd 8008 	str.w	r8, [sp, #8]
 801933e:	e751      	b.n	80191e4 <_dtoa_r+0x794>
 8019340:	2300      	movs	r3, #0
 8019342:	e779      	b.n	8019238 <_dtoa_r+0x7e8>
 8019344:	9b04      	ldr	r3, [sp, #16]
 8019346:	e777      	b.n	8019238 <_dtoa_r+0x7e8>
 8019348:	2300      	movs	r3, #0
 801934a:	9308      	str	r3, [sp, #32]
 801934c:	e779      	b.n	8019242 <_dtoa_r+0x7f2>
 801934e:	d093      	beq.n	8019278 <_dtoa_r+0x828>
 8019350:	9a00      	ldr	r2, [sp, #0]
 8019352:	331c      	adds	r3, #28
 8019354:	441a      	add	r2, r3
 8019356:	9200      	str	r2, [sp, #0]
 8019358:	9a06      	ldr	r2, [sp, #24]
 801935a:	441a      	add	r2, r3
 801935c:	441e      	add	r6, r3
 801935e:	9206      	str	r2, [sp, #24]
 8019360:	e78a      	b.n	8019278 <_dtoa_r+0x828>
 8019362:	4603      	mov	r3, r0
 8019364:	e7f4      	b.n	8019350 <_dtoa_r+0x900>
 8019366:	9b03      	ldr	r3, [sp, #12]
 8019368:	2b00      	cmp	r3, #0
 801936a:	46b8      	mov	r8, r7
 801936c:	dc20      	bgt.n	80193b0 <_dtoa_r+0x960>
 801936e:	469b      	mov	fp, r3
 8019370:	9b07      	ldr	r3, [sp, #28]
 8019372:	2b02      	cmp	r3, #2
 8019374:	dd1e      	ble.n	80193b4 <_dtoa_r+0x964>
 8019376:	f1bb 0f00 	cmp.w	fp, #0
 801937a:	f47f adb1 	bne.w	8018ee0 <_dtoa_r+0x490>
 801937e:	4621      	mov	r1, r4
 8019380:	465b      	mov	r3, fp
 8019382:	2205      	movs	r2, #5
 8019384:	4648      	mov	r0, r9
 8019386:	f000 fa95 	bl	80198b4 <__multadd>
 801938a:	4601      	mov	r1, r0
 801938c:	4604      	mov	r4, r0
 801938e:	9802      	ldr	r0, [sp, #8]
 8019390:	f000 fca0 	bl	8019cd4 <__mcmp>
 8019394:	2800      	cmp	r0, #0
 8019396:	f77f ada3 	ble.w	8018ee0 <_dtoa_r+0x490>
 801939a:	4656      	mov	r6, sl
 801939c:	2331      	movs	r3, #49	@ 0x31
 801939e:	f806 3b01 	strb.w	r3, [r6], #1
 80193a2:	f108 0801 	add.w	r8, r8, #1
 80193a6:	e59f      	b.n	8018ee8 <_dtoa_r+0x498>
 80193a8:	9c03      	ldr	r4, [sp, #12]
 80193aa:	46b8      	mov	r8, r7
 80193ac:	4625      	mov	r5, r4
 80193ae:	e7f4      	b.n	801939a <_dtoa_r+0x94a>
 80193b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80193b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80193b6:	2b00      	cmp	r3, #0
 80193b8:	f000 8101 	beq.w	80195be <_dtoa_r+0xb6e>
 80193bc:	2e00      	cmp	r6, #0
 80193be:	dd05      	ble.n	80193cc <_dtoa_r+0x97c>
 80193c0:	4629      	mov	r1, r5
 80193c2:	4632      	mov	r2, r6
 80193c4:	4648      	mov	r0, r9
 80193c6:	f000 fc19 	bl	8019bfc <__lshift>
 80193ca:	4605      	mov	r5, r0
 80193cc:	9b08      	ldr	r3, [sp, #32]
 80193ce:	2b00      	cmp	r3, #0
 80193d0:	d05c      	beq.n	801948c <_dtoa_r+0xa3c>
 80193d2:	6869      	ldr	r1, [r5, #4]
 80193d4:	4648      	mov	r0, r9
 80193d6:	f000 fa0b 	bl	80197f0 <_Balloc>
 80193da:	4606      	mov	r6, r0
 80193dc:	b928      	cbnz	r0, 80193ea <_dtoa_r+0x99a>
 80193de:	4b82      	ldr	r3, [pc, #520]	@ (80195e8 <_dtoa_r+0xb98>)
 80193e0:	4602      	mov	r2, r0
 80193e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80193e6:	f7ff bb4a 	b.w	8018a7e <_dtoa_r+0x2e>
 80193ea:	692a      	ldr	r2, [r5, #16]
 80193ec:	3202      	adds	r2, #2
 80193ee:	0092      	lsls	r2, r2, #2
 80193f0:	f105 010c 	add.w	r1, r5, #12
 80193f4:	300c      	adds	r0, #12
 80193f6:	f7ff fa92 	bl	801891e <memcpy>
 80193fa:	2201      	movs	r2, #1
 80193fc:	4631      	mov	r1, r6
 80193fe:	4648      	mov	r0, r9
 8019400:	f000 fbfc 	bl	8019bfc <__lshift>
 8019404:	f10a 0301 	add.w	r3, sl, #1
 8019408:	9300      	str	r3, [sp, #0]
 801940a:	eb0a 030b 	add.w	r3, sl, fp
 801940e:	9308      	str	r3, [sp, #32]
 8019410:	9b04      	ldr	r3, [sp, #16]
 8019412:	f003 0301 	and.w	r3, r3, #1
 8019416:	462f      	mov	r7, r5
 8019418:	9306      	str	r3, [sp, #24]
 801941a:	4605      	mov	r5, r0
 801941c:	9b00      	ldr	r3, [sp, #0]
 801941e:	9802      	ldr	r0, [sp, #8]
 8019420:	4621      	mov	r1, r4
 8019422:	f103 3bff 	add.w	fp, r3, #4294967295
 8019426:	f7ff fa88 	bl	801893a <quorem>
 801942a:	4603      	mov	r3, r0
 801942c:	3330      	adds	r3, #48	@ 0x30
 801942e:	9003      	str	r0, [sp, #12]
 8019430:	4639      	mov	r1, r7
 8019432:	9802      	ldr	r0, [sp, #8]
 8019434:	9309      	str	r3, [sp, #36]	@ 0x24
 8019436:	f000 fc4d 	bl	8019cd4 <__mcmp>
 801943a:	462a      	mov	r2, r5
 801943c:	9004      	str	r0, [sp, #16]
 801943e:	4621      	mov	r1, r4
 8019440:	4648      	mov	r0, r9
 8019442:	f000 fc63 	bl	8019d0c <__mdiff>
 8019446:	68c2      	ldr	r2, [r0, #12]
 8019448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801944a:	4606      	mov	r6, r0
 801944c:	bb02      	cbnz	r2, 8019490 <_dtoa_r+0xa40>
 801944e:	4601      	mov	r1, r0
 8019450:	9802      	ldr	r0, [sp, #8]
 8019452:	f000 fc3f 	bl	8019cd4 <__mcmp>
 8019456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019458:	4602      	mov	r2, r0
 801945a:	4631      	mov	r1, r6
 801945c:	4648      	mov	r0, r9
 801945e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019460:	9309      	str	r3, [sp, #36]	@ 0x24
 8019462:	f000 fa05 	bl	8019870 <_Bfree>
 8019466:	9b07      	ldr	r3, [sp, #28]
 8019468:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801946a:	9e00      	ldr	r6, [sp, #0]
 801946c:	ea42 0103 	orr.w	r1, r2, r3
 8019470:	9b06      	ldr	r3, [sp, #24]
 8019472:	4319      	orrs	r1, r3
 8019474:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019476:	d10d      	bne.n	8019494 <_dtoa_r+0xa44>
 8019478:	2b39      	cmp	r3, #57	@ 0x39
 801947a:	d027      	beq.n	80194cc <_dtoa_r+0xa7c>
 801947c:	9a04      	ldr	r2, [sp, #16]
 801947e:	2a00      	cmp	r2, #0
 8019480:	dd01      	ble.n	8019486 <_dtoa_r+0xa36>
 8019482:	9b03      	ldr	r3, [sp, #12]
 8019484:	3331      	adds	r3, #49	@ 0x31
 8019486:	f88b 3000 	strb.w	r3, [fp]
 801948a:	e52e      	b.n	8018eea <_dtoa_r+0x49a>
 801948c:	4628      	mov	r0, r5
 801948e:	e7b9      	b.n	8019404 <_dtoa_r+0x9b4>
 8019490:	2201      	movs	r2, #1
 8019492:	e7e2      	b.n	801945a <_dtoa_r+0xa0a>
 8019494:	9904      	ldr	r1, [sp, #16]
 8019496:	2900      	cmp	r1, #0
 8019498:	db04      	blt.n	80194a4 <_dtoa_r+0xa54>
 801949a:	9807      	ldr	r0, [sp, #28]
 801949c:	4301      	orrs	r1, r0
 801949e:	9806      	ldr	r0, [sp, #24]
 80194a0:	4301      	orrs	r1, r0
 80194a2:	d120      	bne.n	80194e6 <_dtoa_r+0xa96>
 80194a4:	2a00      	cmp	r2, #0
 80194a6:	ddee      	ble.n	8019486 <_dtoa_r+0xa36>
 80194a8:	9902      	ldr	r1, [sp, #8]
 80194aa:	9300      	str	r3, [sp, #0]
 80194ac:	2201      	movs	r2, #1
 80194ae:	4648      	mov	r0, r9
 80194b0:	f000 fba4 	bl	8019bfc <__lshift>
 80194b4:	4621      	mov	r1, r4
 80194b6:	9002      	str	r0, [sp, #8]
 80194b8:	f000 fc0c 	bl	8019cd4 <__mcmp>
 80194bc:	2800      	cmp	r0, #0
 80194be:	9b00      	ldr	r3, [sp, #0]
 80194c0:	dc02      	bgt.n	80194c8 <_dtoa_r+0xa78>
 80194c2:	d1e0      	bne.n	8019486 <_dtoa_r+0xa36>
 80194c4:	07da      	lsls	r2, r3, #31
 80194c6:	d5de      	bpl.n	8019486 <_dtoa_r+0xa36>
 80194c8:	2b39      	cmp	r3, #57	@ 0x39
 80194ca:	d1da      	bne.n	8019482 <_dtoa_r+0xa32>
 80194cc:	2339      	movs	r3, #57	@ 0x39
 80194ce:	f88b 3000 	strb.w	r3, [fp]
 80194d2:	4633      	mov	r3, r6
 80194d4:	461e      	mov	r6, r3
 80194d6:	3b01      	subs	r3, #1
 80194d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80194dc:	2a39      	cmp	r2, #57	@ 0x39
 80194de:	d04e      	beq.n	801957e <_dtoa_r+0xb2e>
 80194e0:	3201      	adds	r2, #1
 80194e2:	701a      	strb	r2, [r3, #0]
 80194e4:	e501      	b.n	8018eea <_dtoa_r+0x49a>
 80194e6:	2a00      	cmp	r2, #0
 80194e8:	dd03      	ble.n	80194f2 <_dtoa_r+0xaa2>
 80194ea:	2b39      	cmp	r3, #57	@ 0x39
 80194ec:	d0ee      	beq.n	80194cc <_dtoa_r+0xa7c>
 80194ee:	3301      	adds	r3, #1
 80194f0:	e7c9      	b.n	8019486 <_dtoa_r+0xa36>
 80194f2:	9a00      	ldr	r2, [sp, #0]
 80194f4:	9908      	ldr	r1, [sp, #32]
 80194f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80194fa:	428a      	cmp	r2, r1
 80194fc:	d028      	beq.n	8019550 <_dtoa_r+0xb00>
 80194fe:	9902      	ldr	r1, [sp, #8]
 8019500:	2300      	movs	r3, #0
 8019502:	220a      	movs	r2, #10
 8019504:	4648      	mov	r0, r9
 8019506:	f000 f9d5 	bl	80198b4 <__multadd>
 801950a:	42af      	cmp	r7, r5
 801950c:	9002      	str	r0, [sp, #8]
 801950e:	f04f 0300 	mov.w	r3, #0
 8019512:	f04f 020a 	mov.w	r2, #10
 8019516:	4639      	mov	r1, r7
 8019518:	4648      	mov	r0, r9
 801951a:	d107      	bne.n	801952c <_dtoa_r+0xadc>
 801951c:	f000 f9ca 	bl	80198b4 <__multadd>
 8019520:	4607      	mov	r7, r0
 8019522:	4605      	mov	r5, r0
 8019524:	9b00      	ldr	r3, [sp, #0]
 8019526:	3301      	adds	r3, #1
 8019528:	9300      	str	r3, [sp, #0]
 801952a:	e777      	b.n	801941c <_dtoa_r+0x9cc>
 801952c:	f000 f9c2 	bl	80198b4 <__multadd>
 8019530:	4629      	mov	r1, r5
 8019532:	4607      	mov	r7, r0
 8019534:	2300      	movs	r3, #0
 8019536:	220a      	movs	r2, #10
 8019538:	4648      	mov	r0, r9
 801953a:	f000 f9bb 	bl	80198b4 <__multadd>
 801953e:	4605      	mov	r5, r0
 8019540:	e7f0      	b.n	8019524 <_dtoa_r+0xad4>
 8019542:	f1bb 0f00 	cmp.w	fp, #0
 8019546:	bfcc      	ite	gt
 8019548:	465e      	movgt	r6, fp
 801954a:	2601      	movle	r6, #1
 801954c:	4456      	add	r6, sl
 801954e:	2700      	movs	r7, #0
 8019550:	9902      	ldr	r1, [sp, #8]
 8019552:	9300      	str	r3, [sp, #0]
 8019554:	2201      	movs	r2, #1
 8019556:	4648      	mov	r0, r9
 8019558:	f000 fb50 	bl	8019bfc <__lshift>
 801955c:	4621      	mov	r1, r4
 801955e:	9002      	str	r0, [sp, #8]
 8019560:	f000 fbb8 	bl	8019cd4 <__mcmp>
 8019564:	2800      	cmp	r0, #0
 8019566:	dcb4      	bgt.n	80194d2 <_dtoa_r+0xa82>
 8019568:	d102      	bne.n	8019570 <_dtoa_r+0xb20>
 801956a:	9b00      	ldr	r3, [sp, #0]
 801956c:	07db      	lsls	r3, r3, #31
 801956e:	d4b0      	bmi.n	80194d2 <_dtoa_r+0xa82>
 8019570:	4633      	mov	r3, r6
 8019572:	461e      	mov	r6, r3
 8019574:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019578:	2a30      	cmp	r2, #48	@ 0x30
 801957a:	d0fa      	beq.n	8019572 <_dtoa_r+0xb22>
 801957c:	e4b5      	b.n	8018eea <_dtoa_r+0x49a>
 801957e:	459a      	cmp	sl, r3
 8019580:	d1a8      	bne.n	80194d4 <_dtoa_r+0xa84>
 8019582:	2331      	movs	r3, #49	@ 0x31
 8019584:	f108 0801 	add.w	r8, r8, #1
 8019588:	f88a 3000 	strb.w	r3, [sl]
 801958c:	e4ad      	b.n	8018eea <_dtoa_r+0x49a>
 801958e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019590:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80195ec <_dtoa_r+0xb9c>
 8019594:	b11b      	cbz	r3, 801959e <_dtoa_r+0xb4e>
 8019596:	f10a 0308 	add.w	r3, sl, #8
 801959a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801959c:	6013      	str	r3, [r2, #0]
 801959e:	4650      	mov	r0, sl
 80195a0:	b017      	add	sp, #92	@ 0x5c
 80195a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80195a6:	9b07      	ldr	r3, [sp, #28]
 80195a8:	2b01      	cmp	r3, #1
 80195aa:	f77f ae2e 	ble.w	801920a <_dtoa_r+0x7ba>
 80195ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80195b0:	9308      	str	r3, [sp, #32]
 80195b2:	2001      	movs	r0, #1
 80195b4:	e64d      	b.n	8019252 <_dtoa_r+0x802>
 80195b6:	f1bb 0f00 	cmp.w	fp, #0
 80195ba:	f77f aed9 	ble.w	8019370 <_dtoa_r+0x920>
 80195be:	4656      	mov	r6, sl
 80195c0:	9802      	ldr	r0, [sp, #8]
 80195c2:	4621      	mov	r1, r4
 80195c4:	f7ff f9b9 	bl	801893a <quorem>
 80195c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80195cc:	f806 3b01 	strb.w	r3, [r6], #1
 80195d0:	eba6 020a 	sub.w	r2, r6, sl
 80195d4:	4593      	cmp	fp, r2
 80195d6:	ddb4      	ble.n	8019542 <_dtoa_r+0xaf2>
 80195d8:	9902      	ldr	r1, [sp, #8]
 80195da:	2300      	movs	r3, #0
 80195dc:	220a      	movs	r2, #10
 80195de:	4648      	mov	r0, r9
 80195e0:	f000 f968 	bl	80198b4 <__multadd>
 80195e4:	9002      	str	r0, [sp, #8]
 80195e6:	e7eb      	b.n	80195c0 <_dtoa_r+0xb70>
 80195e8:	0801ce10 	.word	0x0801ce10
 80195ec:	0801cd94 	.word	0x0801cd94

080195f0 <_free_r>:
 80195f0:	b538      	push	{r3, r4, r5, lr}
 80195f2:	4605      	mov	r5, r0
 80195f4:	2900      	cmp	r1, #0
 80195f6:	d041      	beq.n	801967c <_free_r+0x8c>
 80195f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80195fc:	1f0c      	subs	r4, r1, #4
 80195fe:	2b00      	cmp	r3, #0
 8019600:	bfb8      	it	lt
 8019602:	18e4      	addlt	r4, r4, r3
 8019604:	f000 f8e8 	bl	80197d8 <__malloc_lock>
 8019608:	4a1d      	ldr	r2, [pc, #116]	@ (8019680 <_free_r+0x90>)
 801960a:	6813      	ldr	r3, [r2, #0]
 801960c:	b933      	cbnz	r3, 801961c <_free_r+0x2c>
 801960e:	6063      	str	r3, [r4, #4]
 8019610:	6014      	str	r4, [r2, #0]
 8019612:	4628      	mov	r0, r5
 8019614:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019618:	f000 b8e4 	b.w	80197e4 <__malloc_unlock>
 801961c:	42a3      	cmp	r3, r4
 801961e:	d908      	bls.n	8019632 <_free_r+0x42>
 8019620:	6820      	ldr	r0, [r4, #0]
 8019622:	1821      	adds	r1, r4, r0
 8019624:	428b      	cmp	r3, r1
 8019626:	bf01      	itttt	eq
 8019628:	6819      	ldreq	r1, [r3, #0]
 801962a:	685b      	ldreq	r3, [r3, #4]
 801962c:	1809      	addeq	r1, r1, r0
 801962e:	6021      	streq	r1, [r4, #0]
 8019630:	e7ed      	b.n	801960e <_free_r+0x1e>
 8019632:	461a      	mov	r2, r3
 8019634:	685b      	ldr	r3, [r3, #4]
 8019636:	b10b      	cbz	r3, 801963c <_free_r+0x4c>
 8019638:	42a3      	cmp	r3, r4
 801963a:	d9fa      	bls.n	8019632 <_free_r+0x42>
 801963c:	6811      	ldr	r1, [r2, #0]
 801963e:	1850      	adds	r0, r2, r1
 8019640:	42a0      	cmp	r0, r4
 8019642:	d10b      	bne.n	801965c <_free_r+0x6c>
 8019644:	6820      	ldr	r0, [r4, #0]
 8019646:	4401      	add	r1, r0
 8019648:	1850      	adds	r0, r2, r1
 801964a:	4283      	cmp	r3, r0
 801964c:	6011      	str	r1, [r2, #0]
 801964e:	d1e0      	bne.n	8019612 <_free_r+0x22>
 8019650:	6818      	ldr	r0, [r3, #0]
 8019652:	685b      	ldr	r3, [r3, #4]
 8019654:	6053      	str	r3, [r2, #4]
 8019656:	4408      	add	r0, r1
 8019658:	6010      	str	r0, [r2, #0]
 801965a:	e7da      	b.n	8019612 <_free_r+0x22>
 801965c:	d902      	bls.n	8019664 <_free_r+0x74>
 801965e:	230c      	movs	r3, #12
 8019660:	602b      	str	r3, [r5, #0]
 8019662:	e7d6      	b.n	8019612 <_free_r+0x22>
 8019664:	6820      	ldr	r0, [r4, #0]
 8019666:	1821      	adds	r1, r4, r0
 8019668:	428b      	cmp	r3, r1
 801966a:	bf04      	itt	eq
 801966c:	6819      	ldreq	r1, [r3, #0]
 801966e:	685b      	ldreq	r3, [r3, #4]
 8019670:	6063      	str	r3, [r4, #4]
 8019672:	bf04      	itt	eq
 8019674:	1809      	addeq	r1, r1, r0
 8019676:	6021      	streq	r1, [r4, #0]
 8019678:	6054      	str	r4, [r2, #4]
 801967a:	e7ca      	b.n	8019612 <_free_r+0x22>
 801967c:	bd38      	pop	{r3, r4, r5, pc}
 801967e:	bf00      	nop
 8019680:	20003edc 	.word	0x20003edc

08019684 <malloc>:
 8019684:	4b02      	ldr	r3, [pc, #8]	@ (8019690 <malloc+0xc>)
 8019686:	4601      	mov	r1, r0
 8019688:	6818      	ldr	r0, [r3, #0]
 801968a:	f000 b825 	b.w	80196d8 <_malloc_r>
 801968e:	bf00      	nop
 8019690:	200001ac 	.word	0x200001ac

08019694 <sbrk_aligned>:
 8019694:	b570      	push	{r4, r5, r6, lr}
 8019696:	4e0f      	ldr	r6, [pc, #60]	@ (80196d4 <sbrk_aligned+0x40>)
 8019698:	460c      	mov	r4, r1
 801969a:	6831      	ldr	r1, [r6, #0]
 801969c:	4605      	mov	r5, r0
 801969e:	b911      	cbnz	r1, 80196a6 <sbrk_aligned+0x12>
 80196a0:	f000 fe24 	bl	801a2ec <_sbrk_r>
 80196a4:	6030      	str	r0, [r6, #0]
 80196a6:	4621      	mov	r1, r4
 80196a8:	4628      	mov	r0, r5
 80196aa:	f000 fe1f 	bl	801a2ec <_sbrk_r>
 80196ae:	1c43      	adds	r3, r0, #1
 80196b0:	d103      	bne.n	80196ba <sbrk_aligned+0x26>
 80196b2:	f04f 34ff 	mov.w	r4, #4294967295
 80196b6:	4620      	mov	r0, r4
 80196b8:	bd70      	pop	{r4, r5, r6, pc}
 80196ba:	1cc4      	adds	r4, r0, #3
 80196bc:	f024 0403 	bic.w	r4, r4, #3
 80196c0:	42a0      	cmp	r0, r4
 80196c2:	d0f8      	beq.n	80196b6 <sbrk_aligned+0x22>
 80196c4:	1a21      	subs	r1, r4, r0
 80196c6:	4628      	mov	r0, r5
 80196c8:	f000 fe10 	bl	801a2ec <_sbrk_r>
 80196cc:	3001      	adds	r0, #1
 80196ce:	d1f2      	bne.n	80196b6 <sbrk_aligned+0x22>
 80196d0:	e7ef      	b.n	80196b2 <sbrk_aligned+0x1e>
 80196d2:	bf00      	nop
 80196d4:	20003ed8 	.word	0x20003ed8

080196d8 <_malloc_r>:
 80196d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80196dc:	1ccd      	adds	r5, r1, #3
 80196de:	f025 0503 	bic.w	r5, r5, #3
 80196e2:	3508      	adds	r5, #8
 80196e4:	2d0c      	cmp	r5, #12
 80196e6:	bf38      	it	cc
 80196e8:	250c      	movcc	r5, #12
 80196ea:	2d00      	cmp	r5, #0
 80196ec:	4606      	mov	r6, r0
 80196ee:	db01      	blt.n	80196f4 <_malloc_r+0x1c>
 80196f0:	42a9      	cmp	r1, r5
 80196f2:	d904      	bls.n	80196fe <_malloc_r+0x26>
 80196f4:	230c      	movs	r3, #12
 80196f6:	6033      	str	r3, [r6, #0]
 80196f8:	2000      	movs	r0, #0
 80196fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80196fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80197d4 <_malloc_r+0xfc>
 8019702:	f000 f869 	bl	80197d8 <__malloc_lock>
 8019706:	f8d8 3000 	ldr.w	r3, [r8]
 801970a:	461c      	mov	r4, r3
 801970c:	bb44      	cbnz	r4, 8019760 <_malloc_r+0x88>
 801970e:	4629      	mov	r1, r5
 8019710:	4630      	mov	r0, r6
 8019712:	f7ff ffbf 	bl	8019694 <sbrk_aligned>
 8019716:	1c43      	adds	r3, r0, #1
 8019718:	4604      	mov	r4, r0
 801971a:	d158      	bne.n	80197ce <_malloc_r+0xf6>
 801971c:	f8d8 4000 	ldr.w	r4, [r8]
 8019720:	4627      	mov	r7, r4
 8019722:	2f00      	cmp	r7, #0
 8019724:	d143      	bne.n	80197ae <_malloc_r+0xd6>
 8019726:	2c00      	cmp	r4, #0
 8019728:	d04b      	beq.n	80197c2 <_malloc_r+0xea>
 801972a:	6823      	ldr	r3, [r4, #0]
 801972c:	4639      	mov	r1, r7
 801972e:	4630      	mov	r0, r6
 8019730:	eb04 0903 	add.w	r9, r4, r3
 8019734:	f000 fdda 	bl	801a2ec <_sbrk_r>
 8019738:	4581      	cmp	r9, r0
 801973a:	d142      	bne.n	80197c2 <_malloc_r+0xea>
 801973c:	6821      	ldr	r1, [r4, #0]
 801973e:	1a6d      	subs	r5, r5, r1
 8019740:	4629      	mov	r1, r5
 8019742:	4630      	mov	r0, r6
 8019744:	f7ff ffa6 	bl	8019694 <sbrk_aligned>
 8019748:	3001      	adds	r0, #1
 801974a:	d03a      	beq.n	80197c2 <_malloc_r+0xea>
 801974c:	6823      	ldr	r3, [r4, #0]
 801974e:	442b      	add	r3, r5
 8019750:	6023      	str	r3, [r4, #0]
 8019752:	f8d8 3000 	ldr.w	r3, [r8]
 8019756:	685a      	ldr	r2, [r3, #4]
 8019758:	bb62      	cbnz	r2, 80197b4 <_malloc_r+0xdc>
 801975a:	f8c8 7000 	str.w	r7, [r8]
 801975e:	e00f      	b.n	8019780 <_malloc_r+0xa8>
 8019760:	6822      	ldr	r2, [r4, #0]
 8019762:	1b52      	subs	r2, r2, r5
 8019764:	d420      	bmi.n	80197a8 <_malloc_r+0xd0>
 8019766:	2a0b      	cmp	r2, #11
 8019768:	d917      	bls.n	801979a <_malloc_r+0xc2>
 801976a:	1961      	adds	r1, r4, r5
 801976c:	42a3      	cmp	r3, r4
 801976e:	6025      	str	r5, [r4, #0]
 8019770:	bf18      	it	ne
 8019772:	6059      	strne	r1, [r3, #4]
 8019774:	6863      	ldr	r3, [r4, #4]
 8019776:	bf08      	it	eq
 8019778:	f8c8 1000 	streq.w	r1, [r8]
 801977c:	5162      	str	r2, [r4, r5]
 801977e:	604b      	str	r3, [r1, #4]
 8019780:	4630      	mov	r0, r6
 8019782:	f000 f82f 	bl	80197e4 <__malloc_unlock>
 8019786:	f104 000b 	add.w	r0, r4, #11
 801978a:	1d23      	adds	r3, r4, #4
 801978c:	f020 0007 	bic.w	r0, r0, #7
 8019790:	1ac2      	subs	r2, r0, r3
 8019792:	bf1c      	itt	ne
 8019794:	1a1b      	subne	r3, r3, r0
 8019796:	50a3      	strne	r3, [r4, r2]
 8019798:	e7af      	b.n	80196fa <_malloc_r+0x22>
 801979a:	6862      	ldr	r2, [r4, #4]
 801979c:	42a3      	cmp	r3, r4
 801979e:	bf0c      	ite	eq
 80197a0:	f8c8 2000 	streq.w	r2, [r8]
 80197a4:	605a      	strne	r2, [r3, #4]
 80197a6:	e7eb      	b.n	8019780 <_malloc_r+0xa8>
 80197a8:	4623      	mov	r3, r4
 80197aa:	6864      	ldr	r4, [r4, #4]
 80197ac:	e7ae      	b.n	801970c <_malloc_r+0x34>
 80197ae:	463c      	mov	r4, r7
 80197b0:	687f      	ldr	r7, [r7, #4]
 80197b2:	e7b6      	b.n	8019722 <_malloc_r+0x4a>
 80197b4:	461a      	mov	r2, r3
 80197b6:	685b      	ldr	r3, [r3, #4]
 80197b8:	42a3      	cmp	r3, r4
 80197ba:	d1fb      	bne.n	80197b4 <_malloc_r+0xdc>
 80197bc:	2300      	movs	r3, #0
 80197be:	6053      	str	r3, [r2, #4]
 80197c0:	e7de      	b.n	8019780 <_malloc_r+0xa8>
 80197c2:	230c      	movs	r3, #12
 80197c4:	6033      	str	r3, [r6, #0]
 80197c6:	4630      	mov	r0, r6
 80197c8:	f000 f80c 	bl	80197e4 <__malloc_unlock>
 80197cc:	e794      	b.n	80196f8 <_malloc_r+0x20>
 80197ce:	6005      	str	r5, [r0, #0]
 80197d0:	e7d6      	b.n	8019780 <_malloc_r+0xa8>
 80197d2:	bf00      	nop
 80197d4:	20003edc 	.word	0x20003edc

080197d8 <__malloc_lock>:
 80197d8:	4801      	ldr	r0, [pc, #4]	@ (80197e0 <__malloc_lock+0x8>)
 80197da:	f7ff b89e 	b.w	801891a <__retarget_lock_acquire_recursive>
 80197de:	bf00      	nop
 80197e0:	20003ed4 	.word	0x20003ed4

080197e4 <__malloc_unlock>:
 80197e4:	4801      	ldr	r0, [pc, #4]	@ (80197ec <__malloc_unlock+0x8>)
 80197e6:	f7ff b899 	b.w	801891c <__retarget_lock_release_recursive>
 80197ea:	bf00      	nop
 80197ec:	20003ed4 	.word	0x20003ed4

080197f0 <_Balloc>:
 80197f0:	b570      	push	{r4, r5, r6, lr}
 80197f2:	69c6      	ldr	r6, [r0, #28]
 80197f4:	4604      	mov	r4, r0
 80197f6:	460d      	mov	r5, r1
 80197f8:	b976      	cbnz	r6, 8019818 <_Balloc+0x28>
 80197fa:	2010      	movs	r0, #16
 80197fc:	f7ff ff42 	bl	8019684 <malloc>
 8019800:	4602      	mov	r2, r0
 8019802:	61e0      	str	r0, [r4, #28]
 8019804:	b920      	cbnz	r0, 8019810 <_Balloc+0x20>
 8019806:	4b18      	ldr	r3, [pc, #96]	@ (8019868 <_Balloc+0x78>)
 8019808:	4818      	ldr	r0, [pc, #96]	@ (801986c <_Balloc+0x7c>)
 801980a:	216b      	movs	r1, #107	@ 0x6b
 801980c:	f000 fd7e 	bl	801a30c <__assert_func>
 8019810:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019814:	6006      	str	r6, [r0, #0]
 8019816:	60c6      	str	r6, [r0, #12]
 8019818:	69e6      	ldr	r6, [r4, #28]
 801981a:	68f3      	ldr	r3, [r6, #12]
 801981c:	b183      	cbz	r3, 8019840 <_Balloc+0x50>
 801981e:	69e3      	ldr	r3, [r4, #28]
 8019820:	68db      	ldr	r3, [r3, #12]
 8019822:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019826:	b9b8      	cbnz	r0, 8019858 <_Balloc+0x68>
 8019828:	2101      	movs	r1, #1
 801982a:	fa01 f605 	lsl.w	r6, r1, r5
 801982e:	1d72      	adds	r2, r6, #5
 8019830:	0092      	lsls	r2, r2, #2
 8019832:	4620      	mov	r0, r4
 8019834:	f000 fd88 	bl	801a348 <_calloc_r>
 8019838:	b160      	cbz	r0, 8019854 <_Balloc+0x64>
 801983a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801983e:	e00e      	b.n	801985e <_Balloc+0x6e>
 8019840:	2221      	movs	r2, #33	@ 0x21
 8019842:	2104      	movs	r1, #4
 8019844:	4620      	mov	r0, r4
 8019846:	f000 fd7f 	bl	801a348 <_calloc_r>
 801984a:	69e3      	ldr	r3, [r4, #28]
 801984c:	60f0      	str	r0, [r6, #12]
 801984e:	68db      	ldr	r3, [r3, #12]
 8019850:	2b00      	cmp	r3, #0
 8019852:	d1e4      	bne.n	801981e <_Balloc+0x2e>
 8019854:	2000      	movs	r0, #0
 8019856:	bd70      	pop	{r4, r5, r6, pc}
 8019858:	6802      	ldr	r2, [r0, #0]
 801985a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801985e:	2300      	movs	r3, #0
 8019860:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019864:	e7f7      	b.n	8019856 <_Balloc+0x66>
 8019866:	bf00      	nop
 8019868:	0801cda1 	.word	0x0801cda1
 801986c:	0801ce21 	.word	0x0801ce21

08019870 <_Bfree>:
 8019870:	b570      	push	{r4, r5, r6, lr}
 8019872:	69c6      	ldr	r6, [r0, #28]
 8019874:	4605      	mov	r5, r0
 8019876:	460c      	mov	r4, r1
 8019878:	b976      	cbnz	r6, 8019898 <_Bfree+0x28>
 801987a:	2010      	movs	r0, #16
 801987c:	f7ff ff02 	bl	8019684 <malloc>
 8019880:	4602      	mov	r2, r0
 8019882:	61e8      	str	r0, [r5, #28]
 8019884:	b920      	cbnz	r0, 8019890 <_Bfree+0x20>
 8019886:	4b09      	ldr	r3, [pc, #36]	@ (80198ac <_Bfree+0x3c>)
 8019888:	4809      	ldr	r0, [pc, #36]	@ (80198b0 <_Bfree+0x40>)
 801988a:	218f      	movs	r1, #143	@ 0x8f
 801988c:	f000 fd3e 	bl	801a30c <__assert_func>
 8019890:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019894:	6006      	str	r6, [r0, #0]
 8019896:	60c6      	str	r6, [r0, #12]
 8019898:	b13c      	cbz	r4, 80198aa <_Bfree+0x3a>
 801989a:	69eb      	ldr	r3, [r5, #28]
 801989c:	6862      	ldr	r2, [r4, #4]
 801989e:	68db      	ldr	r3, [r3, #12]
 80198a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80198a4:	6021      	str	r1, [r4, #0]
 80198a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80198aa:	bd70      	pop	{r4, r5, r6, pc}
 80198ac:	0801cda1 	.word	0x0801cda1
 80198b0:	0801ce21 	.word	0x0801ce21

080198b4 <__multadd>:
 80198b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80198b8:	690d      	ldr	r5, [r1, #16]
 80198ba:	4607      	mov	r7, r0
 80198bc:	460c      	mov	r4, r1
 80198be:	461e      	mov	r6, r3
 80198c0:	f101 0c14 	add.w	ip, r1, #20
 80198c4:	2000      	movs	r0, #0
 80198c6:	f8dc 3000 	ldr.w	r3, [ip]
 80198ca:	b299      	uxth	r1, r3
 80198cc:	fb02 6101 	mla	r1, r2, r1, r6
 80198d0:	0c1e      	lsrs	r6, r3, #16
 80198d2:	0c0b      	lsrs	r3, r1, #16
 80198d4:	fb02 3306 	mla	r3, r2, r6, r3
 80198d8:	b289      	uxth	r1, r1
 80198da:	3001      	adds	r0, #1
 80198dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80198e0:	4285      	cmp	r5, r0
 80198e2:	f84c 1b04 	str.w	r1, [ip], #4
 80198e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80198ea:	dcec      	bgt.n	80198c6 <__multadd+0x12>
 80198ec:	b30e      	cbz	r6, 8019932 <__multadd+0x7e>
 80198ee:	68a3      	ldr	r3, [r4, #8]
 80198f0:	42ab      	cmp	r3, r5
 80198f2:	dc19      	bgt.n	8019928 <__multadd+0x74>
 80198f4:	6861      	ldr	r1, [r4, #4]
 80198f6:	4638      	mov	r0, r7
 80198f8:	3101      	adds	r1, #1
 80198fa:	f7ff ff79 	bl	80197f0 <_Balloc>
 80198fe:	4680      	mov	r8, r0
 8019900:	b928      	cbnz	r0, 801990e <__multadd+0x5a>
 8019902:	4602      	mov	r2, r0
 8019904:	4b0c      	ldr	r3, [pc, #48]	@ (8019938 <__multadd+0x84>)
 8019906:	480d      	ldr	r0, [pc, #52]	@ (801993c <__multadd+0x88>)
 8019908:	21ba      	movs	r1, #186	@ 0xba
 801990a:	f000 fcff 	bl	801a30c <__assert_func>
 801990e:	6922      	ldr	r2, [r4, #16]
 8019910:	3202      	adds	r2, #2
 8019912:	f104 010c 	add.w	r1, r4, #12
 8019916:	0092      	lsls	r2, r2, #2
 8019918:	300c      	adds	r0, #12
 801991a:	f7ff f800 	bl	801891e <memcpy>
 801991e:	4621      	mov	r1, r4
 8019920:	4638      	mov	r0, r7
 8019922:	f7ff ffa5 	bl	8019870 <_Bfree>
 8019926:	4644      	mov	r4, r8
 8019928:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801992c:	3501      	adds	r5, #1
 801992e:	615e      	str	r6, [r3, #20]
 8019930:	6125      	str	r5, [r4, #16]
 8019932:	4620      	mov	r0, r4
 8019934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019938:	0801ce10 	.word	0x0801ce10
 801993c:	0801ce21 	.word	0x0801ce21

08019940 <__hi0bits>:
 8019940:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8019944:	4603      	mov	r3, r0
 8019946:	bf36      	itet	cc
 8019948:	0403      	lslcc	r3, r0, #16
 801994a:	2000      	movcs	r0, #0
 801994c:	2010      	movcc	r0, #16
 801994e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019952:	bf3c      	itt	cc
 8019954:	021b      	lslcc	r3, r3, #8
 8019956:	3008      	addcc	r0, #8
 8019958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801995c:	bf3c      	itt	cc
 801995e:	011b      	lslcc	r3, r3, #4
 8019960:	3004      	addcc	r0, #4
 8019962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019966:	bf3c      	itt	cc
 8019968:	009b      	lslcc	r3, r3, #2
 801996a:	3002      	addcc	r0, #2
 801996c:	2b00      	cmp	r3, #0
 801996e:	db05      	blt.n	801997c <__hi0bits+0x3c>
 8019970:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8019974:	f100 0001 	add.w	r0, r0, #1
 8019978:	bf08      	it	eq
 801997a:	2020      	moveq	r0, #32
 801997c:	4770      	bx	lr

0801997e <__lo0bits>:
 801997e:	6803      	ldr	r3, [r0, #0]
 8019980:	4602      	mov	r2, r0
 8019982:	f013 0007 	ands.w	r0, r3, #7
 8019986:	d00b      	beq.n	80199a0 <__lo0bits+0x22>
 8019988:	07d9      	lsls	r1, r3, #31
 801998a:	d421      	bmi.n	80199d0 <__lo0bits+0x52>
 801998c:	0798      	lsls	r0, r3, #30
 801998e:	bf49      	itett	mi
 8019990:	085b      	lsrmi	r3, r3, #1
 8019992:	089b      	lsrpl	r3, r3, #2
 8019994:	2001      	movmi	r0, #1
 8019996:	6013      	strmi	r3, [r2, #0]
 8019998:	bf5c      	itt	pl
 801999a:	6013      	strpl	r3, [r2, #0]
 801999c:	2002      	movpl	r0, #2
 801999e:	4770      	bx	lr
 80199a0:	b299      	uxth	r1, r3
 80199a2:	b909      	cbnz	r1, 80199a8 <__lo0bits+0x2a>
 80199a4:	0c1b      	lsrs	r3, r3, #16
 80199a6:	2010      	movs	r0, #16
 80199a8:	b2d9      	uxtb	r1, r3
 80199aa:	b909      	cbnz	r1, 80199b0 <__lo0bits+0x32>
 80199ac:	3008      	adds	r0, #8
 80199ae:	0a1b      	lsrs	r3, r3, #8
 80199b0:	0719      	lsls	r1, r3, #28
 80199b2:	bf04      	itt	eq
 80199b4:	091b      	lsreq	r3, r3, #4
 80199b6:	3004      	addeq	r0, #4
 80199b8:	0799      	lsls	r1, r3, #30
 80199ba:	bf04      	itt	eq
 80199bc:	089b      	lsreq	r3, r3, #2
 80199be:	3002      	addeq	r0, #2
 80199c0:	07d9      	lsls	r1, r3, #31
 80199c2:	d403      	bmi.n	80199cc <__lo0bits+0x4e>
 80199c4:	085b      	lsrs	r3, r3, #1
 80199c6:	f100 0001 	add.w	r0, r0, #1
 80199ca:	d003      	beq.n	80199d4 <__lo0bits+0x56>
 80199cc:	6013      	str	r3, [r2, #0]
 80199ce:	4770      	bx	lr
 80199d0:	2000      	movs	r0, #0
 80199d2:	4770      	bx	lr
 80199d4:	2020      	movs	r0, #32
 80199d6:	4770      	bx	lr

080199d8 <__i2b>:
 80199d8:	b510      	push	{r4, lr}
 80199da:	460c      	mov	r4, r1
 80199dc:	2101      	movs	r1, #1
 80199de:	f7ff ff07 	bl	80197f0 <_Balloc>
 80199e2:	4602      	mov	r2, r0
 80199e4:	b928      	cbnz	r0, 80199f2 <__i2b+0x1a>
 80199e6:	4b05      	ldr	r3, [pc, #20]	@ (80199fc <__i2b+0x24>)
 80199e8:	4805      	ldr	r0, [pc, #20]	@ (8019a00 <__i2b+0x28>)
 80199ea:	f240 1145 	movw	r1, #325	@ 0x145
 80199ee:	f000 fc8d 	bl	801a30c <__assert_func>
 80199f2:	2301      	movs	r3, #1
 80199f4:	6144      	str	r4, [r0, #20]
 80199f6:	6103      	str	r3, [r0, #16]
 80199f8:	bd10      	pop	{r4, pc}
 80199fa:	bf00      	nop
 80199fc:	0801ce10 	.word	0x0801ce10
 8019a00:	0801ce21 	.word	0x0801ce21

08019a04 <__multiply>:
 8019a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a08:	4617      	mov	r7, r2
 8019a0a:	690a      	ldr	r2, [r1, #16]
 8019a0c:	693b      	ldr	r3, [r7, #16]
 8019a0e:	429a      	cmp	r2, r3
 8019a10:	bfa8      	it	ge
 8019a12:	463b      	movge	r3, r7
 8019a14:	4689      	mov	r9, r1
 8019a16:	bfa4      	itt	ge
 8019a18:	460f      	movge	r7, r1
 8019a1a:	4699      	movge	r9, r3
 8019a1c:	693d      	ldr	r5, [r7, #16]
 8019a1e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8019a22:	68bb      	ldr	r3, [r7, #8]
 8019a24:	6879      	ldr	r1, [r7, #4]
 8019a26:	eb05 060a 	add.w	r6, r5, sl
 8019a2a:	42b3      	cmp	r3, r6
 8019a2c:	b085      	sub	sp, #20
 8019a2e:	bfb8      	it	lt
 8019a30:	3101      	addlt	r1, #1
 8019a32:	f7ff fedd 	bl	80197f0 <_Balloc>
 8019a36:	b930      	cbnz	r0, 8019a46 <__multiply+0x42>
 8019a38:	4602      	mov	r2, r0
 8019a3a:	4b41      	ldr	r3, [pc, #260]	@ (8019b40 <__multiply+0x13c>)
 8019a3c:	4841      	ldr	r0, [pc, #260]	@ (8019b44 <__multiply+0x140>)
 8019a3e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8019a42:	f000 fc63 	bl	801a30c <__assert_func>
 8019a46:	f100 0414 	add.w	r4, r0, #20
 8019a4a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8019a4e:	4623      	mov	r3, r4
 8019a50:	2200      	movs	r2, #0
 8019a52:	4573      	cmp	r3, lr
 8019a54:	d320      	bcc.n	8019a98 <__multiply+0x94>
 8019a56:	f107 0814 	add.w	r8, r7, #20
 8019a5a:	f109 0114 	add.w	r1, r9, #20
 8019a5e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8019a62:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8019a66:	9302      	str	r3, [sp, #8]
 8019a68:	1beb      	subs	r3, r5, r7
 8019a6a:	3b15      	subs	r3, #21
 8019a6c:	f023 0303 	bic.w	r3, r3, #3
 8019a70:	3304      	adds	r3, #4
 8019a72:	3715      	adds	r7, #21
 8019a74:	42bd      	cmp	r5, r7
 8019a76:	bf38      	it	cc
 8019a78:	2304      	movcc	r3, #4
 8019a7a:	9301      	str	r3, [sp, #4]
 8019a7c:	9b02      	ldr	r3, [sp, #8]
 8019a7e:	9103      	str	r1, [sp, #12]
 8019a80:	428b      	cmp	r3, r1
 8019a82:	d80c      	bhi.n	8019a9e <__multiply+0x9a>
 8019a84:	2e00      	cmp	r6, #0
 8019a86:	dd03      	ble.n	8019a90 <__multiply+0x8c>
 8019a88:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8019a8c:	2b00      	cmp	r3, #0
 8019a8e:	d055      	beq.n	8019b3c <__multiply+0x138>
 8019a90:	6106      	str	r6, [r0, #16]
 8019a92:	b005      	add	sp, #20
 8019a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a98:	f843 2b04 	str.w	r2, [r3], #4
 8019a9c:	e7d9      	b.n	8019a52 <__multiply+0x4e>
 8019a9e:	f8b1 a000 	ldrh.w	sl, [r1]
 8019aa2:	f1ba 0f00 	cmp.w	sl, #0
 8019aa6:	d01f      	beq.n	8019ae8 <__multiply+0xe4>
 8019aa8:	46c4      	mov	ip, r8
 8019aaa:	46a1      	mov	r9, r4
 8019aac:	2700      	movs	r7, #0
 8019aae:	f85c 2b04 	ldr.w	r2, [ip], #4
 8019ab2:	f8d9 3000 	ldr.w	r3, [r9]
 8019ab6:	fa1f fb82 	uxth.w	fp, r2
 8019aba:	b29b      	uxth	r3, r3
 8019abc:	fb0a 330b 	mla	r3, sl, fp, r3
 8019ac0:	443b      	add	r3, r7
 8019ac2:	f8d9 7000 	ldr.w	r7, [r9]
 8019ac6:	0c12      	lsrs	r2, r2, #16
 8019ac8:	0c3f      	lsrs	r7, r7, #16
 8019aca:	fb0a 7202 	mla	r2, sl, r2, r7
 8019ace:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8019ad2:	b29b      	uxth	r3, r3
 8019ad4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019ad8:	4565      	cmp	r5, ip
 8019ada:	f849 3b04 	str.w	r3, [r9], #4
 8019ade:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8019ae2:	d8e4      	bhi.n	8019aae <__multiply+0xaa>
 8019ae4:	9b01      	ldr	r3, [sp, #4]
 8019ae6:	50e7      	str	r7, [r4, r3]
 8019ae8:	9b03      	ldr	r3, [sp, #12]
 8019aea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8019aee:	3104      	adds	r1, #4
 8019af0:	f1b9 0f00 	cmp.w	r9, #0
 8019af4:	d020      	beq.n	8019b38 <__multiply+0x134>
 8019af6:	6823      	ldr	r3, [r4, #0]
 8019af8:	4647      	mov	r7, r8
 8019afa:	46a4      	mov	ip, r4
 8019afc:	f04f 0a00 	mov.w	sl, #0
 8019b00:	f8b7 b000 	ldrh.w	fp, [r7]
 8019b04:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8019b08:	fb09 220b 	mla	r2, r9, fp, r2
 8019b0c:	4452      	add	r2, sl
 8019b0e:	b29b      	uxth	r3, r3
 8019b10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019b14:	f84c 3b04 	str.w	r3, [ip], #4
 8019b18:	f857 3b04 	ldr.w	r3, [r7], #4
 8019b1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019b20:	f8bc 3000 	ldrh.w	r3, [ip]
 8019b24:	fb09 330a 	mla	r3, r9, sl, r3
 8019b28:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8019b2c:	42bd      	cmp	r5, r7
 8019b2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019b32:	d8e5      	bhi.n	8019b00 <__multiply+0xfc>
 8019b34:	9a01      	ldr	r2, [sp, #4]
 8019b36:	50a3      	str	r3, [r4, r2]
 8019b38:	3404      	adds	r4, #4
 8019b3a:	e79f      	b.n	8019a7c <__multiply+0x78>
 8019b3c:	3e01      	subs	r6, #1
 8019b3e:	e7a1      	b.n	8019a84 <__multiply+0x80>
 8019b40:	0801ce10 	.word	0x0801ce10
 8019b44:	0801ce21 	.word	0x0801ce21

08019b48 <__pow5mult>:
 8019b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019b4c:	4615      	mov	r5, r2
 8019b4e:	f012 0203 	ands.w	r2, r2, #3
 8019b52:	4607      	mov	r7, r0
 8019b54:	460e      	mov	r6, r1
 8019b56:	d007      	beq.n	8019b68 <__pow5mult+0x20>
 8019b58:	4c25      	ldr	r4, [pc, #148]	@ (8019bf0 <__pow5mult+0xa8>)
 8019b5a:	3a01      	subs	r2, #1
 8019b5c:	2300      	movs	r3, #0
 8019b5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8019b62:	f7ff fea7 	bl	80198b4 <__multadd>
 8019b66:	4606      	mov	r6, r0
 8019b68:	10ad      	asrs	r5, r5, #2
 8019b6a:	d03d      	beq.n	8019be8 <__pow5mult+0xa0>
 8019b6c:	69fc      	ldr	r4, [r7, #28]
 8019b6e:	b97c      	cbnz	r4, 8019b90 <__pow5mult+0x48>
 8019b70:	2010      	movs	r0, #16
 8019b72:	f7ff fd87 	bl	8019684 <malloc>
 8019b76:	4602      	mov	r2, r0
 8019b78:	61f8      	str	r0, [r7, #28]
 8019b7a:	b928      	cbnz	r0, 8019b88 <__pow5mult+0x40>
 8019b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8019bf4 <__pow5mult+0xac>)
 8019b7e:	481e      	ldr	r0, [pc, #120]	@ (8019bf8 <__pow5mult+0xb0>)
 8019b80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8019b84:	f000 fbc2 	bl	801a30c <__assert_func>
 8019b88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019b8c:	6004      	str	r4, [r0, #0]
 8019b8e:	60c4      	str	r4, [r0, #12]
 8019b90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8019b94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8019b98:	b94c      	cbnz	r4, 8019bae <__pow5mult+0x66>
 8019b9a:	f240 2171 	movw	r1, #625	@ 0x271
 8019b9e:	4638      	mov	r0, r7
 8019ba0:	f7ff ff1a 	bl	80199d8 <__i2b>
 8019ba4:	2300      	movs	r3, #0
 8019ba6:	f8c8 0008 	str.w	r0, [r8, #8]
 8019baa:	4604      	mov	r4, r0
 8019bac:	6003      	str	r3, [r0, #0]
 8019bae:	f04f 0900 	mov.w	r9, #0
 8019bb2:	07eb      	lsls	r3, r5, #31
 8019bb4:	d50a      	bpl.n	8019bcc <__pow5mult+0x84>
 8019bb6:	4631      	mov	r1, r6
 8019bb8:	4622      	mov	r2, r4
 8019bba:	4638      	mov	r0, r7
 8019bbc:	f7ff ff22 	bl	8019a04 <__multiply>
 8019bc0:	4631      	mov	r1, r6
 8019bc2:	4680      	mov	r8, r0
 8019bc4:	4638      	mov	r0, r7
 8019bc6:	f7ff fe53 	bl	8019870 <_Bfree>
 8019bca:	4646      	mov	r6, r8
 8019bcc:	106d      	asrs	r5, r5, #1
 8019bce:	d00b      	beq.n	8019be8 <__pow5mult+0xa0>
 8019bd0:	6820      	ldr	r0, [r4, #0]
 8019bd2:	b938      	cbnz	r0, 8019be4 <__pow5mult+0x9c>
 8019bd4:	4622      	mov	r2, r4
 8019bd6:	4621      	mov	r1, r4
 8019bd8:	4638      	mov	r0, r7
 8019bda:	f7ff ff13 	bl	8019a04 <__multiply>
 8019bde:	6020      	str	r0, [r4, #0]
 8019be0:	f8c0 9000 	str.w	r9, [r0]
 8019be4:	4604      	mov	r4, r0
 8019be6:	e7e4      	b.n	8019bb2 <__pow5mult+0x6a>
 8019be8:	4630      	mov	r0, r6
 8019bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019bee:	bf00      	nop
 8019bf0:	0801ced4 	.word	0x0801ced4
 8019bf4:	0801cda1 	.word	0x0801cda1
 8019bf8:	0801ce21 	.word	0x0801ce21

08019bfc <__lshift>:
 8019bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019c00:	460c      	mov	r4, r1
 8019c02:	6849      	ldr	r1, [r1, #4]
 8019c04:	6923      	ldr	r3, [r4, #16]
 8019c06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019c0a:	68a3      	ldr	r3, [r4, #8]
 8019c0c:	4607      	mov	r7, r0
 8019c0e:	4691      	mov	r9, r2
 8019c10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8019c14:	f108 0601 	add.w	r6, r8, #1
 8019c18:	42b3      	cmp	r3, r6
 8019c1a:	db0b      	blt.n	8019c34 <__lshift+0x38>
 8019c1c:	4638      	mov	r0, r7
 8019c1e:	f7ff fde7 	bl	80197f0 <_Balloc>
 8019c22:	4605      	mov	r5, r0
 8019c24:	b948      	cbnz	r0, 8019c3a <__lshift+0x3e>
 8019c26:	4602      	mov	r2, r0
 8019c28:	4b28      	ldr	r3, [pc, #160]	@ (8019ccc <__lshift+0xd0>)
 8019c2a:	4829      	ldr	r0, [pc, #164]	@ (8019cd0 <__lshift+0xd4>)
 8019c2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8019c30:	f000 fb6c 	bl	801a30c <__assert_func>
 8019c34:	3101      	adds	r1, #1
 8019c36:	005b      	lsls	r3, r3, #1
 8019c38:	e7ee      	b.n	8019c18 <__lshift+0x1c>
 8019c3a:	2300      	movs	r3, #0
 8019c3c:	f100 0114 	add.w	r1, r0, #20
 8019c40:	f100 0210 	add.w	r2, r0, #16
 8019c44:	4618      	mov	r0, r3
 8019c46:	4553      	cmp	r3, sl
 8019c48:	db33      	blt.n	8019cb2 <__lshift+0xb6>
 8019c4a:	6920      	ldr	r0, [r4, #16]
 8019c4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019c50:	f104 0314 	add.w	r3, r4, #20
 8019c54:	f019 091f 	ands.w	r9, r9, #31
 8019c58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019c5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019c60:	d02b      	beq.n	8019cba <__lshift+0xbe>
 8019c62:	f1c9 0e20 	rsb	lr, r9, #32
 8019c66:	468a      	mov	sl, r1
 8019c68:	2200      	movs	r2, #0
 8019c6a:	6818      	ldr	r0, [r3, #0]
 8019c6c:	fa00 f009 	lsl.w	r0, r0, r9
 8019c70:	4310      	orrs	r0, r2
 8019c72:	f84a 0b04 	str.w	r0, [sl], #4
 8019c76:	f853 2b04 	ldr.w	r2, [r3], #4
 8019c7a:	459c      	cmp	ip, r3
 8019c7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8019c80:	d8f3      	bhi.n	8019c6a <__lshift+0x6e>
 8019c82:	ebac 0304 	sub.w	r3, ip, r4
 8019c86:	3b15      	subs	r3, #21
 8019c88:	f023 0303 	bic.w	r3, r3, #3
 8019c8c:	3304      	adds	r3, #4
 8019c8e:	f104 0015 	add.w	r0, r4, #21
 8019c92:	4560      	cmp	r0, ip
 8019c94:	bf88      	it	hi
 8019c96:	2304      	movhi	r3, #4
 8019c98:	50ca      	str	r2, [r1, r3]
 8019c9a:	b10a      	cbz	r2, 8019ca0 <__lshift+0xa4>
 8019c9c:	f108 0602 	add.w	r6, r8, #2
 8019ca0:	3e01      	subs	r6, #1
 8019ca2:	4638      	mov	r0, r7
 8019ca4:	612e      	str	r6, [r5, #16]
 8019ca6:	4621      	mov	r1, r4
 8019ca8:	f7ff fde2 	bl	8019870 <_Bfree>
 8019cac:	4628      	mov	r0, r5
 8019cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019cb2:	f842 0f04 	str.w	r0, [r2, #4]!
 8019cb6:	3301      	adds	r3, #1
 8019cb8:	e7c5      	b.n	8019c46 <__lshift+0x4a>
 8019cba:	3904      	subs	r1, #4
 8019cbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8019cc0:	f841 2f04 	str.w	r2, [r1, #4]!
 8019cc4:	459c      	cmp	ip, r3
 8019cc6:	d8f9      	bhi.n	8019cbc <__lshift+0xc0>
 8019cc8:	e7ea      	b.n	8019ca0 <__lshift+0xa4>
 8019cca:	bf00      	nop
 8019ccc:	0801ce10 	.word	0x0801ce10
 8019cd0:	0801ce21 	.word	0x0801ce21

08019cd4 <__mcmp>:
 8019cd4:	690a      	ldr	r2, [r1, #16]
 8019cd6:	4603      	mov	r3, r0
 8019cd8:	6900      	ldr	r0, [r0, #16]
 8019cda:	1a80      	subs	r0, r0, r2
 8019cdc:	b530      	push	{r4, r5, lr}
 8019cde:	d10e      	bne.n	8019cfe <__mcmp+0x2a>
 8019ce0:	3314      	adds	r3, #20
 8019ce2:	3114      	adds	r1, #20
 8019ce4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8019ce8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8019cec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8019cf0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8019cf4:	4295      	cmp	r5, r2
 8019cf6:	d003      	beq.n	8019d00 <__mcmp+0x2c>
 8019cf8:	d205      	bcs.n	8019d06 <__mcmp+0x32>
 8019cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8019cfe:	bd30      	pop	{r4, r5, pc}
 8019d00:	42a3      	cmp	r3, r4
 8019d02:	d3f3      	bcc.n	8019cec <__mcmp+0x18>
 8019d04:	e7fb      	b.n	8019cfe <__mcmp+0x2a>
 8019d06:	2001      	movs	r0, #1
 8019d08:	e7f9      	b.n	8019cfe <__mcmp+0x2a>
	...

08019d0c <__mdiff>:
 8019d0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d10:	4689      	mov	r9, r1
 8019d12:	4606      	mov	r6, r0
 8019d14:	4611      	mov	r1, r2
 8019d16:	4648      	mov	r0, r9
 8019d18:	4614      	mov	r4, r2
 8019d1a:	f7ff ffdb 	bl	8019cd4 <__mcmp>
 8019d1e:	1e05      	subs	r5, r0, #0
 8019d20:	d112      	bne.n	8019d48 <__mdiff+0x3c>
 8019d22:	4629      	mov	r1, r5
 8019d24:	4630      	mov	r0, r6
 8019d26:	f7ff fd63 	bl	80197f0 <_Balloc>
 8019d2a:	4602      	mov	r2, r0
 8019d2c:	b928      	cbnz	r0, 8019d3a <__mdiff+0x2e>
 8019d2e:	4b3f      	ldr	r3, [pc, #252]	@ (8019e2c <__mdiff+0x120>)
 8019d30:	f240 2137 	movw	r1, #567	@ 0x237
 8019d34:	483e      	ldr	r0, [pc, #248]	@ (8019e30 <__mdiff+0x124>)
 8019d36:	f000 fae9 	bl	801a30c <__assert_func>
 8019d3a:	2301      	movs	r3, #1
 8019d3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019d40:	4610      	mov	r0, r2
 8019d42:	b003      	add	sp, #12
 8019d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d48:	bfbc      	itt	lt
 8019d4a:	464b      	movlt	r3, r9
 8019d4c:	46a1      	movlt	r9, r4
 8019d4e:	4630      	mov	r0, r6
 8019d50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8019d54:	bfba      	itte	lt
 8019d56:	461c      	movlt	r4, r3
 8019d58:	2501      	movlt	r5, #1
 8019d5a:	2500      	movge	r5, #0
 8019d5c:	f7ff fd48 	bl	80197f0 <_Balloc>
 8019d60:	4602      	mov	r2, r0
 8019d62:	b918      	cbnz	r0, 8019d6c <__mdiff+0x60>
 8019d64:	4b31      	ldr	r3, [pc, #196]	@ (8019e2c <__mdiff+0x120>)
 8019d66:	f240 2145 	movw	r1, #581	@ 0x245
 8019d6a:	e7e3      	b.n	8019d34 <__mdiff+0x28>
 8019d6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019d70:	6926      	ldr	r6, [r4, #16]
 8019d72:	60c5      	str	r5, [r0, #12]
 8019d74:	f109 0310 	add.w	r3, r9, #16
 8019d78:	f109 0514 	add.w	r5, r9, #20
 8019d7c:	f104 0e14 	add.w	lr, r4, #20
 8019d80:	f100 0b14 	add.w	fp, r0, #20
 8019d84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8019d88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8019d8c:	9301      	str	r3, [sp, #4]
 8019d8e:	46d9      	mov	r9, fp
 8019d90:	f04f 0c00 	mov.w	ip, #0
 8019d94:	9b01      	ldr	r3, [sp, #4]
 8019d96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8019d9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8019d9e:	9301      	str	r3, [sp, #4]
 8019da0:	fa1f f38a 	uxth.w	r3, sl
 8019da4:	4619      	mov	r1, r3
 8019da6:	b283      	uxth	r3, r0
 8019da8:	1acb      	subs	r3, r1, r3
 8019daa:	0c00      	lsrs	r0, r0, #16
 8019dac:	4463      	add	r3, ip
 8019dae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8019db2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8019db6:	b29b      	uxth	r3, r3
 8019db8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8019dbc:	4576      	cmp	r6, lr
 8019dbe:	f849 3b04 	str.w	r3, [r9], #4
 8019dc2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019dc6:	d8e5      	bhi.n	8019d94 <__mdiff+0x88>
 8019dc8:	1b33      	subs	r3, r6, r4
 8019dca:	3b15      	subs	r3, #21
 8019dcc:	f023 0303 	bic.w	r3, r3, #3
 8019dd0:	3415      	adds	r4, #21
 8019dd2:	3304      	adds	r3, #4
 8019dd4:	42a6      	cmp	r6, r4
 8019dd6:	bf38      	it	cc
 8019dd8:	2304      	movcc	r3, #4
 8019dda:	441d      	add	r5, r3
 8019ddc:	445b      	add	r3, fp
 8019dde:	461e      	mov	r6, r3
 8019de0:	462c      	mov	r4, r5
 8019de2:	4544      	cmp	r4, r8
 8019de4:	d30e      	bcc.n	8019e04 <__mdiff+0xf8>
 8019de6:	f108 0103 	add.w	r1, r8, #3
 8019dea:	1b49      	subs	r1, r1, r5
 8019dec:	f021 0103 	bic.w	r1, r1, #3
 8019df0:	3d03      	subs	r5, #3
 8019df2:	45a8      	cmp	r8, r5
 8019df4:	bf38      	it	cc
 8019df6:	2100      	movcc	r1, #0
 8019df8:	440b      	add	r3, r1
 8019dfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019dfe:	b191      	cbz	r1, 8019e26 <__mdiff+0x11a>
 8019e00:	6117      	str	r7, [r2, #16]
 8019e02:	e79d      	b.n	8019d40 <__mdiff+0x34>
 8019e04:	f854 1b04 	ldr.w	r1, [r4], #4
 8019e08:	46e6      	mov	lr, ip
 8019e0a:	0c08      	lsrs	r0, r1, #16
 8019e0c:	fa1c fc81 	uxtah	ip, ip, r1
 8019e10:	4471      	add	r1, lr
 8019e12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8019e16:	b289      	uxth	r1, r1
 8019e18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8019e1c:	f846 1b04 	str.w	r1, [r6], #4
 8019e20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019e24:	e7dd      	b.n	8019de2 <__mdiff+0xd6>
 8019e26:	3f01      	subs	r7, #1
 8019e28:	e7e7      	b.n	8019dfa <__mdiff+0xee>
 8019e2a:	bf00      	nop
 8019e2c:	0801ce10 	.word	0x0801ce10
 8019e30:	0801ce21 	.word	0x0801ce21

08019e34 <__d2b>:
 8019e34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019e38:	460f      	mov	r7, r1
 8019e3a:	2101      	movs	r1, #1
 8019e3c:	ec59 8b10 	vmov	r8, r9, d0
 8019e40:	4616      	mov	r6, r2
 8019e42:	f7ff fcd5 	bl	80197f0 <_Balloc>
 8019e46:	4604      	mov	r4, r0
 8019e48:	b930      	cbnz	r0, 8019e58 <__d2b+0x24>
 8019e4a:	4602      	mov	r2, r0
 8019e4c:	4b23      	ldr	r3, [pc, #140]	@ (8019edc <__d2b+0xa8>)
 8019e4e:	4824      	ldr	r0, [pc, #144]	@ (8019ee0 <__d2b+0xac>)
 8019e50:	f240 310f 	movw	r1, #783	@ 0x30f
 8019e54:	f000 fa5a 	bl	801a30c <__assert_func>
 8019e58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8019e5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019e60:	b10d      	cbz	r5, 8019e66 <__d2b+0x32>
 8019e62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8019e66:	9301      	str	r3, [sp, #4]
 8019e68:	f1b8 0300 	subs.w	r3, r8, #0
 8019e6c:	d023      	beq.n	8019eb6 <__d2b+0x82>
 8019e6e:	4668      	mov	r0, sp
 8019e70:	9300      	str	r3, [sp, #0]
 8019e72:	f7ff fd84 	bl	801997e <__lo0bits>
 8019e76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8019e7a:	b1d0      	cbz	r0, 8019eb2 <__d2b+0x7e>
 8019e7c:	f1c0 0320 	rsb	r3, r0, #32
 8019e80:	fa02 f303 	lsl.w	r3, r2, r3
 8019e84:	430b      	orrs	r3, r1
 8019e86:	40c2      	lsrs	r2, r0
 8019e88:	6163      	str	r3, [r4, #20]
 8019e8a:	9201      	str	r2, [sp, #4]
 8019e8c:	9b01      	ldr	r3, [sp, #4]
 8019e8e:	61a3      	str	r3, [r4, #24]
 8019e90:	2b00      	cmp	r3, #0
 8019e92:	bf0c      	ite	eq
 8019e94:	2201      	moveq	r2, #1
 8019e96:	2202      	movne	r2, #2
 8019e98:	6122      	str	r2, [r4, #16]
 8019e9a:	b1a5      	cbz	r5, 8019ec6 <__d2b+0x92>
 8019e9c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019ea0:	4405      	add	r5, r0
 8019ea2:	603d      	str	r5, [r7, #0]
 8019ea4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019ea8:	6030      	str	r0, [r6, #0]
 8019eaa:	4620      	mov	r0, r4
 8019eac:	b003      	add	sp, #12
 8019eae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019eb2:	6161      	str	r1, [r4, #20]
 8019eb4:	e7ea      	b.n	8019e8c <__d2b+0x58>
 8019eb6:	a801      	add	r0, sp, #4
 8019eb8:	f7ff fd61 	bl	801997e <__lo0bits>
 8019ebc:	9b01      	ldr	r3, [sp, #4]
 8019ebe:	6163      	str	r3, [r4, #20]
 8019ec0:	3020      	adds	r0, #32
 8019ec2:	2201      	movs	r2, #1
 8019ec4:	e7e8      	b.n	8019e98 <__d2b+0x64>
 8019ec6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019eca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8019ece:	6038      	str	r0, [r7, #0]
 8019ed0:	6918      	ldr	r0, [r3, #16]
 8019ed2:	f7ff fd35 	bl	8019940 <__hi0bits>
 8019ed6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019eda:	e7e5      	b.n	8019ea8 <__d2b+0x74>
 8019edc:	0801ce10 	.word	0x0801ce10
 8019ee0:	0801ce21 	.word	0x0801ce21

08019ee4 <__ssputs_r>:
 8019ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019ee8:	688e      	ldr	r6, [r1, #8]
 8019eea:	461f      	mov	r7, r3
 8019eec:	42be      	cmp	r6, r7
 8019eee:	680b      	ldr	r3, [r1, #0]
 8019ef0:	4682      	mov	sl, r0
 8019ef2:	460c      	mov	r4, r1
 8019ef4:	4690      	mov	r8, r2
 8019ef6:	d82d      	bhi.n	8019f54 <__ssputs_r+0x70>
 8019ef8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019efc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019f00:	d026      	beq.n	8019f50 <__ssputs_r+0x6c>
 8019f02:	6965      	ldr	r5, [r4, #20]
 8019f04:	6909      	ldr	r1, [r1, #16]
 8019f06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019f0a:	eba3 0901 	sub.w	r9, r3, r1
 8019f0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019f12:	1c7b      	adds	r3, r7, #1
 8019f14:	444b      	add	r3, r9
 8019f16:	106d      	asrs	r5, r5, #1
 8019f18:	429d      	cmp	r5, r3
 8019f1a:	bf38      	it	cc
 8019f1c:	461d      	movcc	r5, r3
 8019f1e:	0553      	lsls	r3, r2, #21
 8019f20:	d527      	bpl.n	8019f72 <__ssputs_r+0x8e>
 8019f22:	4629      	mov	r1, r5
 8019f24:	f7ff fbd8 	bl	80196d8 <_malloc_r>
 8019f28:	4606      	mov	r6, r0
 8019f2a:	b360      	cbz	r0, 8019f86 <__ssputs_r+0xa2>
 8019f2c:	6921      	ldr	r1, [r4, #16]
 8019f2e:	464a      	mov	r2, r9
 8019f30:	f7fe fcf5 	bl	801891e <memcpy>
 8019f34:	89a3      	ldrh	r3, [r4, #12]
 8019f36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019f3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019f3e:	81a3      	strh	r3, [r4, #12]
 8019f40:	6126      	str	r6, [r4, #16]
 8019f42:	6165      	str	r5, [r4, #20]
 8019f44:	444e      	add	r6, r9
 8019f46:	eba5 0509 	sub.w	r5, r5, r9
 8019f4a:	6026      	str	r6, [r4, #0]
 8019f4c:	60a5      	str	r5, [r4, #8]
 8019f4e:	463e      	mov	r6, r7
 8019f50:	42be      	cmp	r6, r7
 8019f52:	d900      	bls.n	8019f56 <__ssputs_r+0x72>
 8019f54:	463e      	mov	r6, r7
 8019f56:	6820      	ldr	r0, [r4, #0]
 8019f58:	4632      	mov	r2, r6
 8019f5a:	4641      	mov	r1, r8
 8019f5c:	f7fe fc45 	bl	80187ea <memmove>
 8019f60:	68a3      	ldr	r3, [r4, #8]
 8019f62:	1b9b      	subs	r3, r3, r6
 8019f64:	60a3      	str	r3, [r4, #8]
 8019f66:	6823      	ldr	r3, [r4, #0]
 8019f68:	4433      	add	r3, r6
 8019f6a:	6023      	str	r3, [r4, #0]
 8019f6c:	2000      	movs	r0, #0
 8019f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f72:	462a      	mov	r2, r5
 8019f74:	f000 fa0e 	bl	801a394 <_realloc_r>
 8019f78:	4606      	mov	r6, r0
 8019f7a:	2800      	cmp	r0, #0
 8019f7c:	d1e0      	bne.n	8019f40 <__ssputs_r+0x5c>
 8019f7e:	6921      	ldr	r1, [r4, #16]
 8019f80:	4650      	mov	r0, sl
 8019f82:	f7ff fb35 	bl	80195f0 <_free_r>
 8019f86:	230c      	movs	r3, #12
 8019f88:	f8ca 3000 	str.w	r3, [sl]
 8019f8c:	89a3      	ldrh	r3, [r4, #12]
 8019f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019f92:	81a3      	strh	r3, [r4, #12]
 8019f94:	f04f 30ff 	mov.w	r0, #4294967295
 8019f98:	e7e9      	b.n	8019f6e <__ssputs_r+0x8a>
	...

08019f9c <_svfiprintf_r>:
 8019f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fa0:	4698      	mov	r8, r3
 8019fa2:	898b      	ldrh	r3, [r1, #12]
 8019fa4:	061b      	lsls	r3, r3, #24
 8019fa6:	b09d      	sub	sp, #116	@ 0x74
 8019fa8:	4607      	mov	r7, r0
 8019faa:	460d      	mov	r5, r1
 8019fac:	4614      	mov	r4, r2
 8019fae:	d510      	bpl.n	8019fd2 <_svfiprintf_r+0x36>
 8019fb0:	690b      	ldr	r3, [r1, #16]
 8019fb2:	b973      	cbnz	r3, 8019fd2 <_svfiprintf_r+0x36>
 8019fb4:	2140      	movs	r1, #64	@ 0x40
 8019fb6:	f7ff fb8f 	bl	80196d8 <_malloc_r>
 8019fba:	6028      	str	r0, [r5, #0]
 8019fbc:	6128      	str	r0, [r5, #16]
 8019fbe:	b930      	cbnz	r0, 8019fce <_svfiprintf_r+0x32>
 8019fc0:	230c      	movs	r3, #12
 8019fc2:	603b      	str	r3, [r7, #0]
 8019fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8019fc8:	b01d      	add	sp, #116	@ 0x74
 8019fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019fce:	2340      	movs	r3, #64	@ 0x40
 8019fd0:	616b      	str	r3, [r5, #20]
 8019fd2:	2300      	movs	r3, #0
 8019fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8019fd6:	2320      	movs	r3, #32
 8019fd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019fdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8019fe0:	2330      	movs	r3, #48	@ 0x30
 8019fe2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801a180 <_svfiprintf_r+0x1e4>
 8019fe6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019fea:	f04f 0901 	mov.w	r9, #1
 8019fee:	4623      	mov	r3, r4
 8019ff0:	469a      	mov	sl, r3
 8019ff2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019ff6:	b10a      	cbz	r2, 8019ffc <_svfiprintf_r+0x60>
 8019ff8:	2a25      	cmp	r2, #37	@ 0x25
 8019ffa:	d1f9      	bne.n	8019ff0 <_svfiprintf_r+0x54>
 8019ffc:	ebba 0b04 	subs.w	fp, sl, r4
 801a000:	d00b      	beq.n	801a01a <_svfiprintf_r+0x7e>
 801a002:	465b      	mov	r3, fp
 801a004:	4622      	mov	r2, r4
 801a006:	4629      	mov	r1, r5
 801a008:	4638      	mov	r0, r7
 801a00a:	f7ff ff6b 	bl	8019ee4 <__ssputs_r>
 801a00e:	3001      	adds	r0, #1
 801a010:	f000 80a7 	beq.w	801a162 <_svfiprintf_r+0x1c6>
 801a014:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a016:	445a      	add	r2, fp
 801a018:	9209      	str	r2, [sp, #36]	@ 0x24
 801a01a:	f89a 3000 	ldrb.w	r3, [sl]
 801a01e:	2b00      	cmp	r3, #0
 801a020:	f000 809f 	beq.w	801a162 <_svfiprintf_r+0x1c6>
 801a024:	2300      	movs	r3, #0
 801a026:	f04f 32ff 	mov.w	r2, #4294967295
 801a02a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a02e:	f10a 0a01 	add.w	sl, sl, #1
 801a032:	9304      	str	r3, [sp, #16]
 801a034:	9307      	str	r3, [sp, #28]
 801a036:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a03a:	931a      	str	r3, [sp, #104]	@ 0x68
 801a03c:	4654      	mov	r4, sl
 801a03e:	2205      	movs	r2, #5
 801a040:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a044:	484e      	ldr	r0, [pc, #312]	@ (801a180 <_svfiprintf_r+0x1e4>)
 801a046:	f7e6 f8eb 	bl	8000220 <memchr>
 801a04a:	9a04      	ldr	r2, [sp, #16]
 801a04c:	b9d8      	cbnz	r0, 801a086 <_svfiprintf_r+0xea>
 801a04e:	06d0      	lsls	r0, r2, #27
 801a050:	bf44      	itt	mi
 801a052:	2320      	movmi	r3, #32
 801a054:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a058:	0711      	lsls	r1, r2, #28
 801a05a:	bf44      	itt	mi
 801a05c:	232b      	movmi	r3, #43	@ 0x2b
 801a05e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a062:	f89a 3000 	ldrb.w	r3, [sl]
 801a066:	2b2a      	cmp	r3, #42	@ 0x2a
 801a068:	d015      	beq.n	801a096 <_svfiprintf_r+0xfa>
 801a06a:	9a07      	ldr	r2, [sp, #28]
 801a06c:	4654      	mov	r4, sl
 801a06e:	2000      	movs	r0, #0
 801a070:	f04f 0c0a 	mov.w	ip, #10
 801a074:	4621      	mov	r1, r4
 801a076:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a07a:	3b30      	subs	r3, #48	@ 0x30
 801a07c:	2b09      	cmp	r3, #9
 801a07e:	d94b      	bls.n	801a118 <_svfiprintf_r+0x17c>
 801a080:	b1b0      	cbz	r0, 801a0b0 <_svfiprintf_r+0x114>
 801a082:	9207      	str	r2, [sp, #28]
 801a084:	e014      	b.n	801a0b0 <_svfiprintf_r+0x114>
 801a086:	eba0 0308 	sub.w	r3, r0, r8
 801a08a:	fa09 f303 	lsl.w	r3, r9, r3
 801a08e:	4313      	orrs	r3, r2
 801a090:	9304      	str	r3, [sp, #16]
 801a092:	46a2      	mov	sl, r4
 801a094:	e7d2      	b.n	801a03c <_svfiprintf_r+0xa0>
 801a096:	9b03      	ldr	r3, [sp, #12]
 801a098:	1d19      	adds	r1, r3, #4
 801a09a:	681b      	ldr	r3, [r3, #0]
 801a09c:	9103      	str	r1, [sp, #12]
 801a09e:	2b00      	cmp	r3, #0
 801a0a0:	bfbb      	ittet	lt
 801a0a2:	425b      	neglt	r3, r3
 801a0a4:	f042 0202 	orrlt.w	r2, r2, #2
 801a0a8:	9307      	strge	r3, [sp, #28]
 801a0aa:	9307      	strlt	r3, [sp, #28]
 801a0ac:	bfb8      	it	lt
 801a0ae:	9204      	strlt	r2, [sp, #16]
 801a0b0:	7823      	ldrb	r3, [r4, #0]
 801a0b2:	2b2e      	cmp	r3, #46	@ 0x2e
 801a0b4:	d10a      	bne.n	801a0cc <_svfiprintf_r+0x130>
 801a0b6:	7863      	ldrb	r3, [r4, #1]
 801a0b8:	2b2a      	cmp	r3, #42	@ 0x2a
 801a0ba:	d132      	bne.n	801a122 <_svfiprintf_r+0x186>
 801a0bc:	9b03      	ldr	r3, [sp, #12]
 801a0be:	1d1a      	adds	r2, r3, #4
 801a0c0:	681b      	ldr	r3, [r3, #0]
 801a0c2:	9203      	str	r2, [sp, #12]
 801a0c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a0c8:	3402      	adds	r4, #2
 801a0ca:	9305      	str	r3, [sp, #20]
 801a0cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801a190 <_svfiprintf_r+0x1f4>
 801a0d0:	7821      	ldrb	r1, [r4, #0]
 801a0d2:	2203      	movs	r2, #3
 801a0d4:	4650      	mov	r0, sl
 801a0d6:	f7e6 f8a3 	bl	8000220 <memchr>
 801a0da:	b138      	cbz	r0, 801a0ec <_svfiprintf_r+0x150>
 801a0dc:	9b04      	ldr	r3, [sp, #16]
 801a0de:	eba0 000a 	sub.w	r0, r0, sl
 801a0e2:	2240      	movs	r2, #64	@ 0x40
 801a0e4:	4082      	lsls	r2, r0
 801a0e6:	4313      	orrs	r3, r2
 801a0e8:	3401      	adds	r4, #1
 801a0ea:	9304      	str	r3, [sp, #16]
 801a0ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a0f0:	4824      	ldr	r0, [pc, #144]	@ (801a184 <_svfiprintf_r+0x1e8>)
 801a0f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a0f6:	2206      	movs	r2, #6
 801a0f8:	f7e6 f892 	bl	8000220 <memchr>
 801a0fc:	2800      	cmp	r0, #0
 801a0fe:	d036      	beq.n	801a16e <_svfiprintf_r+0x1d2>
 801a100:	4b21      	ldr	r3, [pc, #132]	@ (801a188 <_svfiprintf_r+0x1ec>)
 801a102:	bb1b      	cbnz	r3, 801a14c <_svfiprintf_r+0x1b0>
 801a104:	9b03      	ldr	r3, [sp, #12]
 801a106:	3307      	adds	r3, #7
 801a108:	f023 0307 	bic.w	r3, r3, #7
 801a10c:	3308      	adds	r3, #8
 801a10e:	9303      	str	r3, [sp, #12]
 801a110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a112:	4433      	add	r3, r6
 801a114:	9309      	str	r3, [sp, #36]	@ 0x24
 801a116:	e76a      	b.n	8019fee <_svfiprintf_r+0x52>
 801a118:	fb0c 3202 	mla	r2, ip, r2, r3
 801a11c:	460c      	mov	r4, r1
 801a11e:	2001      	movs	r0, #1
 801a120:	e7a8      	b.n	801a074 <_svfiprintf_r+0xd8>
 801a122:	2300      	movs	r3, #0
 801a124:	3401      	adds	r4, #1
 801a126:	9305      	str	r3, [sp, #20]
 801a128:	4619      	mov	r1, r3
 801a12a:	f04f 0c0a 	mov.w	ip, #10
 801a12e:	4620      	mov	r0, r4
 801a130:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a134:	3a30      	subs	r2, #48	@ 0x30
 801a136:	2a09      	cmp	r2, #9
 801a138:	d903      	bls.n	801a142 <_svfiprintf_r+0x1a6>
 801a13a:	2b00      	cmp	r3, #0
 801a13c:	d0c6      	beq.n	801a0cc <_svfiprintf_r+0x130>
 801a13e:	9105      	str	r1, [sp, #20]
 801a140:	e7c4      	b.n	801a0cc <_svfiprintf_r+0x130>
 801a142:	fb0c 2101 	mla	r1, ip, r1, r2
 801a146:	4604      	mov	r4, r0
 801a148:	2301      	movs	r3, #1
 801a14a:	e7f0      	b.n	801a12e <_svfiprintf_r+0x192>
 801a14c:	ab03      	add	r3, sp, #12
 801a14e:	9300      	str	r3, [sp, #0]
 801a150:	462a      	mov	r2, r5
 801a152:	4b0e      	ldr	r3, [pc, #56]	@ (801a18c <_svfiprintf_r+0x1f0>)
 801a154:	a904      	add	r1, sp, #16
 801a156:	4638      	mov	r0, r7
 801a158:	f7fd fe34 	bl	8017dc4 <_printf_float>
 801a15c:	1c42      	adds	r2, r0, #1
 801a15e:	4606      	mov	r6, r0
 801a160:	d1d6      	bne.n	801a110 <_svfiprintf_r+0x174>
 801a162:	89ab      	ldrh	r3, [r5, #12]
 801a164:	065b      	lsls	r3, r3, #25
 801a166:	f53f af2d 	bmi.w	8019fc4 <_svfiprintf_r+0x28>
 801a16a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a16c:	e72c      	b.n	8019fc8 <_svfiprintf_r+0x2c>
 801a16e:	ab03      	add	r3, sp, #12
 801a170:	9300      	str	r3, [sp, #0]
 801a172:	462a      	mov	r2, r5
 801a174:	4b05      	ldr	r3, [pc, #20]	@ (801a18c <_svfiprintf_r+0x1f0>)
 801a176:	a904      	add	r1, sp, #16
 801a178:	4638      	mov	r0, r7
 801a17a:	f7fe f8bb 	bl	80182f4 <_printf_i>
 801a17e:	e7ed      	b.n	801a15c <_svfiprintf_r+0x1c0>
 801a180:	0801ce7a 	.word	0x0801ce7a
 801a184:	0801ce84 	.word	0x0801ce84
 801a188:	08017dc5 	.word	0x08017dc5
 801a18c:	08019ee5 	.word	0x08019ee5
 801a190:	0801ce80 	.word	0x0801ce80

0801a194 <__sflush_r>:
 801a194:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a19c:	0716      	lsls	r6, r2, #28
 801a19e:	4605      	mov	r5, r0
 801a1a0:	460c      	mov	r4, r1
 801a1a2:	d454      	bmi.n	801a24e <__sflush_r+0xba>
 801a1a4:	684b      	ldr	r3, [r1, #4]
 801a1a6:	2b00      	cmp	r3, #0
 801a1a8:	dc02      	bgt.n	801a1b0 <__sflush_r+0x1c>
 801a1aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a1ac:	2b00      	cmp	r3, #0
 801a1ae:	dd48      	ble.n	801a242 <__sflush_r+0xae>
 801a1b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a1b2:	2e00      	cmp	r6, #0
 801a1b4:	d045      	beq.n	801a242 <__sflush_r+0xae>
 801a1b6:	2300      	movs	r3, #0
 801a1b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a1bc:	682f      	ldr	r7, [r5, #0]
 801a1be:	6a21      	ldr	r1, [r4, #32]
 801a1c0:	602b      	str	r3, [r5, #0]
 801a1c2:	d030      	beq.n	801a226 <__sflush_r+0x92>
 801a1c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a1c6:	89a3      	ldrh	r3, [r4, #12]
 801a1c8:	0759      	lsls	r1, r3, #29
 801a1ca:	d505      	bpl.n	801a1d8 <__sflush_r+0x44>
 801a1cc:	6863      	ldr	r3, [r4, #4]
 801a1ce:	1ad2      	subs	r2, r2, r3
 801a1d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a1d2:	b10b      	cbz	r3, 801a1d8 <__sflush_r+0x44>
 801a1d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a1d6:	1ad2      	subs	r2, r2, r3
 801a1d8:	2300      	movs	r3, #0
 801a1da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a1dc:	6a21      	ldr	r1, [r4, #32]
 801a1de:	4628      	mov	r0, r5
 801a1e0:	47b0      	blx	r6
 801a1e2:	1c43      	adds	r3, r0, #1
 801a1e4:	89a3      	ldrh	r3, [r4, #12]
 801a1e6:	d106      	bne.n	801a1f6 <__sflush_r+0x62>
 801a1e8:	6829      	ldr	r1, [r5, #0]
 801a1ea:	291d      	cmp	r1, #29
 801a1ec:	d82b      	bhi.n	801a246 <__sflush_r+0xb2>
 801a1ee:	4a2a      	ldr	r2, [pc, #168]	@ (801a298 <__sflush_r+0x104>)
 801a1f0:	40ca      	lsrs	r2, r1
 801a1f2:	07d6      	lsls	r6, r2, #31
 801a1f4:	d527      	bpl.n	801a246 <__sflush_r+0xb2>
 801a1f6:	2200      	movs	r2, #0
 801a1f8:	6062      	str	r2, [r4, #4]
 801a1fa:	04d9      	lsls	r1, r3, #19
 801a1fc:	6922      	ldr	r2, [r4, #16]
 801a1fe:	6022      	str	r2, [r4, #0]
 801a200:	d504      	bpl.n	801a20c <__sflush_r+0x78>
 801a202:	1c42      	adds	r2, r0, #1
 801a204:	d101      	bne.n	801a20a <__sflush_r+0x76>
 801a206:	682b      	ldr	r3, [r5, #0]
 801a208:	b903      	cbnz	r3, 801a20c <__sflush_r+0x78>
 801a20a:	6560      	str	r0, [r4, #84]	@ 0x54
 801a20c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a20e:	602f      	str	r7, [r5, #0]
 801a210:	b1b9      	cbz	r1, 801a242 <__sflush_r+0xae>
 801a212:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a216:	4299      	cmp	r1, r3
 801a218:	d002      	beq.n	801a220 <__sflush_r+0x8c>
 801a21a:	4628      	mov	r0, r5
 801a21c:	f7ff f9e8 	bl	80195f0 <_free_r>
 801a220:	2300      	movs	r3, #0
 801a222:	6363      	str	r3, [r4, #52]	@ 0x34
 801a224:	e00d      	b.n	801a242 <__sflush_r+0xae>
 801a226:	2301      	movs	r3, #1
 801a228:	4628      	mov	r0, r5
 801a22a:	47b0      	blx	r6
 801a22c:	4602      	mov	r2, r0
 801a22e:	1c50      	adds	r0, r2, #1
 801a230:	d1c9      	bne.n	801a1c6 <__sflush_r+0x32>
 801a232:	682b      	ldr	r3, [r5, #0]
 801a234:	2b00      	cmp	r3, #0
 801a236:	d0c6      	beq.n	801a1c6 <__sflush_r+0x32>
 801a238:	2b1d      	cmp	r3, #29
 801a23a:	d001      	beq.n	801a240 <__sflush_r+0xac>
 801a23c:	2b16      	cmp	r3, #22
 801a23e:	d11e      	bne.n	801a27e <__sflush_r+0xea>
 801a240:	602f      	str	r7, [r5, #0]
 801a242:	2000      	movs	r0, #0
 801a244:	e022      	b.n	801a28c <__sflush_r+0xf8>
 801a246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a24a:	b21b      	sxth	r3, r3
 801a24c:	e01b      	b.n	801a286 <__sflush_r+0xf2>
 801a24e:	690f      	ldr	r7, [r1, #16]
 801a250:	2f00      	cmp	r7, #0
 801a252:	d0f6      	beq.n	801a242 <__sflush_r+0xae>
 801a254:	0793      	lsls	r3, r2, #30
 801a256:	680e      	ldr	r6, [r1, #0]
 801a258:	bf08      	it	eq
 801a25a:	694b      	ldreq	r3, [r1, #20]
 801a25c:	600f      	str	r7, [r1, #0]
 801a25e:	bf18      	it	ne
 801a260:	2300      	movne	r3, #0
 801a262:	eba6 0807 	sub.w	r8, r6, r7
 801a266:	608b      	str	r3, [r1, #8]
 801a268:	f1b8 0f00 	cmp.w	r8, #0
 801a26c:	dde9      	ble.n	801a242 <__sflush_r+0xae>
 801a26e:	6a21      	ldr	r1, [r4, #32]
 801a270:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a272:	4643      	mov	r3, r8
 801a274:	463a      	mov	r2, r7
 801a276:	4628      	mov	r0, r5
 801a278:	47b0      	blx	r6
 801a27a:	2800      	cmp	r0, #0
 801a27c:	dc08      	bgt.n	801a290 <__sflush_r+0xfc>
 801a27e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a282:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a286:	81a3      	strh	r3, [r4, #12]
 801a288:	f04f 30ff 	mov.w	r0, #4294967295
 801a28c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a290:	4407      	add	r7, r0
 801a292:	eba8 0800 	sub.w	r8, r8, r0
 801a296:	e7e7      	b.n	801a268 <__sflush_r+0xd4>
 801a298:	20400001 	.word	0x20400001

0801a29c <_fflush_r>:
 801a29c:	b538      	push	{r3, r4, r5, lr}
 801a29e:	690b      	ldr	r3, [r1, #16]
 801a2a0:	4605      	mov	r5, r0
 801a2a2:	460c      	mov	r4, r1
 801a2a4:	b913      	cbnz	r3, 801a2ac <_fflush_r+0x10>
 801a2a6:	2500      	movs	r5, #0
 801a2a8:	4628      	mov	r0, r5
 801a2aa:	bd38      	pop	{r3, r4, r5, pc}
 801a2ac:	b118      	cbz	r0, 801a2b6 <_fflush_r+0x1a>
 801a2ae:	6a03      	ldr	r3, [r0, #32]
 801a2b0:	b90b      	cbnz	r3, 801a2b6 <_fflush_r+0x1a>
 801a2b2:	f7fe f9c9 	bl	8018648 <__sinit>
 801a2b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a2ba:	2b00      	cmp	r3, #0
 801a2bc:	d0f3      	beq.n	801a2a6 <_fflush_r+0xa>
 801a2be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a2c0:	07d0      	lsls	r0, r2, #31
 801a2c2:	d404      	bmi.n	801a2ce <_fflush_r+0x32>
 801a2c4:	0599      	lsls	r1, r3, #22
 801a2c6:	d402      	bmi.n	801a2ce <_fflush_r+0x32>
 801a2c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a2ca:	f7fe fb26 	bl	801891a <__retarget_lock_acquire_recursive>
 801a2ce:	4628      	mov	r0, r5
 801a2d0:	4621      	mov	r1, r4
 801a2d2:	f7ff ff5f 	bl	801a194 <__sflush_r>
 801a2d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a2d8:	07da      	lsls	r2, r3, #31
 801a2da:	4605      	mov	r5, r0
 801a2dc:	d4e4      	bmi.n	801a2a8 <_fflush_r+0xc>
 801a2de:	89a3      	ldrh	r3, [r4, #12]
 801a2e0:	059b      	lsls	r3, r3, #22
 801a2e2:	d4e1      	bmi.n	801a2a8 <_fflush_r+0xc>
 801a2e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a2e6:	f7fe fb19 	bl	801891c <__retarget_lock_release_recursive>
 801a2ea:	e7dd      	b.n	801a2a8 <_fflush_r+0xc>

0801a2ec <_sbrk_r>:
 801a2ec:	b538      	push	{r3, r4, r5, lr}
 801a2ee:	4d06      	ldr	r5, [pc, #24]	@ (801a308 <_sbrk_r+0x1c>)
 801a2f0:	2300      	movs	r3, #0
 801a2f2:	4604      	mov	r4, r0
 801a2f4:	4608      	mov	r0, r1
 801a2f6:	602b      	str	r3, [r5, #0]
 801a2f8:	f7ea fe7a 	bl	8004ff0 <_sbrk>
 801a2fc:	1c43      	adds	r3, r0, #1
 801a2fe:	d102      	bne.n	801a306 <_sbrk_r+0x1a>
 801a300:	682b      	ldr	r3, [r5, #0]
 801a302:	b103      	cbz	r3, 801a306 <_sbrk_r+0x1a>
 801a304:	6023      	str	r3, [r4, #0]
 801a306:	bd38      	pop	{r3, r4, r5, pc}
 801a308:	20003ed0 	.word	0x20003ed0

0801a30c <__assert_func>:
 801a30c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a30e:	4614      	mov	r4, r2
 801a310:	461a      	mov	r2, r3
 801a312:	4b09      	ldr	r3, [pc, #36]	@ (801a338 <__assert_func+0x2c>)
 801a314:	681b      	ldr	r3, [r3, #0]
 801a316:	4605      	mov	r5, r0
 801a318:	68d8      	ldr	r0, [r3, #12]
 801a31a:	b14c      	cbz	r4, 801a330 <__assert_func+0x24>
 801a31c:	4b07      	ldr	r3, [pc, #28]	@ (801a33c <__assert_func+0x30>)
 801a31e:	9100      	str	r1, [sp, #0]
 801a320:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a324:	4906      	ldr	r1, [pc, #24]	@ (801a340 <__assert_func+0x34>)
 801a326:	462b      	mov	r3, r5
 801a328:	f000 f870 	bl	801a40c <fiprintf>
 801a32c:	f000 f880 	bl	801a430 <abort>
 801a330:	4b04      	ldr	r3, [pc, #16]	@ (801a344 <__assert_func+0x38>)
 801a332:	461c      	mov	r4, r3
 801a334:	e7f3      	b.n	801a31e <__assert_func+0x12>
 801a336:	bf00      	nop
 801a338:	200001ac 	.word	0x200001ac
 801a33c:	0801ce95 	.word	0x0801ce95
 801a340:	0801cea2 	.word	0x0801cea2
 801a344:	0801ced0 	.word	0x0801ced0

0801a348 <_calloc_r>:
 801a348:	b570      	push	{r4, r5, r6, lr}
 801a34a:	fba1 5402 	umull	r5, r4, r1, r2
 801a34e:	b934      	cbnz	r4, 801a35e <_calloc_r+0x16>
 801a350:	4629      	mov	r1, r5
 801a352:	f7ff f9c1 	bl	80196d8 <_malloc_r>
 801a356:	4606      	mov	r6, r0
 801a358:	b928      	cbnz	r0, 801a366 <_calloc_r+0x1e>
 801a35a:	4630      	mov	r0, r6
 801a35c:	bd70      	pop	{r4, r5, r6, pc}
 801a35e:	220c      	movs	r2, #12
 801a360:	6002      	str	r2, [r0, #0]
 801a362:	2600      	movs	r6, #0
 801a364:	e7f9      	b.n	801a35a <_calloc_r+0x12>
 801a366:	462a      	mov	r2, r5
 801a368:	4621      	mov	r1, r4
 801a36a:	f7fe fa58 	bl	801881e <memset>
 801a36e:	e7f4      	b.n	801a35a <_calloc_r+0x12>

0801a370 <__ascii_mbtowc>:
 801a370:	b082      	sub	sp, #8
 801a372:	b901      	cbnz	r1, 801a376 <__ascii_mbtowc+0x6>
 801a374:	a901      	add	r1, sp, #4
 801a376:	b142      	cbz	r2, 801a38a <__ascii_mbtowc+0x1a>
 801a378:	b14b      	cbz	r3, 801a38e <__ascii_mbtowc+0x1e>
 801a37a:	7813      	ldrb	r3, [r2, #0]
 801a37c:	600b      	str	r3, [r1, #0]
 801a37e:	7812      	ldrb	r2, [r2, #0]
 801a380:	1e10      	subs	r0, r2, #0
 801a382:	bf18      	it	ne
 801a384:	2001      	movne	r0, #1
 801a386:	b002      	add	sp, #8
 801a388:	4770      	bx	lr
 801a38a:	4610      	mov	r0, r2
 801a38c:	e7fb      	b.n	801a386 <__ascii_mbtowc+0x16>
 801a38e:	f06f 0001 	mvn.w	r0, #1
 801a392:	e7f8      	b.n	801a386 <__ascii_mbtowc+0x16>

0801a394 <_realloc_r>:
 801a394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a398:	4607      	mov	r7, r0
 801a39a:	4614      	mov	r4, r2
 801a39c:	460d      	mov	r5, r1
 801a39e:	b921      	cbnz	r1, 801a3aa <_realloc_r+0x16>
 801a3a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a3a4:	4611      	mov	r1, r2
 801a3a6:	f7ff b997 	b.w	80196d8 <_malloc_r>
 801a3aa:	b92a      	cbnz	r2, 801a3b8 <_realloc_r+0x24>
 801a3ac:	f7ff f920 	bl	80195f0 <_free_r>
 801a3b0:	4625      	mov	r5, r4
 801a3b2:	4628      	mov	r0, r5
 801a3b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a3b8:	f000 f841 	bl	801a43e <_malloc_usable_size_r>
 801a3bc:	4284      	cmp	r4, r0
 801a3be:	4606      	mov	r6, r0
 801a3c0:	d802      	bhi.n	801a3c8 <_realloc_r+0x34>
 801a3c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a3c6:	d8f4      	bhi.n	801a3b2 <_realloc_r+0x1e>
 801a3c8:	4621      	mov	r1, r4
 801a3ca:	4638      	mov	r0, r7
 801a3cc:	f7ff f984 	bl	80196d8 <_malloc_r>
 801a3d0:	4680      	mov	r8, r0
 801a3d2:	b908      	cbnz	r0, 801a3d8 <_realloc_r+0x44>
 801a3d4:	4645      	mov	r5, r8
 801a3d6:	e7ec      	b.n	801a3b2 <_realloc_r+0x1e>
 801a3d8:	42b4      	cmp	r4, r6
 801a3da:	4622      	mov	r2, r4
 801a3dc:	4629      	mov	r1, r5
 801a3de:	bf28      	it	cs
 801a3e0:	4632      	movcs	r2, r6
 801a3e2:	f7fe fa9c 	bl	801891e <memcpy>
 801a3e6:	4629      	mov	r1, r5
 801a3e8:	4638      	mov	r0, r7
 801a3ea:	f7ff f901 	bl	80195f0 <_free_r>
 801a3ee:	e7f1      	b.n	801a3d4 <_realloc_r+0x40>

0801a3f0 <__ascii_wctomb>:
 801a3f0:	4603      	mov	r3, r0
 801a3f2:	4608      	mov	r0, r1
 801a3f4:	b141      	cbz	r1, 801a408 <__ascii_wctomb+0x18>
 801a3f6:	2aff      	cmp	r2, #255	@ 0xff
 801a3f8:	d904      	bls.n	801a404 <__ascii_wctomb+0x14>
 801a3fa:	228a      	movs	r2, #138	@ 0x8a
 801a3fc:	601a      	str	r2, [r3, #0]
 801a3fe:	f04f 30ff 	mov.w	r0, #4294967295
 801a402:	4770      	bx	lr
 801a404:	700a      	strb	r2, [r1, #0]
 801a406:	2001      	movs	r0, #1
 801a408:	4770      	bx	lr
	...

0801a40c <fiprintf>:
 801a40c:	b40e      	push	{r1, r2, r3}
 801a40e:	b503      	push	{r0, r1, lr}
 801a410:	4601      	mov	r1, r0
 801a412:	ab03      	add	r3, sp, #12
 801a414:	4805      	ldr	r0, [pc, #20]	@ (801a42c <fiprintf+0x20>)
 801a416:	f853 2b04 	ldr.w	r2, [r3], #4
 801a41a:	6800      	ldr	r0, [r0, #0]
 801a41c:	9301      	str	r3, [sp, #4]
 801a41e:	f000 f83f 	bl	801a4a0 <_vfiprintf_r>
 801a422:	b002      	add	sp, #8
 801a424:	f85d eb04 	ldr.w	lr, [sp], #4
 801a428:	b003      	add	sp, #12
 801a42a:	4770      	bx	lr
 801a42c:	200001ac 	.word	0x200001ac

0801a430 <abort>:
 801a430:	b508      	push	{r3, lr}
 801a432:	2006      	movs	r0, #6
 801a434:	f000 fa08 	bl	801a848 <raise>
 801a438:	2001      	movs	r0, #1
 801a43a:	f7ea fd61 	bl	8004f00 <_exit>

0801a43e <_malloc_usable_size_r>:
 801a43e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a442:	1f18      	subs	r0, r3, #4
 801a444:	2b00      	cmp	r3, #0
 801a446:	bfbc      	itt	lt
 801a448:	580b      	ldrlt	r3, [r1, r0]
 801a44a:	18c0      	addlt	r0, r0, r3
 801a44c:	4770      	bx	lr

0801a44e <__sfputc_r>:
 801a44e:	6893      	ldr	r3, [r2, #8]
 801a450:	3b01      	subs	r3, #1
 801a452:	2b00      	cmp	r3, #0
 801a454:	b410      	push	{r4}
 801a456:	6093      	str	r3, [r2, #8]
 801a458:	da08      	bge.n	801a46c <__sfputc_r+0x1e>
 801a45a:	6994      	ldr	r4, [r2, #24]
 801a45c:	42a3      	cmp	r3, r4
 801a45e:	db01      	blt.n	801a464 <__sfputc_r+0x16>
 801a460:	290a      	cmp	r1, #10
 801a462:	d103      	bne.n	801a46c <__sfputc_r+0x1e>
 801a464:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a468:	f000 b932 	b.w	801a6d0 <__swbuf_r>
 801a46c:	6813      	ldr	r3, [r2, #0]
 801a46e:	1c58      	adds	r0, r3, #1
 801a470:	6010      	str	r0, [r2, #0]
 801a472:	7019      	strb	r1, [r3, #0]
 801a474:	4608      	mov	r0, r1
 801a476:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a47a:	4770      	bx	lr

0801a47c <__sfputs_r>:
 801a47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a47e:	4606      	mov	r6, r0
 801a480:	460f      	mov	r7, r1
 801a482:	4614      	mov	r4, r2
 801a484:	18d5      	adds	r5, r2, r3
 801a486:	42ac      	cmp	r4, r5
 801a488:	d101      	bne.n	801a48e <__sfputs_r+0x12>
 801a48a:	2000      	movs	r0, #0
 801a48c:	e007      	b.n	801a49e <__sfputs_r+0x22>
 801a48e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a492:	463a      	mov	r2, r7
 801a494:	4630      	mov	r0, r6
 801a496:	f7ff ffda 	bl	801a44e <__sfputc_r>
 801a49a:	1c43      	adds	r3, r0, #1
 801a49c:	d1f3      	bne.n	801a486 <__sfputs_r+0xa>
 801a49e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a4a0 <_vfiprintf_r>:
 801a4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a4a4:	460d      	mov	r5, r1
 801a4a6:	b09d      	sub	sp, #116	@ 0x74
 801a4a8:	4614      	mov	r4, r2
 801a4aa:	4698      	mov	r8, r3
 801a4ac:	4606      	mov	r6, r0
 801a4ae:	b118      	cbz	r0, 801a4b8 <_vfiprintf_r+0x18>
 801a4b0:	6a03      	ldr	r3, [r0, #32]
 801a4b2:	b90b      	cbnz	r3, 801a4b8 <_vfiprintf_r+0x18>
 801a4b4:	f7fe f8c8 	bl	8018648 <__sinit>
 801a4b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a4ba:	07d9      	lsls	r1, r3, #31
 801a4bc:	d405      	bmi.n	801a4ca <_vfiprintf_r+0x2a>
 801a4be:	89ab      	ldrh	r3, [r5, #12]
 801a4c0:	059a      	lsls	r2, r3, #22
 801a4c2:	d402      	bmi.n	801a4ca <_vfiprintf_r+0x2a>
 801a4c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a4c6:	f7fe fa28 	bl	801891a <__retarget_lock_acquire_recursive>
 801a4ca:	89ab      	ldrh	r3, [r5, #12]
 801a4cc:	071b      	lsls	r3, r3, #28
 801a4ce:	d501      	bpl.n	801a4d4 <_vfiprintf_r+0x34>
 801a4d0:	692b      	ldr	r3, [r5, #16]
 801a4d2:	b99b      	cbnz	r3, 801a4fc <_vfiprintf_r+0x5c>
 801a4d4:	4629      	mov	r1, r5
 801a4d6:	4630      	mov	r0, r6
 801a4d8:	f000 f938 	bl	801a74c <__swsetup_r>
 801a4dc:	b170      	cbz	r0, 801a4fc <_vfiprintf_r+0x5c>
 801a4de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a4e0:	07dc      	lsls	r4, r3, #31
 801a4e2:	d504      	bpl.n	801a4ee <_vfiprintf_r+0x4e>
 801a4e4:	f04f 30ff 	mov.w	r0, #4294967295
 801a4e8:	b01d      	add	sp, #116	@ 0x74
 801a4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4ee:	89ab      	ldrh	r3, [r5, #12]
 801a4f0:	0598      	lsls	r0, r3, #22
 801a4f2:	d4f7      	bmi.n	801a4e4 <_vfiprintf_r+0x44>
 801a4f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a4f6:	f7fe fa11 	bl	801891c <__retarget_lock_release_recursive>
 801a4fa:	e7f3      	b.n	801a4e4 <_vfiprintf_r+0x44>
 801a4fc:	2300      	movs	r3, #0
 801a4fe:	9309      	str	r3, [sp, #36]	@ 0x24
 801a500:	2320      	movs	r3, #32
 801a502:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a506:	f8cd 800c 	str.w	r8, [sp, #12]
 801a50a:	2330      	movs	r3, #48	@ 0x30
 801a50c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a6bc <_vfiprintf_r+0x21c>
 801a510:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a514:	f04f 0901 	mov.w	r9, #1
 801a518:	4623      	mov	r3, r4
 801a51a:	469a      	mov	sl, r3
 801a51c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a520:	b10a      	cbz	r2, 801a526 <_vfiprintf_r+0x86>
 801a522:	2a25      	cmp	r2, #37	@ 0x25
 801a524:	d1f9      	bne.n	801a51a <_vfiprintf_r+0x7a>
 801a526:	ebba 0b04 	subs.w	fp, sl, r4
 801a52a:	d00b      	beq.n	801a544 <_vfiprintf_r+0xa4>
 801a52c:	465b      	mov	r3, fp
 801a52e:	4622      	mov	r2, r4
 801a530:	4629      	mov	r1, r5
 801a532:	4630      	mov	r0, r6
 801a534:	f7ff ffa2 	bl	801a47c <__sfputs_r>
 801a538:	3001      	adds	r0, #1
 801a53a:	f000 80a7 	beq.w	801a68c <_vfiprintf_r+0x1ec>
 801a53e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a540:	445a      	add	r2, fp
 801a542:	9209      	str	r2, [sp, #36]	@ 0x24
 801a544:	f89a 3000 	ldrb.w	r3, [sl]
 801a548:	2b00      	cmp	r3, #0
 801a54a:	f000 809f 	beq.w	801a68c <_vfiprintf_r+0x1ec>
 801a54e:	2300      	movs	r3, #0
 801a550:	f04f 32ff 	mov.w	r2, #4294967295
 801a554:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a558:	f10a 0a01 	add.w	sl, sl, #1
 801a55c:	9304      	str	r3, [sp, #16]
 801a55e:	9307      	str	r3, [sp, #28]
 801a560:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a564:	931a      	str	r3, [sp, #104]	@ 0x68
 801a566:	4654      	mov	r4, sl
 801a568:	2205      	movs	r2, #5
 801a56a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a56e:	4853      	ldr	r0, [pc, #332]	@ (801a6bc <_vfiprintf_r+0x21c>)
 801a570:	f7e5 fe56 	bl	8000220 <memchr>
 801a574:	9a04      	ldr	r2, [sp, #16]
 801a576:	b9d8      	cbnz	r0, 801a5b0 <_vfiprintf_r+0x110>
 801a578:	06d1      	lsls	r1, r2, #27
 801a57a:	bf44      	itt	mi
 801a57c:	2320      	movmi	r3, #32
 801a57e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a582:	0713      	lsls	r3, r2, #28
 801a584:	bf44      	itt	mi
 801a586:	232b      	movmi	r3, #43	@ 0x2b
 801a588:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a58c:	f89a 3000 	ldrb.w	r3, [sl]
 801a590:	2b2a      	cmp	r3, #42	@ 0x2a
 801a592:	d015      	beq.n	801a5c0 <_vfiprintf_r+0x120>
 801a594:	9a07      	ldr	r2, [sp, #28]
 801a596:	4654      	mov	r4, sl
 801a598:	2000      	movs	r0, #0
 801a59a:	f04f 0c0a 	mov.w	ip, #10
 801a59e:	4621      	mov	r1, r4
 801a5a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a5a4:	3b30      	subs	r3, #48	@ 0x30
 801a5a6:	2b09      	cmp	r3, #9
 801a5a8:	d94b      	bls.n	801a642 <_vfiprintf_r+0x1a2>
 801a5aa:	b1b0      	cbz	r0, 801a5da <_vfiprintf_r+0x13a>
 801a5ac:	9207      	str	r2, [sp, #28]
 801a5ae:	e014      	b.n	801a5da <_vfiprintf_r+0x13a>
 801a5b0:	eba0 0308 	sub.w	r3, r0, r8
 801a5b4:	fa09 f303 	lsl.w	r3, r9, r3
 801a5b8:	4313      	orrs	r3, r2
 801a5ba:	9304      	str	r3, [sp, #16]
 801a5bc:	46a2      	mov	sl, r4
 801a5be:	e7d2      	b.n	801a566 <_vfiprintf_r+0xc6>
 801a5c0:	9b03      	ldr	r3, [sp, #12]
 801a5c2:	1d19      	adds	r1, r3, #4
 801a5c4:	681b      	ldr	r3, [r3, #0]
 801a5c6:	9103      	str	r1, [sp, #12]
 801a5c8:	2b00      	cmp	r3, #0
 801a5ca:	bfbb      	ittet	lt
 801a5cc:	425b      	neglt	r3, r3
 801a5ce:	f042 0202 	orrlt.w	r2, r2, #2
 801a5d2:	9307      	strge	r3, [sp, #28]
 801a5d4:	9307      	strlt	r3, [sp, #28]
 801a5d6:	bfb8      	it	lt
 801a5d8:	9204      	strlt	r2, [sp, #16]
 801a5da:	7823      	ldrb	r3, [r4, #0]
 801a5dc:	2b2e      	cmp	r3, #46	@ 0x2e
 801a5de:	d10a      	bne.n	801a5f6 <_vfiprintf_r+0x156>
 801a5e0:	7863      	ldrb	r3, [r4, #1]
 801a5e2:	2b2a      	cmp	r3, #42	@ 0x2a
 801a5e4:	d132      	bne.n	801a64c <_vfiprintf_r+0x1ac>
 801a5e6:	9b03      	ldr	r3, [sp, #12]
 801a5e8:	1d1a      	adds	r2, r3, #4
 801a5ea:	681b      	ldr	r3, [r3, #0]
 801a5ec:	9203      	str	r2, [sp, #12]
 801a5ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a5f2:	3402      	adds	r4, #2
 801a5f4:	9305      	str	r3, [sp, #20]
 801a5f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a6cc <_vfiprintf_r+0x22c>
 801a5fa:	7821      	ldrb	r1, [r4, #0]
 801a5fc:	2203      	movs	r2, #3
 801a5fe:	4650      	mov	r0, sl
 801a600:	f7e5 fe0e 	bl	8000220 <memchr>
 801a604:	b138      	cbz	r0, 801a616 <_vfiprintf_r+0x176>
 801a606:	9b04      	ldr	r3, [sp, #16]
 801a608:	eba0 000a 	sub.w	r0, r0, sl
 801a60c:	2240      	movs	r2, #64	@ 0x40
 801a60e:	4082      	lsls	r2, r0
 801a610:	4313      	orrs	r3, r2
 801a612:	3401      	adds	r4, #1
 801a614:	9304      	str	r3, [sp, #16]
 801a616:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a61a:	4829      	ldr	r0, [pc, #164]	@ (801a6c0 <_vfiprintf_r+0x220>)
 801a61c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a620:	2206      	movs	r2, #6
 801a622:	f7e5 fdfd 	bl	8000220 <memchr>
 801a626:	2800      	cmp	r0, #0
 801a628:	d03f      	beq.n	801a6aa <_vfiprintf_r+0x20a>
 801a62a:	4b26      	ldr	r3, [pc, #152]	@ (801a6c4 <_vfiprintf_r+0x224>)
 801a62c:	bb1b      	cbnz	r3, 801a676 <_vfiprintf_r+0x1d6>
 801a62e:	9b03      	ldr	r3, [sp, #12]
 801a630:	3307      	adds	r3, #7
 801a632:	f023 0307 	bic.w	r3, r3, #7
 801a636:	3308      	adds	r3, #8
 801a638:	9303      	str	r3, [sp, #12]
 801a63a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a63c:	443b      	add	r3, r7
 801a63e:	9309      	str	r3, [sp, #36]	@ 0x24
 801a640:	e76a      	b.n	801a518 <_vfiprintf_r+0x78>
 801a642:	fb0c 3202 	mla	r2, ip, r2, r3
 801a646:	460c      	mov	r4, r1
 801a648:	2001      	movs	r0, #1
 801a64a:	e7a8      	b.n	801a59e <_vfiprintf_r+0xfe>
 801a64c:	2300      	movs	r3, #0
 801a64e:	3401      	adds	r4, #1
 801a650:	9305      	str	r3, [sp, #20]
 801a652:	4619      	mov	r1, r3
 801a654:	f04f 0c0a 	mov.w	ip, #10
 801a658:	4620      	mov	r0, r4
 801a65a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a65e:	3a30      	subs	r2, #48	@ 0x30
 801a660:	2a09      	cmp	r2, #9
 801a662:	d903      	bls.n	801a66c <_vfiprintf_r+0x1cc>
 801a664:	2b00      	cmp	r3, #0
 801a666:	d0c6      	beq.n	801a5f6 <_vfiprintf_r+0x156>
 801a668:	9105      	str	r1, [sp, #20]
 801a66a:	e7c4      	b.n	801a5f6 <_vfiprintf_r+0x156>
 801a66c:	fb0c 2101 	mla	r1, ip, r1, r2
 801a670:	4604      	mov	r4, r0
 801a672:	2301      	movs	r3, #1
 801a674:	e7f0      	b.n	801a658 <_vfiprintf_r+0x1b8>
 801a676:	ab03      	add	r3, sp, #12
 801a678:	9300      	str	r3, [sp, #0]
 801a67a:	462a      	mov	r2, r5
 801a67c:	4b12      	ldr	r3, [pc, #72]	@ (801a6c8 <_vfiprintf_r+0x228>)
 801a67e:	a904      	add	r1, sp, #16
 801a680:	4630      	mov	r0, r6
 801a682:	f7fd fb9f 	bl	8017dc4 <_printf_float>
 801a686:	4607      	mov	r7, r0
 801a688:	1c78      	adds	r0, r7, #1
 801a68a:	d1d6      	bne.n	801a63a <_vfiprintf_r+0x19a>
 801a68c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a68e:	07d9      	lsls	r1, r3, #31
 801a690:	d405      	bmi.n	801a69e <_vfiprintf_r+0x1fe>
 801a692:	89ab      	ldrh	r3, [r5, #12]
 801a694:	059a      	lsls	r2, r3, #22
 801a696:	d402      	bmi.n	801a69e <_vfiprintf_r+0x1fe>
 801a698:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a69a:	f7fe f93f 	bl	801891c <__retarget_lock_release_recursive>
 801a69e:	89ab      	ldrh	r3, [r5, #12]
 801a6a0:	065b      	lsls	r3, r3, #25
 801a6a2:	f53f af1f 	bmi.w	801a4e4 <_vfiprintf_r+0x44>
 801a6a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a6a8:	e71e      	b.n	801a4e8 <_vfiprintf_r+0x48>
 801a6aa:	ab03      	add	r3, sp, #12
 801a6ac:	9300      	str	r3, [sp, #0]
 801a6ae:	462a      	mov	r2, r5
 801a6b0:	4b05      	ldr	r3, [pc, #20]	@ (801a6c8 <_vfiprintf_r+0x228>)
 801a6b2:	a904      	add	r1, sp, #16
 801a6b4:	4630      	mov	r0, r6
 801a6b6:	f7fd fe1d 	bl	80182f4 <_printf_i>
 801a6ba:	e7e4      	b.n	801a686 <_vfiprintf_r+0x1e6>
 801a6bc:	0801ce7a 	.word	0x0801ce7a
 801a6c0:	0801ce84 	.word	0x0801ce84
 801a6c4:	08017dc5 	.word	0x08017dc5
 801a6c8:	0801a47d 	.word	0x0801a47d
 801a6cc:	0801ce80 	.word	0x0801ce80

0801a6d0 <__swbuf_r>:
 801a6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a6d2:	460e      	mov	r6, r1
 801a6d4:	4614      	mov	r4, r2
 801a6d6:	4605      	mov	r5, r0
 801a6d8:	b118      	cbz	r0, 801a6e2 <__swbuf_r+0x12>
 801a6da:	6a03      	ldr	r3, [r0, #32]
 801a6dc:	b90b      	cbnz	r3, 801a6e2 <__swbuf_r+0x12>
 801a6de:	f7fd ffb3 	bl	8018648 <__sinit>
 801a6e2:	69a3      	ldr	r3, [r4, #24]
 801a6e4:	60a3      	str	r3, [r4, #8]
 801a6e6:	89a3      	ldrh	r3, [r4, #12]
 801a6e8:	071a      	lsls	r2, r3, #28
 801a6ea:	d501      	bpl.n	801a6f0 <__swbuf_r+0x20>
 801a6ec:	6923      	ldr	r3, [r4, #16]
 801a6ee:	b943      	cbnz	r3, 801a702 <__swbuf_r+0x32>
 801a6f0:	4621      	mov	r1, r4
 801a6f2:	4628      	mov	r0, r5
 801a6f4:	f000 f82a 	bl	801a74c <__swsetup_r>
 801a6f8:	b118      	cbz	r0, 801a702 <__swbuf_r+0x32>
 801a6fa:	f04f 37ff 	mov.w	r7, #4294967295
 801a6fe:	4638      	mov	r0, r7
 801a700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a702:	6823      	ldr	r3, [r4, #0]
 801a704:	6922      	ldr	r2, [r4, #16]
 801a706:	1a98      	subs	r0, r3, r2
 801a708:	6963      	ldr	r3, [r4, #20]
 801a70a:	b2f6      	uxtb	r6, r6
 801a70c:	4283      	cmp	r3, r0
 801a70e:	4637      	mov	r7, r6
 801a710:	dc05      	bgt.n	801a71e <__swbuf_r+0x4e>
 801a712:	4621      	mov	r1, r4
 801a714:	4628      	mov	r0, r5
 801a716:	f7ff fdc1 	bl	801a29c <_fflush_r>
 801a71a:	2800      	cmp	r0, #0
 801a71c:	d1ed      	bne.n	801a6fa <__swbuf_r+0x2a>
 801a71e:	68a3      	ldr	r3, [r4, #8]
 801a720:	3b01      	subs	r3, #1
 801a722:	60a3      	str	r3, [r4, #8]
 801a724:	6823      	ldr	r3, [r4, #0]
 801a726:	1c5a      	adds	r2, r3, #1
 801a728:	6022      	str	r2, [r4, #0]
 801a72a:	701e      	strb	r6, [r3, #0]
 801a72c:	6962      	ldr	r2, [r4, #20]
 801a72e:	1c43      	adds	r3, r0, #1
 801a730:	429a      	cmp	r2, r3
 801a732:	d004      	beq.n	801a73e <__swbuf_r+0x6e>
 801a734:	89a3      	ldrh	r3, [r4, #12]
 801a736:	07db      	lsls	r3, r3, #31
 801a738:	d5e1      	bpl.n	801a6fe <__swbuf_r+0x2e>
 801a73a:	2e0a      	cmp	r6, #10
 801a73c:	d1df      	bne.n	801a6fe <__swbuf_r+0x2e>
 801a73e:	4621      	mov	r1, r4
 801a740:	4628      	mov	r0, r5
 801a742:	f7ff fdab 	bl	801a29c <_fflush_r>
 801a746:	2800      	cmp	r0, #0
 801a748:	d0d9      	beq.n	801a6fe <__swbuf_r+0x2e>
 801a74a:	e7d6      	b.n	801a6fa <__swbuf_r+0x2a>

0801a74c <__swsetup_r>:
 801a74c:	b538      	push	{r3, r4, r5, lr}
 801a74e:	4b29      	ldr	r3, [pc, #164]	@ (801a7f4 <__swsetup_r+0xa8>)
 801a750:	4605      	mov	r5, r0
 801a752:	6818      	ldr	r0, [r3, #0]
 801a754:	460c      	mov	r4, r1
 801a756:	b118      	cbz	r0, 801a760 <__swsetup_r+0x14>
 801a758:	6a03      	ldr	r3, [r0, #32]
 801a75a:	b90b      	cbnz	r3, 801a760 <__swsetup_r+0x14>
 801a75c:	f7fd ff74 	bl	8018648 <__sinit>
 801a760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a764:	0719      	lsls	r1, r3, #28
 801a766:	d422      	bmi.n	801a7ae <__swsetup_r+0x62>
 801a768:	06da      	lsls	r2, r3, #27
 801a76a:	d407      	bmi.n	801a77c <__swsetup_r+0x30>
 801a76c:	2209      	movs	r2, #9
 801a76e:	602a      	str	r2, [r5, #0]
 801a770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a774:	81a3      	strh	r3, [r4, #12]
 801a776:	f04f 30ff 	mov.w	r0, #4294967295
 801a77a:	e033      	b.n	801a7e4 <__swsetup_r+0x98>
 801a77c:	0758      	lsls	r0, r3, #29
 801a77e:	d512      	bpl.n	801a7a6 <__swsetup_r+0x5a>
 801a780:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a782:	b141      	cbz	r1, 801a796 <__swsetup_r+0x4a>
 801a784:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a788:	4299      	cmp	r1, r3
 801a78a:	d002      	beq.n	801a792 <__swsetup_r+0x46>
 801a78c:	4628      	mov	r0, r5
 801a78e:	f7fe ff2f 	bl	80195f0 <_free_r>
 801a792:	2300      	movs	r3, #0
 801a794:	6363      	str	r3, [r4, #52]	@ 0x34
 801a796:	89a3      	ldrh	r3, [r4, #12]
 801a798:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a79c:	81a3      	strh	r3, [r4, #12]
 801a79e:	2300      	movs	r3, #0
 801a7a0:	6063      	str	r3, [r4, #4]
 801a7a2:	6923      	ldr	r3, [r4, #16]
 801a7a4:	6023      	str	r3, [r4, #0]
 801a7a6:	89a3      	ldrh	r3, [r4, #12]
 801a7a8:	f043 0308 	orr.w	r3, r3, #8
 801a7ac:	81a3      	strh	r3, [r4, #12]
 801a7ae:	6923      	ldr	r3, [r4, #16]
 801a7b0:	b94b      	cbnz	r3, 801a7c6 <__swsetup_r+0x7a>
 801a7b2:	89a3      	ldrh	r3, [r4, #12]
 801a7b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a7b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a7bc:	d003      	beq.n	801a7c6 <__swsetup_r+0x7a>
 801a7be:	4621      	mov	r1, r4
 801a7c0:	4628      	mov	r0, r5
 801a7c2:	f000 f883 	bl	801a8cc <__smakebuf_r>
 801a7c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a7ca:	f013 0201 	ands.w	r2, r3, #1
 801a7ce:	d00a      	beq.n	801a7e6 <__swsetup_r+0x9a>
 801a7d0:	2200      	movs	r2, #0
 801a7d2:	60a2      	str	r2, [r4, #8]
 801a7d4:	6962      	ldr	r2, [r4, #20]
 801a7d6:	4252      	negs	r2, r2
 801a7d8:	61a2      	str	r2, [r4, #24]
 801a7da:	6922      	ldr	r2, [r4, #16]
 801a7dc:	b942      	cbnz	r2, 801a7f0 <__swsetup_r+0xa4>
 801a7de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a7e2:	d1c5      	bne.n	801a770 <__swsetup_r+0x24>
 801a7e4:	bd38      	pop	{r3, r4, r5, pc}
 801a7e6:	0799      	lsls	r1, r3, #30
 801a7e8:	bf58      	it	pl
 801a7ea:	6962      	ldrpl	r2, [r4, #20]
 801a7ec:	60a2      	str	r2, [r4, #8]
 801a7ee:	e7f4      	b.n	801a7da <__swsetup_r+0x8e>
 801a7f0:	2000      	movs	r0, #0
 801a7f2:	e7f7      	b.n	801a7e4 <__swsetup_r+0x98>
 801a7f4:	200001ac 	.word	0x200001ac

0801a7f8 <_raise_r>:
 801a7f8:	291f      	cmp	r1, #31
 801a7fa:	b538      	push	{r3, r4, r5, lr}
 801a7fc:	4605      	mov	r5, r0
 801a7fe:	460c      	mov	r4, r1
 801a800:	d904      	bls.n	801a80c <_raise_r+0x14>
 801a802:	2316      	movs	r3, #22
 801a804:	6003      	str	r3, [r0, #0]
 801a806:	f04f 30ff 	mov.w	r0, #4294967295
 801a80a:	bd38      	pop	{r3, r4, r5, pc}
 801a80c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a80e:	b112      	cbz	r2, 801a816 <_raise_r+0x1e>
 801a810:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a814:	b94b      	cbnz	r3, 801a82a <_raise_r+0x32>
 801a816:	4628      	mov	r0, r5
 801a818:	f000 f830 	bl	801a87c <_getpid_r>
 801a81c:	4622      	mov	r2, r4
 801a81e:	4601      	mov	r1, r0
 801a820:	4628      	mov	r0, r5
 801a822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a826:	f000 b817 	b.w	801a858 <_kill_r>
 801a82a:	2b01      	cmp	r3, #1
 801a82c:	d00a      	beq.n	801a844 <_raise_r+0x4c>
 801a82e:	1c59      	adds	r1, r3, #1
 801a830:	d103      	bne.n	801a83a <_raise_r+0x42>
 801a832:	2316      	movs	r3, #22
 801a834:	6003      	str	r3, [r0, #0]
 801a836:	2001      	movs	r0, #1
 801a838:	e7e7      	b.n	801a80a <_raise_r+0x12>
 801a83a:	2100      	movs	r1, #0
 801a83c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a840:	4620      	mov	r0, r4
 801a842:	4798      	blx	r3
 801a844:	2000      	movs	r0, #0
 801a846:	e7e0      	b.n	801a80a <_raise_r+0x12>

0801a848 <raise>:
 801a848:	4b02      	ldr	r3, [pc, #8]	@ (801a854 <raise+0xc>)
 801a84a:	4601      	mov	r1, r0
 801a84c:	6818      	ldr	r0, [r3, #0]
 801a84e:	f7ff bfd3 	b.w	801a7f8 <_raise_r>
 801a852:	bf00      	nop
 801a854:	200001ac 	.word	0x200001ac

0801a858 <_kill_r>:
 801a858:	b538      	push	{r3, r4, r5, lr}
 801a85a:	4d07      	ldr	r5, [pc, #28]	@ (801a878 <_kill_r+0x20>)
 801a85c:	2300      	movs	r3, #0
 801a85e:	4604      	mov	r4, r0
 801a860:	4608      	mov	r0, r1
 801a862:	4611      	mov	r1, r2
 801a864:	602b      	str	r3, [r5, #0]
 801a866:	f7ea fb3b 	bl	8004ee0 <_kill>
 801a86a:	1c43      	adds	r3, r0, #1
 801a86c:	d102      	bne.n	801a874 <_kill_r+0x1c>
 801a86e:	682b      	ldr	r3, [r5, #0]
 801a870:	b103      	cbz	r3, 801a874 <_kill_r+0x1c>
 801a872:	6023      	str	r3, [r4, #0]
 801a874:	bd38      	pop	{r3, r4, r5, pc}
 801a876:	bf00      	nop
 801a878:	20003ed0 	.word	0x20003ed0

0801a87c <_getpid_r>:
 801a87c:	f7ea bb28 	b.w	8004ed0 <_getpid>

0801a880 <__swhatbuf_r>:
 801a880:	b570      	push	{r4, r5, r6, lr}
 801a882:	460c      	mov	r4, r1
 801a884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a888:	2900      	cmp	r1, #0
 801a88a:	b096      	sub	sp, #88	@ 0x58
 801a88c:	4615      	mov	r5, r2
 801a88e:	461e      	mov	r6, r3
 801a890:	da0d      	bge.n	801a8ae <__swhatbuf_r+0x2e>
 801a892:	89a3      	ldrh	r3, [r4, #12]
 801a894:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a898:	f04f 0100 	mov.w	r1, #0
 801a89c:	bf14      	ite	ne
 801a89e:	2340      	movne	r3, #64	@ 0x40
 801a8a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a8a4:	2000      	movs	r0, #0
 801a8a6:	6031      	str	r1, [r6, #0]
 801a8a8:	602b      	str	r3, [r5, #0]
 801a8aa:	b016      	add	sp, #88	@ 0x58
 801a8ac:	bd70      	pop	{r4, r5, r6, pc}
 801a8ae:	466a      	mov	r2, sp
 801a8b0:	f000 f848 	bl	801a944 <_fstat_r>
 801a8b4:	2800      	cmp	r0, #0
 801a8b6:	dbec      	blt.n	801a892 <__swhatbuf_r+0x12>
 801a8b8:	9901      	ldr	r1, [sp, #4]
 801a8ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a8be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a8c2:	4259      	negs	r1, r3
 801a8c4:	4159      	adcs	r1, r3
 801a8c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a8ca:	e7eb      	b.n	801a8a4 <__swhatbuf_r+0x24>

0801a8cc <__smakebuf_r>:
 801a8cc:	898b      	ldrh	r3, [r1, #12]
 801a8ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a8d0:	079d      	lsls	r5, r3, #30
 801a8d2:	4606      	mov	r6, r0
 801a8d4:	460c      	mov	r4, r1
 801a8d6:	d507      	bpl.n	801a8e8 <__smakebuf_r+0x1c>
 801a8d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a8dc:	6023      	str	r3, [r4, #0]
 801a8de:	6123      	str	r3, [r4, #16]
 801a8e0:	2301      	movs	r3, #1
 801a8e2:	6163      	str	r3, [r4, #20]
 801a8e4:	b003      	add	sp, #12
 801a8e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a8e8:	ab01      	add	r3, sp, #4
 801a8ea:	466a      	mov	r2, sp
 801a8ec:	f7ff ffc8 	bl	801a880 <__swhatbuf_r>
 801a8f0:	9f00      	ldr	r7, [sp, #0]
 801a8f2:	4605      	mov	r5, r0
 801a8f4:	4639      	mov	r1, r7
 801a8f6:	4630      	mov	r0, r6
 801a8f8:	f7fe feee 	bl	80196d8 <_malloc_r>
 801a8fc:	b948      	cbnz	r0, 801a912 <__smakebuf_r+0x46>
 801a8fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a902:	059a      	lsls	r2, r3, #22
 801a904:	d4ee      	bmi.n	801a8e4 <__smakebuf_r+0x18>
 801a906:	f023 0303 	bic.w	r3, r3, #3
 801a90a:	f043 0302 	orr.w	r3, r3, #2
 801a90e:	81a3      	strh	r3, [r4, #12]
 801a910:	e7e2      	b.n	801a8d8 <__smakebuf_r+0xc>
 801a912:	89a3      	ldrh	r3, [r4, #12]
 801a914:	6020      	str	r0, [r4, #0]
 801a916:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a91a:	81a3      	strh	r3, [r4, #12]
 801a91c:	9b01      	ldr	r3, [sp, #4]
 801a91e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a922:	b15b      	cbz	r3, 801a93c <__smakebuf_r+0x70>
 801a924:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a928:	4630      	mov	r0, r6
 801a92a:	f000 f81d 	bl	801a968 <_isatty_r>
 801a92e:	b128      	cbz	r0, 801a93c <__smakebuf_r+0x70>
 801a930:	89a3      	ldrh	r3, [r4, #12]
 801a932:	f023 0303 	bic.w	r3, r3, #3
 801a936:	f043 0301 	orr.w	r3, r3, #1
 801a93a:	81a3      	strh	r3, [r4, #12]
 801a93c:	89a3      	ldrh	r3, [r4, #12]
 801a93e:	431d      	orrs	r5, r3
 801a940:	81a5      	strh	r5, [r4, #12]
 801a942:	e7cf      	b.n	801a8e4 <__smakebuf_r+0x18>

0801a944 <_fstat_r>:
 801a944:	b538      	push	{r3, r4, r5, lr}
 801a946:	4d07      	ldr	r5, [pc, #28]	@ (801a964 <_fstat_r+0x20>)
 801a948:	2300      	movs	r3, #0
 801a94a:	4604      	mov	r4, r0
 801a94c:	4608      	mov	r0, r1
 801a94e:	4611      	mov	r1, r2
 801a950:	602b      	str	r3, [r5, #0]
 801a952:	f7ea fb25 	bl	8004fa0 <_fstat>
 801a956:	1c43      	adds	r3, r0, #1
 801a958:	d102      	bne.n	801a960 <_fstat_r+0x1c>
 801a95a:	682b      	ldr	r3, [r5, #0]
 801a95c:	b103      	cbz	r3, 801a960 <_fstat_r+0x1c>
 801a95e:	6023      	str	r3, [r4, #0]
 801a960:	bd38      	pop	{r3, r4, r5, pc}
 801a962:	bf00      	nop
 801a964:	20003ed0 	.word	0x20003ed0

0801a968 <_isatty_r>:
 801a968:	b538      	push	{r3, r4, r5, lr}
 801a96a:	4d06      	ldr	r5, [pc, #24]	@ (801a984 <_isatty_r+0x1c>)
 801a96c:	2300      	movs	r3, #0
 801a96e:	4604      	mov	r4, r0
 801a970:	4608      	mov	r0, r1
 801a972:	602b      	str	r3, [r5, #0]
 801a974:	f7ea fb24 	bl	8004fc0 <_isatty>
 801a978:	1c43      	adds	r3, r0, #1
 801a97a:	d102      	bne.n	801a982 <_isatty_r+0x1a>
 801a97c:	682b      	ldr	r3, [r5, #0]
 801a97e:	b103      	cbz	r3, 801a982 <_isatty_r+0x1a>
 801a980:	6023      	str	r3, [r4, #0]
 801a982:	bd38      	pop	{r3, r4, r5, pc}
 801a984:	20003ed0 	.word	0x20003ed0

0801a988 <_init>:
 801a988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a98a:	bf00      	nop
 801a98c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a98e:	bc08      	pop	{r3}
 801a990:	469e      	mov	lr, r3
 801a992:	4770      	bx	lr

0801a994 <_fini>:
 801a994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a996:	bf00      	nop
 801a998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a99a:	bc08      	pop	{r3}
 801a99c:	469e      	mov	lr, r3
 801a99e:	4770      	bx	lr
