Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Apr 26 16:05:06 2020
| Host         : fpgadev running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1486 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 328 register/latch pins with no clock driven by root clock pin: clkout (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fpgaagc/traya/a24/NOR49204/y_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5295 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 103 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.797        0.000                      0                26062        0.145        0.000                      0                26006        3.000        0.000                       0                 13701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
clk_fpga_0                                             {0.000 5.000}      10.000          100.000         
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clock_divider                          {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clock_divider                          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_prop_clock_divider                                1.797        0.000                      0                13955        0.145        0.000                      0                13955        9.266        0.000                       0                 13697  
  clkfbout_prop_clock_divider                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_prop_clock_divider  clk_out1_prop_clock_divider        2.082        0.000                      0                12051        1.335        0.000                      0                12051  
**default**                                                                                998.602        0.000                      0                   56                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
  To Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        1.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a11/NOR54352/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a24/NOR49433/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 0.580ns (7.805%)  route 6.852ns (92.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.241 - 9.766 ) 
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.901     1.901    fpgaagc/traya/a11/NOR54352/prop_clk
    SLICE_X67Y117        FDCE                                         r  fpgaagc/traya/a11/NOR54352/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDCE (Prop_fdce_C_Q)         0.456     2.357 f  fpgaagc/traya/a11/NOR54352/y_reg/Q
                         net (fo=7, routed)           6.852     9.209    fpgaagc/traya/a24/NOR49433/a
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.124     9.333 r  fpgaagc/traya/a24/NOR49433/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.333    fpgaagc/traya/a24/NOR49433/next_val_i_1_n_0
    SLICE_X37Y25         FDCE                                         r  fpgaagc/traya/a24/NOR49433/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.475    11.241    fpgaagc/traya/a24/NOR49433/prop_clk
    SLICE_X37Y25         FDCE                                         r  fpgaagc/traya/a24/NOR49433/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.241    
                         clock uncertainty           -0.144    11.097    
    SLICE_X37Y25         FDCE (Setup_fdce_C_D)        0.032    11.129    fpgaagc/traya/a24/NOR49433/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.129    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42124/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 0.580ns (7.345%)  route 7.317ns (92.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.479 - 9.766 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.666     1.666    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X43Y49         FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDPE (Prop_fdpe_C_Q)         0.456     2.122 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          7.317     9.439    fpgaagc/traya/a14/NOR42124/a
    SLICE_X66Y136        LUT5 (Prop_lut5_I4_O)        0.124     9.563 r  fpgaagc/traya/a14/NOR42124/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.563    fpgaagc/traya/a14/NOR42124/next_val0
    SLICE_X66Y136        FDCE                                         r  fpgaagc/traya/a14/NOR42124/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.713    11.479    fpgaagc/traya/a14/NOR42124/prop_clk
    SLICE_X66Y136        FDCE                                         r  fpgaagc/traya/a14/NOR42124/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.479    
                         clock uncertainty           -0.144    11.335    
    SLICE_X66Y136        FDCE (Setup_fdce_C_D)        0.082    11.417    fpgaagc/traya/a14/NOR42124/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33238/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33241/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 0.580ns (7.872%)  route 6.788ns (92.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.321 - 9.766 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.898     1.898    fpgaagc/traya/a07/NOR33238/prop_clk
    SLICE_X84Y123        FDPE                                         r  fpgaagc/traya/a07/NOR33238/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDPE (Prop_fdpe_C_Q)         0.456     2.354 f  fpgaagc/traya/a07/NOR33238/y_reg/Q
                         net (fo=16, routed)          6.788     9.142    fpgaagc/traya/a07/NOR33241/a
    SLICE_X72Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.266 r  fpgaagc/traya/a07/NOR33241/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.266    fpgaagc/traya/a07/NOR33241/next_val_i_1_n_0
    SLICE_X72Y41         FDCE                                         r  fpgaagc/traya/a07/NOR33241/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.555    11.321    fpgaagc/traya/a07/NOR33241/prop_clk
    SLICE_X72Y41         FDCE                                         r  fpgaagc/traya/a07/NOR33241/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.321    
                         clock uncertainty           -0.144    11.177    
    SLICE_X72Y41         FDCE (Setup_fdce_C_D)        0.032    11.209    fpgaagc/traya/a07/NOR33241/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37408/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42240/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.580ns (7.962%)  route 6.705ns (92.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.248 - 9.766 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.916     1.916    fpgaagc/traya/a02/NOR37408/prop_clk
    SLICE_X83Y104        FDPE                                         r  fpgaagc/traya/a02/NOR37408/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDPE (Prop_fdpe_C_Q)         0.456     2.372 f  fpgaagc/traya/a02/NOR37408/y_reg/Q
                         net (fo=24, routed)          6.705     9.077    fpgaagc/traya/a14/NOR42240/b
    SLICE_X35Y96         LUT5 (Prop_lut5_I3_O)        0.124     9.201 r  fpgaagc/traya/a14/NOR42240/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.201    fpgaagc/traya/a14/NOR42240/next_val0
    SLICE_X35Y96         FDCE                                         r  fpgaagc/traya/a14/NOR42240/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.483    11.248    fpgaagc/traya/a14/NOR42240/prop_clk
    SLICE_X35Y96         FDCE                                         r  fpgaagc/traya/a14/NOR42240/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.262    
                         clock uncertainty           -0.144    11.119    
    SLICE_X35Y96         FDCE (Setup_fdce_C_D)        0.032    11.151    fpgaagc/traya/a14/NOR42240/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37443/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36450/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 0.580ns (7.497%)  route 7.156ns (92.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.483 - 9.766 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.642     1.642    fpgaagc/traya/a02/NOR37443/prop_clk
    SLICE_X52Y55         FDPE                                         r  fpgaagc/traya/a02/NOR37443/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDPE (Prop_fdpe_C_Q)         0.456     2.098 f  fpgaagc/traya/a02/NOR37443/y_reg/Q
                         net (fo=27, routed)          7.156     9.254    fpgaagc/traya/a04/NOR36450/a
    SLICE_X87Y134        LUT4 (Prop_lut4_I3_O)        0.124     9.378 r  fpgaagc/traya/a04/NOR36450/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.378    fpgaagc/traya/a04/NOR36450/next_val0
    SLICE_X87Y134        FDCE                                         r  fpgaagc/traya/a04/NOR36450/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.717    11.483    fpgaagc/traya/a04/NOR36450/prop_clk
    SLICE_X87Y134        FDCE                                         r  fpgaagc/traya/a04/NOR36450/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.497    
                         clock uncertainty           -0.144    11.353    
    SLICE_X87Y134        FDCE (Setup_fdce_C_D)        0.032    11.385    fpgaagc/traya/a04/NOR36450/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37454/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34210/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.580ns (7.809%)  route 6.847ns (92.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.488 - 9.766 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.864     1.864    fpgaagc/traya/a02/NOR37454/prop_clk
    SLICE_X113Y62        FDCE                                         r  fpgaagc/traya/a02/NOR37454/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.456     2.320 f  fpgaagc/traya/a02/NOR37454/y_reg/Q
                         net (fo=17, routed)          6.847     9.167    fpgaagc/traya/a12/NOR34210/b
    SLICE_X89Y141        LUT4 (Prop_lut4_I2_O)        0.124     9.291 r  fpgaagc/traya/a12/NOR34210/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.291    fpgaagc/traya/a12/NOR34210/next_val0
    SLICE_X89Y141        FDCE                                         r  fpgaagc/traya/a12/NOR34210/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.722    11.488    fpgaagc/traya/a12/NOR34210/prop_clk
    SLICE_X89Y141        FDCE                                         r  fpgaagc/traya/a12/NOR34210/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.502    
                         clock uncertainty           -0.144    11.358    
    SLICE_X89Y141        FDCE (Setup_fdce_C_D)        0.032    11.390    fpgaagc/traya/a12/NOR34210/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a10/NOR53247/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 3.270ns (45.077%)  route 3.984ns (54.923%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.238 - 9.766 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.793     1.793    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.247 f  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.416     5.664    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_15_out[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.788 f  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.109     6.897    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.021 f  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.402     7.423    fpgaagc/trayb/b01fixedmemory/read_word[9]
    SLICE_X47Y56         LUT2 (Prop_lut2_I1_O)        0.118     7.541 f  fpgaagc/trayb/b01fixedmemory/B01_1_SA10_INST_0/O
                         net (fo=1, routed)           0.642     8.183    fpgaagc/trayb/B01_1_SA10
    SLICE_X47Y66         LUT2 (Prop_lut2_I0_O)        0.326     8.509 f  fpgaagc/trayb/SA10_INST_0/O
                         net (fo=1, routed)           0.415     8.924    fpgaagc/traya/a10/NOR53247/a
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.048 r  fpgaagc/traya/a10/NOR53247/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.048    fpgaagc/traya/a10/NOR53247/p_0_in
    SLICE_X46Y67         FDPE                                         r  fpgaagc/traya/a10/NOR53247/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.473    11.238    fpgaagc/traya/a10/NOR53247/prop_clk
    SLICE_X46Y67         FDPE                                         r  fpgaagc/traya/a10/NOR53247/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.238    
                         clock uncertainty           -0.144    11.095    
    SLICE_X46Y67         FDPE (Setup_fdpe_C_D)        0.082    11.177    fpgaagc/traya/a10/NOR53247/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33238/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34326/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.580ns (8.056%)  route 6.619ns (91.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.303 - 9.766 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.898     1.898    fpgaagc/traya/a07/NOR33238/prop_clk
    SLICE_X84Y123        FDPE                                         r  fpgaagc/traya/a07/NOR33238/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDPE (Prop_fdpe_C_Q)         0.456     2.354 f  fpgaagc/traya/a07/NOR33238/y_reg/Q
                         net (fo=16, routed)          6.619     8.973    fpgaagc/traya/a12/NOR34326/b
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.097 r  fpgaagc/traya/a12/NOR34326/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.097    fpgaagc/traya/a12/NOR34326/next_val0
    SLICE_X58Y60         FDCE                                         r  fpgaagc/traya/a12/NOR34326/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.538    11.303    fpgaagc/traya/a12/NOR34326/prop_clk
    SLICE_X58Y60         FDCE                                         r  fpgaagc/traya/a12/NOR34326/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.317    
                         clock uncertainty           -0.144    11.174    
    SLICE_X58Y60         FDCE (Setup_fdce_C_D)        0.082    11.256    fpgaagc/traya/a12/NOR34326/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.256    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32239/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 0.580ns (7.762%)  route 6.892ns (92.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.450 - 9.766 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.666     1.666    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X43Y49         FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDPE (Prop_fdpe_C_Q)         0.456     2.122 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          6.892     9.014    fpgaagc/traya/a21/NOR32239/b
    SLICE_X111Y87        LUT5 (Prop_lut5_I3_O)        0.124     9.138 r  fpgaagc/traya/a21/NOR32239/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.138    fpgaagc/traya/a21/NOR32239/next_val0
    SLICE_X111Y87        FDCE                                         r  fpgaagc/traya/a21/NOR32239/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.685    11.450    fpgaagc/traya/a21/NOR32239/prop_clk
    SLICE_X111Y87        FDCE                                         r  fpgaagc/traya/a21/NOR32239/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.144    11.307    
    SLICE_X111Y87        FDCE (Setup_fdce_C_D)        0.032    11.339    fpgaagc/traya/a21/NOR32239/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a11/NOR54247/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 3.302ns (46.144%)  route 3.854ns (53.856%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.243 - 9.766 ) 
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.768     1.768    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.222 f  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.503     5.725    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_23_out[6]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.849 f  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.827     6.676    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.800 f  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=1, routed)           0.575     7.375    fpgaagc/trayb/b01fixedmemory/read_word[13]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.150     7.525 f  fpgaagc/trayb/b01fixedmemory/B01_1_SA14_INST_0/O
                         net (fo=1, routed)           0.444     7.969    fpgaagc/trayb/B01_1_SA14
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.326     8.295 f  fpgaagc/trayb/SA14_INST_0/O
                         net (fo=1, routed)           0.505     8.800    fpgaagc/traya/a11/NOR54247/a
    SLICE_X44Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.924 r  fpgaagc/traya/a11/NOR54247/next_val_i_1/O
                         net (fo=1, routed)           0.000     8.924    fpgaagc/traya/a11/NOR54247/p_0_in
    SLICE_X44Y61         FDPE                                         r  fpgaagc/traya/a11/NOR54247/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.478    11.243    fpgaagc/traya/a11/NOR54247/prop_clk
    SLICE_X44Y61         FDPE                                         r  fpgaagc/traya/a11/NOR54247/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.243    
                         clock uncertainty           -0.144    11.100    
    SLICE_X44Y61         FDPE (Setup_fdpe_C_D)        0.032    11.132    fpgaagc/traya/a11/NOR54247/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.132    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  2.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00034/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.470%)  route 0.222ns (57.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.593     0.593    fpgaagc/trayb/b01fixedmemory/NOR00034/prop_clk
    SLICE_X22Y43         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00034/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  fpgaagc/trayb/b01fixedmemory/NOR00034/y_reg/Q
                         net (fo=21, routed)          0.222     0.979    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y8          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.903     0.903    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.651    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.834    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00001/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.759%)  route 0.479ns (77.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.589     0.589    fpgaagc/trayb/b01fixedmemory/NOR00001/prop_clk
    SLICE_X27Y43         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00001/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  fpgaagc/trayb/b01fixedmemory/NOR00001/y_reg/Q
                         net (fo=21, routed)          0.479     1.208    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y10         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.869     0.869    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.869    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.052    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00004/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.785%)  route 0.259ns (61.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.591     0.591    fpgaagc/trayb/b01fixedmemory/NOR00004/prop_clk
    SLICE_X20Y39         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00004/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  fpgaagc/trayb/b01fixedmemory/NOR00004/y_reg/Q
                         net (fo=21, routed)          0.259     1.013    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y14         RAMB18E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.901     0.901    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.668    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.851    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00002/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.781%)  route 0.259ns (61.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.592     0.592    fpgaagc/trayb/b01fixedmemory/NOR00002/prop_clk
    SLICE_X22Y42         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00002/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.164     0.756 r  fpgaagc/trayb/b01fixedmemory/NOR00002/y_reg/Q
                         net (fo=21, routed)          0.259     1.014    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y8          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.903     0.903    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.651    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.834    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00003/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.467%)  route 0.307ns (68.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.589     0.589    fpgaagc/trayb/b01fixedmemory/NOR00003/prop_clk
    SLICE_X24Y43         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00003/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  fpgaagc/trayb/b01fixedmemory/NOR00003/y_reg/Q
                         net (fo=21, routed)          0.307     1.037    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y8          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.903     0.903    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.670    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.853    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a09/NOR52458/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52458/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.119%)  route 0.135ns (48.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.635     0.635    fpgaagc/traya/a09/NOR52458/prop_clk
    SLICE_X49Y114        FDCE                                         r  fpgaagc/traya/a09/NOR52458/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  fpgaagc/traya/a09/NOR52458/y_reg/Q
                         net (fo=3, routed)           0.135     0.911    fpgaagc/traya/a09/NOR52458/y
    SLICE_X48Y113        FDCE                                         r  fpgaagc/traya/a09/NOR52458/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.907     0.907    fpgaagc/traya/a09/NOR52458/prop_clk
    SLICE_X48Y113        FDCE                                         r  fpgaagc/traya/a09/NOR52458/prev_val_reg/C
                         clock pessimism             -0.257     0.650    
    SLICE_X48Y113        FDCE (Hold_fdce_C_D)         0.070     0.720    fpgaagc/traya/a09/NOR52458/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b08alarm/delay_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.169%)  route 0.139ns (42.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.630     0.630    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X113Y28        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y28        FDRE (Prop_fdre_C_Q)         0.141     0.771 r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/Q
                         net (fo=4, routed)           0.139     0.910    fpgaagc/trayb/b08alarm/delay_counter[5]
    SLICE_X112Y27        LUT6 (Prop_lut6_I1_O)        0.045     0.955 r  fpgaagc/trayb/b08alarm/delay_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.955    fpgaagc/trayb/b08alarm/delay_counter[3]_i_1_n_0
    SLICE_X112Y27        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.898     0.898    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X112Y27        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[3]/C
                         clock pessimism             -0.255     0.643    
    SLICE_X112Y27        FDRE (Hold_fdre_C_D)         0.121     0.764    fpgaagc/trayb/b08alarm/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00022/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.397%)  route 0.299ns (64.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.594     0.594    fpgaagc/trayb/b01fixedmemory/NOR00022/prop_clk
    SLICE_X16Y48         FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00022/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDCE (Prop_fdce_C_Q)         0.164     0.758 r  fpgaagc/trayb/b01fixedmemory/NOR00022/y_reg/Q
                         net (fo=21, routed)          0.299     1.057    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y9          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.906     0.906    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.673    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.856    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR45405/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a18/NOR45405/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.586     0.586    fpgaagc/traya/a18/NOR45405/prop_clk
    SLICE_X70Y0          FDCE                                         r  fpgaagc/traya/a18/NOR45405/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y0          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  fpgaagc/traya/a18/NOR45405/y_reg/Q
                         net (fo=5, routed)           0.133     0.859    fpgaagc/traya/a18/NOR45405/y
    SLICE_X70Y0          FDCE                                         r  fpgaagc/traya/a18/NOR45405/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.853     0.853    fpgaagc/traya/a18/NOR45405/prop_clk
    SLICE_X70Y0          FDCE                                         r  fpgaagc/traya/a18/NOR45405/prev_val_reg/C
                         clock pessimism             -0.267     0.586    
    SLICE_X70Y0          FDCE (Hold_fdce_C_D)         0.070     0.656    fpgaagc/traya/a18/NOR45405/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR45404/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a18/NOR45404/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.090%)  route 0.140ns (49.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.587     0.587    fpgaagc/traya/a18/NOR45404/prop_clk
    SLICE_X72Y0          FDCE                                         r  fpgaagc/traya/a18/NOR45404/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y0          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  fpgaagc/traya/a18/NOR45404/y_reg/Q
                         net (fo=4, routed)           0.140     0.868    fpgaagc/traya/a18/NOR45404/y
    SLICE_X72Y0          FDCE                                         r  fpgaagc/traya/a18/NOR45404/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.854     0.854    fpgaagc/traya/a18/NOR45404/prop_clk
    SLICE_X72Y0          FDCE                                         r  fpgaagc/traya/a18/NOR45404/prev_val_reg/C
                         clock pessimism             -0.267     0.587    
    SLICE_X72Y0          FDCE (Hold_fdce_C_D)         0.070     0.657    fpgaagc/traya/a18/NOR45404/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clock_divider
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y13     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y13     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y9      fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y9      fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y7      fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y7      fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X1Y8      fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X1Y8      fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X0Y9      fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X0Y9      fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X84Y75     fpgaagc/traya/a06/NOR40426/prev_val_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X84Y75     fpgaagc/traya/a06/NOR40426/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X103Y32    fpgaagc/traya/a16/NOR43309/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X103Y32    fpgaagc/traya/a16/NOR43309/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X81Y37     fpgaagc/traya/a23/NOR48321/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X81Y37     fpgaagc/traya/a23/NOR48321/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y70     fpgaagc/traya/a04/NOR36243/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y70     fpgaagc/traya/a04/NOR36243/y_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X82Y74     fpgaagc/traya/a04/NOR36245/prev_val_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X82Y74     fpgaagc/traya/a04/NOR36245/y_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X85Y75     fpgaagc/traya/a06/NOR40426/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X102Y32    fpgaagc/traya/a16/NOR43309/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X80Y37     fpgaagc/traya/a23/NOR48321/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X62Y70     fpgaagc/traya/a04/NOR36243/next_val_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X83Y74     fpgaagc/traya/a04/NOR36245/next_val_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X85Y74     fpgaagc/traya/a04/NOR36249/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y70     fpgaagc/traya/a04/NOR36254/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X30Y76     fpgaagc/traya/a14/NOR33441/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X30Y73     fpgaagc/traya/a14/NOR33448/next_val_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X103Y17    fpgaagc/traya/a01/NOR38406/next_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clock_divider
  To Clock:  clkfbout_prop_clock_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clock_divider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48358/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 0.766ns (10.812%)  route 6.319ns (89.188%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.487 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.528     8.129    fpgaagc/traya/a23/NOR48358/power
    SLICE_X89Y139        LUT2 (Prop_lut2_I1_O)        0.124     8.253 f  fpgaagc/traya/a23/NOR48358/y_i_1/O
                         net (fo=3, routed)           0.621     8.874    fpgaagc/traya/a23/NOR48358/vrst
    SLICE_X89Y139        FDCE                                         f  fpgaagc/traya/a23/NOR48358/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.721    11.487    fpgaagc/traya/a23/NOR48358/prop_clk
    SLICE_X89Y139        FDCE                                         r  fpgaagc/traya/a23/NOR48358/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.501    
                         clock uncertainty           -0.144    11.357    
    SLICE_X89Y139        FDCE (Recov_fdce_C_CLR)     -0.402    10.955    fpgaagc/traya/a23/NOR48358/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR41129/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.766ns (10.967%)  route 6.218ns (89.033%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.467 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.428     8.029    fpgaagc/traya/a12/NOR41129/power
    SLICE_X55Y128        LUT2 (Prop_lut2_I1_O)        0.124     8.153 f  fpgaagc/traya/a12/NOR41129/y_i_1/O
                         net (fo=3, routed)           0.621     8.773    fpgaagc/traya/a12/NOR41129/vrst
    SLICE_X55Y128        FDCE                                         f  fpgaagc/traya/a12/NOR41129/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.701    11.467    fpgaagc/traya/a12/NOR41129/prop_clk
    SLICE_X55Y128        FDCE                                         r  fpgaagc/traya/a12/NOR41129/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.481    
                         clock uncertainty           -0.144    11.337    
    SLICE_X55Y128        FDCE (Recov_fdce_C_CLR)     -0.402    10.935    fpgaagc/traya/a12/NOR41129/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33405/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 0.766ns (10.934%)  route 6.240ns (89.066%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.489 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.426     8.027    fpgaagc/traya/a07/NOR33405/power
    SLICE_X89Y143        LUT2 (Prop_lut2_I1_O)        0.124     8.151 f  fpgaagc/traya/a07/NOR33405/y_i_1/O
                         net (fo=3, routed)           0.644     8.795    fpgaagc/traya/a07/NOR33405/vrst
    SLICE_X89Y143        FDCE                                         f  fpgaagc/traya/a07/NOR33405/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.723    11.489    fpgaagc/traya/a07/NOR33405/prop_clk
    SLICE_X89Y143        FDCE                                         r  fpgaagc/traya/a07/NOR33405/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.503    
                         clock uncertainty           -0.144    11.359    
    SLICE_X89Y143        FDCE (Recov_fdce_C_CLR)     -0.402    10.957    fpgaagc/traya/a07/NOR33405/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a11/NOR54423/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.766ns (10.972%)  route 6.215ns (89.028%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.479 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.425     8.025    fpgaagc/traya/a11/NOR54423/power
    SLICE_X66Y135        LUT2 (Prop_lut2_I1_O)        0.124     8.149 f  fpgaagc/traya/a11/NOR54423/y_i_1/O
                         net (fo=3, routed)           0.621     8.770    fpgaagc/traya/a11/NOR54423/vrst
    SLICE_X67Y135        FDCE                                         f  fpgaagc/traya/a11/NOR54423/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.713    11.479    fpgaagc/traya/a11/NOR54423/prop_clk
    SLICE_X67Y135        FDCE                                         r  fpgaagc/traya/a11/NOR54423/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.493    
                         clock uncertainty           -0.144    11.349    
    SLICE_X67Y135        FDCE (Recov_fdce_C_CLR)     -0.402    10.947    fpgaagc/traya/a11/NOR54423/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a11/NOR54340/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 0.766ns (11.012%)  route 6.190ns (88.988%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.462 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.381     7.981    fpgaagc/traya/a11/NOR54340/power
    SLICE_X55Y125        LUT2 (Prop_lut2_I1_O)        0.124     8.105 f  fpgaagc/traya/a11/NOR54340/y_i_1/O
                         net (fo=3, routed)           0.640     8.745    fpgaagc/traya/a11/NOR54340/vrst
    SLICE_X55Y125        FDCE                                         f  fpgaagc/traya/a11/NOR54340/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.696    11.462    fpgaagc/traya/a11/NOR54340/prop_clk
    SLICE_X55Y125        FDCE                                         r  fpgaagc/traya/a11/NOR54340/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.476    
                         clock uncertainty           -0.144    11.332    
    SLICE_X55Y125        FDCE (Recov_fdce_C_CLR)     -0.402    10.930    fpgaagc/traya/a11/NOR54340/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35106/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 0.766ns (11.003%)  route 6.195ns (88.997%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.482 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.399     8.000    fpgaagc/traya/a15/NOR35106/power
    SLICE_X67Y139        LUT2 (Prop_lut2_I1_O)        0.124     8.124 f  fpgaagc/traya/a15/NOR35106/y_i_1/O
                         net (fo=3, routed)           0.627     8.750    fpgaagc/traya/a15/NOR35106/vrst
    SLICE_X67Y139        FDCE                                         f  fpgaagc/traya/a15/NOR35106/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.716    11.482    fpgaagc/traya/a15/NOR35106/prop_clk
    SLICE_X67Y139        FDCE                                         r  fpgaagc/traya/a15/NOR35106/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.496    
                         clock uncertainty           -0.144    11.352    
    SLICE_X67Y139        FDCE (Recov_fdce_C_CLR)     -0.402    10.950    fpgaagc/traya/a15/NOR35106/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52442/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.766ns (11.137%)  route 6.112ns (88.863%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.422 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.314     7.914    fpgaagc/traya/a09/NOR52442/power
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124     8.038 f  fpgaagc/traya/a09/NOR52442/y_i_1/O
                         net (fo=3, routed)           0.629     8.667    fpgaagc/traya/a09/NOR52442/vrst
    SLICE_X41Y104        FDCE                                         f  fpgaagc/traya/a09/NOR52442/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.656    11.422    fpgaagc/traya/a09/NOR52442/prop_clk
    SLICE_X41Y104        FDCE                                         r  fpgaagc/traya/a09/NOR52442/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.436    
                         clock uncertainty           -0.144    11.292    
    SLICE_X41Y104        FDCE (Recov_fdce_C_CLR)     -0.402    10.890    fpgaagc/traya/a09/NOR52442/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a10/NOR53142/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 0.766ns (11.179%)  route 6.086ns (88.821%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 11.397 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.284     7.884    fpgaagc/traya/a10/NOR53142/power
    SLICE_X51Y121        LUT2 (Prop_lut2_I1_O)        0.124     8.008 f  fpgaagc/traya/a10/NOR53142/y_i_1/O
                         net (fo=3, routed)           0.633     8.641    fpgaagc/traya/a10/NOR53142/vrst
    SLICE_X51Y121        FDCE                                         f  fpgaagc/traya/a10/NOR53142/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.631    11.397    fpgaagc/traya/a10/NOR53142/prop_clk
    SLICE_X51Y121        FDCE                                         r  fpgaagc/traya/a10/NOR53142/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.411    
                         clock uncertainty           -0.144    11.267    
    SLICE_X51Y121        FDCE (Recov_fdce_C_CLR)     -0.402    10.865    fpgaagc/traya/a10/NOR53142/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34209/next_val_reg/PRE
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.766ns (10.967%)  route 6.218ns (89.033%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.489 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.416     8.016    fpgaagc/traya/a12/NOR34209/power
    SLICE_X87Y145        LUT2 (Prop_lut2_I1_O)        0.124     8.140 f  fpgaagc/traya/a12/NOR34209/y_i_1/O
                         net (fo=3, routed)           0.633     8.773    fpgaagc/traya/a12/NOR34209/vrst
    SLICE_X87Y145        FDPE                                         f  fpgaagc/traya/a12/NOR34209/next_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.723    11.489    fpgaagc/traya/a12/NOR34209/prop_clk
    SLICE_X87Y145        FDPE                                         r  fpgaagc/traya/a12/NOR34209/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.503    
                         clock uncertainty           -0.144    11.359    
    SLICE_X87Y145        FDPE (Recov_fdpe_C_PRE)     -0.356    11.003    fpgaagc/traya/a12/NOR34209/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a11/NOR54451/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.766ns (11.192%)  route 6.078ns (88.808%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 11.398 - 9.766 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.789     1.789    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518     2.307 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           1.169     3.476    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.600 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        4.288     7.888    fpgaagc/traya/a11/NOR54451/power
    SLICE_X53Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.012 f  fpgaagc/traya/a11/NOR54451/y_i_1/O
                         net (fo=3, routed)           0.621     8.633    fpgaagc/traya/a11/NOR54451/vrst
    SLICE_X53Y120        FDCE                                         f  fpgaagc/traya/a11/NOR54451/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       1.632    11.398    fpgaagc/traya/a11/NOR54451/prop_clk
    SLICE_X53Y120        FDCE                                         r  fpgaagc/traya/a11/NOR54451/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.412    
                         clock uncertainty           -0.144    11.268    
    SLICE_X53Y120        FDCE (Recov_fdce_C_CLR)     -0.402    10.866    fpgaagc/traya/a11/NOR54451/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  2.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44149/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.254ns (17.052%)  route 1.236ns (82.948%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.483     1.843    fpgaagc/traya/a17/NOR44149/power
    SLICE_X88Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.888 f  fpgaagc/traya/a17/NOR44149/y_i_1/O
                         net (fo=3, routed)           0.212     2.100    fpgaagc/traya/a17/NOR44149/vrst
    SLICE_X89Y49         FDCE                                         f  fpgaagc/traya/a17/NOR44149/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.857     0.857    fpgaagc/traya/a17/NOR44149/prop_clk
    SLICE_X89Y49         FDCE                                         r  fpgaagc/traya/a17/NOR44149/prev_val_reg/C
                         clock pessimism              0.000     0.857    
    SLICE_X89Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    fpgaagc/traya/a17/NOR44149/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44149/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.254ns (17.052%)  route 1.236ns (82.948%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.483     1.843    fpgaagc/traya/a17/NOR44149/power
    SLICE_X88Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.888 f  fpgaagc/traya/a17/NOR44149/y_i_1/O
                         net (fo=3, routed)           0.212     2.100    fpgaagc/traya/a17/NOR44149/vrst
    SLICE_X89Y49         FDCE                                         f  fpgaagc/traya/a17/NOR44149/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.857     0.857    fpgaagc/traya/a17/NOR44149/prop_clk
    SLICE_X89Y49         FDCE                                         r  fpgaagc/traya/a17/NOR44149/y_reg/C
                         clock pessimism              0.000     0.857    
    SLICE_X89Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    fpgaagc/traya/a17/NOR44149/y_reg
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37331/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.254ns (20.050%)  route 1.013ns (79.950%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.272     1.632    fpgaagc/traya/a02/NOR37331/power
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.677 f  fpgaagc/traya/a02/NOR37331/y_i_1/O
                         net (fo=3, routed)           0.200     1.878    fpgaagc/traya/a02/NOR37331/vrst
    SLICE_X85Y57         FDCE                                         f  fpgaagc/traya/a02/NOR37331/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.853     0.853    fpgaagc/traya/a02/NOR37331/prop_clk
    SLICE_X85Y57         FDCE                                         r  fpgaagc/traya/a02/NOR37331/prev_val_reg/C
                         clock pessimism             -0.234     0.619    
    SLICE_X85Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.527    fpgaagc/traya/a02/NOR37331/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37331/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.254ns (20.050%)  route 1.013ns (79.950%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.272     1.632    fpgaagc/traya/a02/NOR37331/power
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.677 f  fpgaagc/traya/a02/NOR37331/y_i_1/O
                         net (fo=3, routed)           0.200     1.878    fpgaagc/traya/a02/NOR37331/vrst
    SLICE_X85Y57         FDCE                                         f  fpgaagc/traya/a02/NOR37331/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.853     0.853    fpgaagc/traya/a02/NOR37331/prop_clk
    SLICE_X85Y57         FDCE                                         r  fpgaagc/traya/a02/NOR37331/y_reg/C
                         clock pessimism             -0.234     0.619    
    SLICE_X85Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.527    fpgaagc/traya/a02/NOR37331/y_reg
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37303/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.254ns (19.972%)  route 1.018ns (80.028%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.361     1.721    fpgaagc/traya/a02/NOR37303/power
    SLICE_X88Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.766 f  fpgaagc/traya/a02/NOR37303/y_i_1/O
                         net (fo=3, routed)           0.116     1.882    fpgaagc/traya/a02/NOR37303/vrst
    SLICE_X87Y56         FDCE                                         f  fpgaagc/traya/a02/NOR37303/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.855     0.855    fpgaagc/traya/a02/NOR37303/prop_clk
    SLICE_X87Y56         FDCE                                         r  fpgaagc/traya/a02/NOR37303/prev_val_reg/C
                         clock pessimism             -0.234     0.621    
    SLICE_X87Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.529    fpgaagc/traya/a02/NOR37303/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37303/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.254ns (19.972%)  route 1.018ns (80.028%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.361     1.721    fpgaagc/traya/a02/NOR37303/power
    SLICE_X88Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.766 f  fpgaagc/traya/a02/NOR37303/y_i_1/O
                         net (fo=3, routed)           0.116     1.882    fpgaagc/traya/a02/NOR37303/vrst
    SLICE_X87Y56         FDCE                                         f  fpgaagc/traya/a02/NOR37303/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.855     0.855    fpgaagc/traya/a02/NOR37303/prop_clk
    SLICE_X87Y56         FDCE                                         r  fpgaagc/traya/a02/NOR37303/y_reg/C
                         clock pessimism             -0.234     0.621    
    SLICE_X87Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.529    fpgaagc/traya/a02/NOR37303/y_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37335/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.254ns (19.837%)  route 1.026ns (80.163%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.244     1.604    fpgaagc/traya/a02/NOR37335/power
    SLICE_X82Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.649 f  fpgaagc/traya/a02/NOR37335/y_i_1/O
                         net (fo=3, routed)           0.243     1.891    fpgaagc/traya/a02/NOR37335/vrst
    SLICE_X83Y56         FDCE                                         f  fpgaagc/traya/a02/NOR37335/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.854     0.854    fpgaagc/traya/a02/NOR37335/prop_clk
    SLICE_X83Y56         FDCE                                         r  fpgaagc/traya/a02/NOR37335/prev_val_reg/C
                         clock pessimism             -0.234     0.620    
    SLICE_X83Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    fpgaagc/traya/a02/NOR37335/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37335/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.254ns (19.837%)  route 1.026ns (80.163%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.244     1.604    fpgaagc/traya/a02/NOR37335/power
    SLICE_X82Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.649 f  fpgaagc/traya/a02/NOR37335/y_i_1/O
                         net (fo=3, routed)           0.243     1.891    fpgaagc/traya/a02/NOR37335/vrst
    SLICE_X83Y56         FDCE                                         f  fpgaagc/traya/a02/NOR37335/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.854     0.854    fpgaagc/traya/a02/NOR37335/prop_clk
    SLICE_X83Y56         FDCE                                         r  fpgaagc/traya/a02/NOR37335/y_reg/C
                         clock pessimism             -0.234     0.620    
    SLICE_X83Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    fpgaagc/traya/a02/NOR37335/y_reg
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a19/NOR46229/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.254ns (16.690%)  route 1.268ns (83.310%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.516     1.876    fpgaagc/traya/a19/NOR46229/power
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.921 f  fpgaagc/traya/a19/NOR46229/y_i_1/O
                         net (fo=3, routed)           0.212     2.133    fpgaagc/traya/a19/NOR46229/vrst
    SLICE_X89Y45         FDCE                                         f  fpgaagc/traya/a19/NOR46229/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.856     0.856    fpgaagc/traya/a19/NOR46229/prop_clk
    SLICE_X89Y45         FDCE                                         r  fpgaagc/traya/a19/NOR46229/prev_val_reg/C
                         clock pessimism              0.000     0.856    
    SLICE_X89Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.764    fpgaagc/traya/a19/NOR46229/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a19/NOR46229/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.254ns (16.690%)  route 1.268ns (83.310%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.611     0.611    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y51        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164     0.775 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.540     1.315    fpgaagc/traya/a30/SBYREL_
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.360 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4019, routed)        0.516     1.876    fpgaagc/traya/a19/NOR46229/power
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.921 f  fpgaagc/traya/a19/NOR46229/y_i_1/O
                         net (fo=3, routed)           0.212     2.133    fpgaagc/traya/a19/NOR46229/vrst
    SLICE_X89Y45         FDCE                                         f  fpgaagc/traya/a19/NOR46229/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1487, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13695, routed)       0.856     0.856    fpgaagc/traya/a19/NOR46229/prop_clk
    SLICE_X89Y45         FDCE                                         r  fpgaagc/traya/a19/NOR46229/y_reg/C
                         clock pessimism              0.000     0.856    
    SLICE_X89Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.764    fpgaagc/traya/a19/NOR46229/y_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  1.369    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.602ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.602ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.180ns  (logic 0.419ns (35.497%)  route 0.761ns (64.503%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.761     1.180    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X26Y8          FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X26Y8          FDRE (Setup_fdre_C_D)       -0.218   999.782    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                998.602    

Slack (MET) :             998.679ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.228ns  (logic 0.456ns (37.146%)  route 0.772ns (62.854%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.772     1.228    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X24Y3          FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y3          FDRE (Setup_fdre_C_D)       -0.093   999.907    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                998.679    

Slack (MET) :             998.682ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.302%)  route 0.766ns (62.698%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.766     1.222    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X24Y3          FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y3          FDRE (Setup_fdre_C_D)       -0.095   999.905    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                998.682    

Slack (MET) :             998.689ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.096ns  (logic 0.419ns (38.219%)  route 0.677ns (61.781%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.677     1.096    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X22Y9          FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X22Y9          FDRE (Setup_fdre_C_D)       -0.215   999.785    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.785    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                998.689    

Slack (MET) :             998.692ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.290%)  route 0.621ns (59.710%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.621     1.040    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X51Y17         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X51Y17         FDRE (Setup_fdre_C_D)       -0.268   999.732    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                998.692    

Slack (MET) :             998.767ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.140ns  (logic 0.456ns (39.999%)  route 0.684ns (60.001%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.684     1.140    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X23Y8          FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)       -0.093   999.907    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                998.767    

Slack (MET) :             998.794ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.983ns  (logic 0.478ns (48.603%)  route 0.505ns (51.397%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.505     0.983    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X50Y17         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)       -0.222   999.778    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                998.794    

Slack (MET) :             998.795ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.940ns  (logic 0.419ns (44.564%)  route 0.521ns (55.436%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.521     0.940    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X23Y8          FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)       -0.265   999.735    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                998.795    

Slack (MET) :             998.803ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.245%)  route 0.455ns (48.755%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.455     0.933    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X29Y5          FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)       -0.264   999.736    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                998.803    

Slack (MET) :             998.803ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.245%)  route 0.455ns (48.755%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.455     0.933    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y4          FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)       -0.264   999.736    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                998.803    





