//--------------------------------------------------------------------------------
// Auto-generated by LiteX (76a704377) on 2024-05-02 04:00:53
//--------------------------------------------------------------------------------
#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H

#ifndef CSR_BASE
#define CSR_BASE 0x0L
#endif

/* adc08dj */
#define CSR_ADC08DJ_BASE (CSR_BASE + 0x0L)
#define CSR_ADC08DJ_JESD_PHY0_TX_ENABLE_ADDR (CSR_BASE + 0x0L)
#define CSR_ADC08DJ_JESD_PHY0_TX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_TX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_READY_ADDR (CSR_BASE + 0x4L)
#define CSR_ADC08DJ_JESD_PHY0_TX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_TX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_INHIBIT_ADDR (CSR_BASE + 0x8L)
#define CSR_ADC08DJ_JESD_PHY0_TX_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_INHIBIT_INHIBIT_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_TX_INHIBIT_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_PRODUCE_SQUARE_WAVE_ADDR (CSR_BASE + 0xcL)
#define CSR_ADC08DJ_JESD_PHY0_TX_PRODUCE_SQUARE_WAVE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_PRODUCE_SQUARE_WAVE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_TX_PRODUCE_SQUARE_WAVE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_RX_ENABLE_ADDR (CSR_BASE + 0x10L)
#define CSR_ADC08DJ_JESD_PHY0_RX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_RX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_RX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_RX_READY_ADDR (CSR_BASE + 0x14L)
#define CSR_ADC08DJ_JESD_PHY0_RX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_RX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_RX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_PRBS_CONFIG_ADDR (CSR_BASE + 0x18L)
#define CSR_ADC08DJ_JESD_PHY0_TX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_TX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY0_RX_PRBS_CONFIG_ADDR (CSR_BASE + 0x1cL)
#define CSR_ADC08DJ_JESD_PHY0_RX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_RX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_RX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY0_RX_PRBS_CONFIG_PAUSE_OFFSET 2
#define CSR_ADC08DJ_JESD_PHY0_RX_PRBS_CONFIG_PAUSE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_RX_PRBS_ERRORS_ADDR (CSR_BASE + 0x20L)
#define CSR_ADC08DJ_JESD_PHY0_RX_PRBS_ERRORS_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_LOOPBACK_ADDR (CSR_BASE + 0x24L)
#define CSR_ADC08DJ_JESD_PHY0_LOOPBACK_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_LOOPBACK_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_LOOPBACK_CONFIG_SIZE 3
#define CSR_ADC08DJ_JESD_PHY0_TX_DIFFCTRL_ADDR (CSR_BASE + 0x28L)
#define CSR_ADC08DJ_JESD_PHY0_TX_DIFFCTRL_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_POSTCURSOR_ADDR (CSR_BASE + 0x2cL)
#define CSR_ADC08DJ_JESD_PHY0_TX_POSTCURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_PRECURSOR_ADDR (CSR_BASE + 0x30L)
#define CSR_ADC08DJ_JESD_PHY0_TX_PRECURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_POLARITY_ADDR (CSR_BASE + 0x34L)
#define CSR_ADC08DJ_JESD_PHY0_TX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_TX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_TX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_RX_POLARITY_ADDR (CSR_BASE + 0x38L)
#define CSR_ADC08DJ_JESD_PHY0_RX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY0_RX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY0_RX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_ENABLE_ADDR (CSR_BASE + 0x3cL)
#define CSR_ADC08DJ_JESD_PHY1_TX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_TX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_READY_ADDR (CSR_BASE + 0x40L)
#define CSR_ADC08DJ_JESD_PHY1_TX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_TX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_INHIBIT_ADDR (CSR_BASE + 0x44L)
#define CSR_ADC08DJ_JESD_PHY1_TX_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_INHIBIT_INHIBIT_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_TX_INHIBIT_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_PRODUCE_SQUARE_WAVE_ADDR (CSR_BASE + 0x48L)
#define CSR_ADC08DJ_JESD_PHY1_TX_PRODUCE_SQUARE_WAVE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_PRODUCE_SQUARE_WAVE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_TX_PRODUCE_SQUARE_WAVE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_RX_ENABLE_ADDR (CSR_BASE + 0x4cL)
#define CSR_ADC08DJ_JESD_PHY1_RX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_RX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_RX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_RX_READY_ADDR (CSR_BASE + 0x50L)
#define CSR_ADC08DJ_JESD_PHY1_RX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_RX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_RX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_PRBS_CONFIG_ADDR (CSR_BASE + 0x54L)
#define CSR_ADC08DJ_JESD_PHY1_TX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_TX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY1_RX_PRBS_CONFIG_ADDR (CSR_BASE + 0x58L)
#define CSR_ADC08DJ_JESD_PHY1_RX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_RX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_RX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY1_RX_PRBS_CONFIG_PAUSE_OFFSET 2
#define CSR_ADC08DJ_JESD_PHY1_RX_PRBS_CONFIG_PAUSE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_RX_PRBS_ERRORS_ADDR (CSR_BASE + 0x5cL)
#define CSR_ADC08DJ_JESD_PHY1_RX_PRBS_ERRORS_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_LOOPBACK_ADDR (CSR_BASE + 0x60L)
#define CSR_ADC08DJ_JESD_PHY1_LOOPBACK_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_LOOPBACK_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_LOOPBACK_CONFIG_SIZE 3
#define CSR_ADC08DJ_JESD_PHY1_TX_DIFFCTRL_ADDR (CSR_BASE + 0x64L)
#define CSR_ADC08DJ_JESD_PHY1_TX_DIFFCTRL_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_POSTCURSOR_ADDR (CSR_BASE + 0x68L)
#define CSR_ADC08DJ_JESD_PHY1_TX_POSTCURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_PRECURSOR_ADDR (CSR_BASE + 0x6cL)
#define CSR_ADC08DJ_JESD_PHY1_TX_PRECURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_POLARITY_ADDR (CSR_BASE + 0x70L)
#define CSR_ADC08DJ_JESD_PHY1_TX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_TX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_TX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_RX_POLARITY_ADDR (CSR_BASE + 0x74L)
#define CSR_ADC08DJ_JESD_PHY1_RX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY1_RX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY1_RX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_ENABLE_ADDR (CSR_BASE + 0x78L)
#define CSR_ADC08DJ_JESD_PHY2_TX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_TX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_READY_ADDR (CSR_BASE + 0x7cL)
#define CSR_ADC08DJ_JESD_PHY2_TX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_TX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_INHIBIT_ADDR (CSR_BASE + 0x80L)
#define CSR_ADC08DJ_JESD_PHY2_TX_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_INHIBIT_INHIBIT_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_TX_INHIBIT_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_PRODUCE_SQUARE_WAVE_ADDR (CSR_BASE + 0x84L)
#define CSR_ADC08DJ_JESD_PHY2_TX_PRODUCE_SQUARE_WAVE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_PRODUCE_SQUARE_WAVE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_TX_PRODUCE_SQUARE_WAVE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_RX_ENABLE_ADDR (CSR_BASE + 0x88L)
#define CSR_ADC08DJ_JESD_PHY2_RX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_RX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_RX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_RX_READY_ADDR (CSR_BASE + 0x8cL)
#define CSR_ADC08DJ_JESD_PHY2_RX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_RX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_RX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_PRBS_CONFIG_ADDR (CSR_BASE + 0x90L)
#define CSR_ADC08DJ_JESD_PHY2_TX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_TX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY2_RX_PRBS_CONFIG_ADDR (CSR_BASE + 0x94L)
#define CSR_ADC08DJ_JESD_PHY2_RX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_RX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_RX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY2_RX_PRBS_CONFIG_PAUSE_OFFSET 2
#define CSR_ADC08DJ_JESD_PHY2_RX_PRBS_CONFIG_PAUSE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_RX_PRBS_ERRORS_ADDR (CSR_BASE + 0x98L)
#define CSR_ADC08DJ_JESD_PHY2_RX_PRBS_ERRORS_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_LOOPBACK_ADDR (CSR_BASE + 0x9cL)
#define CSR_ADC08DJ_JESD_PHY2_LOOPBACK_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_LOOPBACK_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_LOOPBACK_CONFIG_SIZE 3
#define CSR_ADC08DJ_JESD_PHY2_TX_DIFFCTRL_ADDR (CSR_BASE + 0xa0L)
#define CSR_ADC08DJ_JESD_PHY2_TX_DIFFCTRL_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_POSTCURSOR_ADDR (CSR_BASE + 0xa4L)
#define CSR_ADC08DJ_JESD_PHY2_TX_POSTCURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_PRECURSOR_ADDR (CSR_BASE + 0xa8L)
#define CSR_ADC08DJ_JESD_PHY2_TX_PRECURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_POLARITY_ADDR (CSR_BASE + 0xacL)
#define CSR_ADC08DJ_JESD_PHY2_TX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_TX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_TX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_RX_POLARITY_ADDR (CSR_BASE + 0xb0L)
#define CSR_ADC08DJ_JESD_PHY2_RX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY2_RX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY2_RX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_ENABLE_ADDR (CSR_BASE + 0xb4L)
#define CSR_ADC08DJ_JESD_PHY3_TX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_TX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_READY_ADDR (CSR_BASE + 0xb8L)
#define CSR_ADC08DJ_JESD_PHY3_TX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_TX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_INHIBIT_ADDR (CSR_BASE + 0xbcL)
#define CSR_ADC08DJ_JESD_PHY3_TX_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_INHIBIT_INHIBIT_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_TX_INHIBIT_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_PRODUCE_SQUARE_WAVE_ADDR (CSR_BASE + 0xc0L)
#define CSR_ADC08DJ_JESD_PHY3_TX_PRODUCE_SQUARE_WAVE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_PRODUCE_SQUARE_WAVE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_TX_PRODUCE_SQUARE_WAVE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_RX_ENABLE_ADDR (CSR_BASE + 0xc4L)
#define CSR_ADC08DJ_JESD_PHY3_RX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_RX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_RX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_RX_READY_ADDR (CSR_BASE + 0xc8L)
#define CSR_ADC08DJ_JESD_PHY3_RX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_RX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_RX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_PRBS_CONFIG_ADDR (CSR_BASE + 0xccL)
#define CSR_ADC08DJ_JESD_PHY3_TX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_TX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY3_RX_PRBS_CONFIG_ADDR (CSR_BASE + 0xd0L)
#define CSR_ADC08DJ_JESD_PHY3_RX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_RX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_RX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY3_RX_PRBS_CONFIG_PAUSE_OFFSET 2
#define CSR_ADC08DJ_JESD_PHY3_RX_PRBS_CONFIG_PAUSE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_RX_PRBS_ERRORS_ADDR (CSR_BASE + 0xd4L)
#define CSR_ADC08DJ_JESD_PHY3_RX_PRBS_ERRORS_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_LOOPBACK_ADDR (CSR_BASE + 0xd8L)
#define CSR_ADC08DJ_JESD_PHY3_LOOPBACK_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_LOOPBACK_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_LOOPBACK_CONFIG_SIZE 3
#define CSR_ADC08DJ_JESD_PHY3_TX_DIFFCTRL_ADDR (CSR_BASE + 0xdcL)
#define CSR_ADC08DJ_JESD_PHY3_TX_DIFFCTRL_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_POSTCURSOR_ADDR (CSR_BASE + 0xe0L)
#define CSR_ADC08DJ_JESD_PHY3_TX_POSTCURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_PRECURSOR_ADDR (CSR_BASE + 0xe4L)
#define CSR_ADC08DJ_JESD_PHY3_TX_PRECURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_POLARITY_ADDR (CSR_BASE + 0xe8L)
#define CSR_ADC08DJ_JESD_PHY3_TX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_TX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_TX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_RX_POLARITY_ADDR (CSR_BASE + 0xecL)
#define CSR_ADC08DJ_JESD_PHY3_RX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY3_RX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY3_RX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_ENABLE_ADDR (CSR_BASE + 0xf0L)
#define CSR_ADC08DJ_JESD_PHY4_TX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_TX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_READY_ADDR (CSR_BASE + 0xf4L)
#define CSR_ADC08DJ_JESD_PHY4_TX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_TX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_INHIBIT_ADDR (CSR_BASE + 0xf8L)
#define CSR_ADC08DJ_JESD_PHY4_TX_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_INHIBIT_INHIBIT_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_TX_INHIBIT_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_PRODUCE_SQUARE_WAVE_ADDR (CSR_BASE + 0xfcL)
#define CSR_ADC08DJ_JESD_PHY4_TX_PRODUCE_SQUARE_WAVE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_PRODUCE_SQUARE_WAVE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_TX_PRODUCE_SQUARE_WAVE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_RX_ENABLE_ADDR (CSR_BASE + 0x100L)
#define CSR_ADC08DJ_JESD_PHY4_RX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_RX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_RX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_RX_READY_ADDR (CSR_BASE + 0x104L)
#define CSR_ADC08DJ_JESD_PHY4_RX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_RX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_RX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_PRBS_CONFIG_ADDR (CSR_BASE + 0x108L)
#define CSR_ADC08DJ_JESD_PHY4_TX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_TX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY4_RX_PRBS_CONFIG_ADDR (CSR_BASE + 0x10cL)
#define CSR_ADC08DJ_JESD_PHY4_RX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_RX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_RX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY4_RX_PRBS_CONFIG_PAUSE_OFFSET 2
#define CSR_ADC08DJ_JESD_PHY4_RX_PRBS_CONFIG_PAUSE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_RX_PRBS_ERRORS_ADDR (CSR_BASE + 0x110L)
#define CSR_ADC08DJ_JESD_PHY4_RX_PRBS_ERRORS_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_LOOPBACK_ADDR (CSR_BASE + 0x114L)
#define CSR_ADC08DJ_JESD_PHY4_LOOPBACK_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_LOOPBACK_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_LOOPBACK_CONFIG_SIZE 3
#define CSR_ADC08DJ_JESD_PHY4_TX_DIFFCTRL_ADDR (CSR_BASE + 0x118L)
#define CSR_ADC08DJ_JESD_PHY4_TX_DIFFCTRL_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_POSTCURSOR_ADDR (CSR_BASE + 0x11cL)
#define CSR_ADC08DJ_JESD_PHY4_TX_POSTCURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_PRECURSOR_ADDR (CSR_BASE + 0x120L)
#define CSR_ADC08DJ_JESD_PHY4_TX_PRECURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_POLARITY_ADDR (CSR_BASE + 0x124L)
#define CSR_ADC08DJ_JESD_PHY4_TX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_TX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_TX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_RX_POLARITY_ADDR (CSR_BASE + 0x128L)
#define CSR_ADC08DJ_JESD_PHY4_RX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY4_RX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY4_RX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_ENABLE_ADDR (CSR_BASE + 0x12cL)
#define CSR_ADC08DJ_JESD_PHY5_TX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_TX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_READY_ADDR (CSR_BASE + 0x130L)
#define CSR_ADC08DJ_JESD_PHY5_TX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_TX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_INHIBIT_ADDR (CSR_BASE + 0x134L)
#define CSR_ADC08DJ_JESD_PHY5_TX_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_INHIBIT_INHIBIT_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_TX_INHIBIT_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_PRODUCE_SQUARE_WAVE_ADDR (CSR_BASE + 0x138L)
#define CSR_ADC08DJ_JESD_PHY5_TX_PRODUCE_SQUARE_WAVE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_PRODUCE_SQUARE_WAVE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_TX_PRODUCE_SQUARE_WAVE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_RX_ENABLE_ADDR (CSR_BASE + 0x13cL)
#define CSR_ADC08DJ_JESD_PHY5_RX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_RX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_RX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_RX_READY_ADDR (CSR_BASE + 0x140L)
#define CSR_ADC08DJ_JESD_PHY5_RX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_RX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_RX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_PRBS_CONFIG_ADDR (CSR_BASE + 0x144L)
#define CSR_ADC08DJ_JESD_PHY5_TX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_TX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY5_RX_PRBS_CONFIG_ADDR (CSR_BASE + 0x148L)
#define CSR_ADC08DJ_JESD_PHY5_RX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_RX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_RX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY5_RX_PRBS_CONFIG_PAUSE_OFFSET 2
#define CSR_ADC08DJ_JESD_PHY5_RX_PRBS_CONFIG_PAUSE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_RX_PRBS_ERRORS_ADDR (CSR_BASE + 0x14cL)
#define CSR_ADC08DJ_JESD_PHY5_RX_PRBS_ERRORS_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_LOOPBACK_ADDR (CSR_BASE + 0x150L)
#define CSR_ADC08DJ_JESD_PHY5_LOOPBACK_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_LOOPBACK_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_LOOPBACK_CONFIG_SIZE 3
#define CSR_ADC08DJ_JESD_PHY5_TX_DIFFCTRL_ADDR (CSR_BASE + 0x154L)
#define CSR_ADC08DJ_JESD_PHY5_TX_DIFFCTRL_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_POSTCURSOR_ADDR (CSR_BASE + 0x158L)
#define CSR_ADC08DJ_JESD_PHY5_TX_POSTCURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_PRECURSOR_ADDR (CSR_BASE + 0x15cL)
#define CSR_ADC08DJ_JESD_PHY5_TX_PRECURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_POLARITY_ADDR (CSR_BASE + 0x160L)
#define CSR_ADC08DJ_JESD_PHY5_TX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_TX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_TX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_RX_POLARITY_ADDR (CSR_BASE + 0x164L)
#define CSR_ADC08DJ_JESD_PHY5_RX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY5_RX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY5_RX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_ENABLE_ADDR (CSR_BASE + 0x168L)
#define CSR_ADC08DJ_JESD_PHY6_TX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_TX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_READY_ADDR (CSR_BASE + 0x16cL)
#define CSR_ADC08DJ_JESD_PHY6_TX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_TX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_INHIBIT_ADDR (CSR_BASE + 0x170L)
#define CSR_ADC08DJ_JESD_PHY6_TX_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_INHIBIT_INHIBIT_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_TX_INHIBIT_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_PRODUCE_SQUARE_WAVE_ADDR (CSR_BASE + 0x174L)
#define CSR_ADC08DJ_JESD_PHY6_TX_PRODUCE_SQUARE_WAVE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_PRODUCE_SQUARE_WAVE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_TX_PRODUCE_SQUARE_WAVE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_RX_ENABLE_ADDR (CSR_BASE + 0x178L)
#define CSR_ADC08DJ_JESD_PHY6_RX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_RX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_RX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_RX_READY_ADDR (CSR_BASE + 0x17cL)
#define CSR_ADC08DJ_JESD_PHY6_RX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_RX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_RX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_PRBS_CONFIG_ADDR (CSR_BASE + 0x180L)
#define CSR_ADC08DJ_JESD_PHY6_TX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_TX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY6_RX_PRBS_CONFIG_ADDR (CSR_BASE + 0x184L)
#define CSR_ADC08DJ_JESD_PHY6_RX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_RX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_RX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY6_RX_PRBS_CONFIG_PAUSE_OFFSET 2
#define CSR_ADC08DJ_JESD_PHY6_RX_PRBS_CONFIG_PAUSE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_RX_PRBS_ERRORS_ADDR (CSR_BASE + 0x188L)
#define CSR_ADC08DJ_JESD_PHY6_RX_PRBS_ERRORS_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_LOOPBACK_ADDR (CSR_BASE + 0x18cL)
#define CSR_ADC08DJ_JESD_PHY6_LOOPBACK_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_LOOPBACK_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_LOOPBACK_CONFIG_SIZE 3
#define CSR_ADC08DJ_JESD_PHY6_TX_DIFFCTRL_ADDR (CSR_BASE + 0x190L)
#define CSR_ADC08DJ_JESD_PHY6_TX_DIFFCTRL_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_POSTCURSOR_ADDR (CSR_BASE + 0x194L)
#define CSR_ADC08DJ_JESD_PHY6_TX_POSTCURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_PRECURSOR_ADDR (CSR_BASE + 0x198L)
#define CSR_ADC08DJ_JESD_PHY6_TX_PRECURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_POLARITY_ADDR (CSR_BASE + 0x19cL)
#define CSR_ADC08DJ_JESD_PHY6_TX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_TX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_TX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_RX_POLARITY_ADDR (CSR_BASE + 0x1a0L)
#define CSR_ADC08DJ_JESD_PHY6_RX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY6_RX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY6_RX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_ENABLE_ADDR (CSR_BASE + 0x1a4L)
#define CSR_ADC08DJ_JESD_PHY7_TX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_TX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_READY_ADDR (CSR_BASE + 0x1a8L)
#define CSR_ADC08DJ_JESD_PHY7_TX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_TX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_INHIBIT_ADDR (CSR_BASE + 0x1acL)
#define CSR_ADC08DJ_JESD_PHY7_TX_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_INHIBIT_INHIBIT_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_TX_INHIBIT_INHIBIT_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_PRODUCE_SQUARE_WAVE_ADDR (CSR_BASE + 0x1b0L)
#define CSR_ADC08DJ_JESD_PHY7_TX_PRODUCE_SQUARE_WAVE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_PRODUCE_SQUARE_WAVE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_TX_PRODUCE_SQUARE_WAVE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_RX_ENABLE_ADDR (CSR_BASE + 0x1b4L)
#define CSR_ADC08DJ_JESD_PHY7_RX_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_RX_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_RX_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_RX_READY_ADDR (CSR_BASE + 0x1b8L)
#define CSR_ADC08DJ_JESD_PHY7_RX_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_RX_READY_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_RX_READY_READY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_PRBS_CONFIG_ADDR (CSR_BASE + 0x1bcL)
#define CSR_ADC08DJ_JESD_PHY7_TX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_TX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY7_RX_PRBS_CONFIG_ADDR (CSR_BASE + 0x1c0L)
#define CSR_ADC08DJ_JESD_PHY7_RX_PRBS_CONFIG_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_RX_PRBS_CONFIG_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_RX_PRBS_CONFIG_CONFIG_SIZE 2
#define CSR_ADC08DJ_JESD_PHY7_RX_PRBS_CONFIG_PAUSE_OFFSET 2
#define CSR_ADC08DJ_JESD_PHY7_RX_PRBS_CONFIG_PAUSE_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_RX_PRBS_ERRORS_ADDR (CSR_BASE + 0x1c4L)
#define CSR_ADC08DJ_JESD_PHY7_RX_PRBS_ERRORS_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_LOOPBACK_ADDR (CSR_BASE + 0x1c8L)
#define CSR_ADC08DJ_JESD_PHY7_LOOPBACK_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_LOOPBACK_CONFIG_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_LOOPBACK_CONFIG_SIZE 3
#define CSR_ADC08DJ_JESD_PHY7_TX_DIFFCTRL_ADDR (CSR_BASE + 0x1ccL)
#define CSR_ADC08DJ_JESD_PHY7_TX_DIFFCTRL_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_POSTCURSOR_ADDR (CSR_BASE + 0x1d0L)
#define CSR_ADC08DJ_JESD_PHY7_TX_POSTCURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_PRECURSOR_ADDR (CSR_BASE + 0x1d4L)
#define CSR_ADC08DJ_JESD_PHY7_TX_PRECURSOR_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_POLARITY_ADDR (CSR_BASE + 0x1d8L)
#define CSR_ADC08DJ_JESD_PHY7_TX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_TX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_TX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_RX_POLARITY_ADDR (CSR_BASE + 0x1dcL)
#define CSR_ADC08DJ_JESD_PHY7_RX_POLARITY_SIZE 1
#define CSR_ADC08DJ_JESD_PHY7_RX_POLARITY_SWAP_OFFSET 0
#define CSR_ADC08DJ_JESD_PHY7_RX_POLARITY_SWAP_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_CONTROL_ADDR (CSR_BASE + 0x1e0L)
#define CSR_ADC08DJ_JESD_RX_CONTROL_CONTROL_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_CONTROL_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_RX_CONTROL_CONTROL_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_CONTROL_ILAS_CHECK_DISABLE_OFFSET 8
#define CSR_ADC08DJ_JESD_RX_CONTROL_CONTROL_ILAS_CHECK_DISABLE_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_STATUS_ADDR (CSR_BASE + 0x1e4L)
#define CSR_ADC08DJ_JESD_RX_CONTROL_STATUS_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_STATUS_READY_OFFSET 0
#define CSR_ADC08DJ_JESD_RX_CONTROL_STATUS_READY_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_STATUS_SYNC_N_OFFSET 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_STATUS_SYNC_N_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_STATUS_SKEW_FIFO_OFFSET 8
#define CSR_ADC08DJ_JESD_RX_CONTROL_STATUS_SKEW_FIFO_SIZE 8
#define CSR_ADC08DJ_JESD_RX_CONTROL_STPL_ENABLE_ADDR (CSR_BASE + 0x1e8L)
#define CSR_ADC08DJ_JESD_RX_CONTROL_STPL_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_STPL_ENABLE_ENABLE_OFFSET 0
#define CSR_ADC08DJ_JESD_RX_CONTROL_STPL_ENABLE_ENABLE_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_STPL_ERRORS_ADDR (CSR_BASE + 0x1ecL)
#define CSR_ADC08DJ_JESD_RX_CONTROL_STPL_ERRORS_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_LMFC_ADDR (CSR_BASE + 0x1f0L)
#define CSR_ADC08DJ_JESD_RX_CONTROL_LMFC_SIZE 1
#define CSR_ADC08DJ_JESD_RX_CONTROL_LMFC_LOAD_ON_SYSREF_OFFSET 0
#define CSR_ADC08DJ_JESD_RX_CONTROL_LMFC_LOAD_ON_SYSREF_SIZE 3
#define CSR_ADC08DJ_REFCLK_MEASUREMENT_LATCH_ADDR (CSR_BASE + 0x1f4L)
#define CSR_ADC08DJ_REFCLK_MEASUREMENT_LATCH_SIZE 1
#define CSR_ADC08DJ_REFCLK_MEASUREMENT_VALUE_ADDR (CSR_BASE + 0x1f8L)
#define CSR_ADC08DJ_REFCLK_MEASUREMENT_VALUE_SIZE 2

/* analyzer */
#define CSR_ANALYZER_BASE (CSR_BASE + 0x800L)
#define CSR_ANALYZER_MUX_VALUE_ADDR (CSR_BASE + 0x800L)
#define CSR_ANALYZER_MUX_VALUE_SIZE 1
#define CSR_ANALYZER_TRIGGER_ENABLE_ADDR (CSR_BASE + 0x804L)
#define CSR_ANALYZER_TRIGGER_ENABLE_SIZE 1
#define CSR_ANALYZER_TRIGGER_DONE_ADDR (CSR_BASE + 0x808L)
#define CSR_ANALYZER_TRIGGER_DONE_SIZE 1
#define CSR_ANALYZER_TRIGGER_MEM_WRITE_ADDR (CSR_BASE + 0x80cL)
#define CSR_ANALYZER_TRIGGER_MEM_WRITE_SIZE 1
#define CSR_ANALYZER_TRIGGER_MEM_MASK_ADDR (CSR_BASE + 0x810L)
#define CSR_ANALYZER_TRIGGER_MEM_MASK_SIZE 37
#define CSR_ANALYZER_TRIGGER_MEM_VALUE_ADDR (CSR_BASE + 0x8a4L)
#define CSR_ANALYZER_TRIGGER_MEM_VALUE_SIZE 37
#define CSR_ANALYZER_TRIGGER_MEM_FULL_ADDR (CSR_BASE + 0x938L)
#define CSR_ANALYZER_TRIGGER_MEM_FULL_SIZE 1
#define CSR_ANALYZER_SUBSAMPLER_VALUE_ADDR (CSR_BASE + 0x93cL)
#define CSR_ANALYZER_SUBSAMPLER_VALUE_SIZE 1
#define CSR_ANALYZER_STORAGE_ENABLE_ADDR (CSR_BASE + 0x940L)
#define CSR_ANALYZER_STORAGE_ENABLE_SIZE 1
#define CSR_ANALYZER_STORAGE_DONE_ADDR (CSR_BASE + 0x944L)
#define CSR_ANALYZER_STORAGE_DONE_SIZE 1
#define CSR_ANALYZER_STORAGE_LENGTH_ADDR (CSR_BASE + 0x948L)
#define CSR_ANALYZER_STORAGE_LENGTH_SIZE 1
#define CSR_ANALYZER_STORAGE_OFFSET_ADDR (CSR_BASE + 0x94cL)
#define CSR_ANALYZER_STORAGE_OFFSET_SIZE 1
#define CSR_ANALYZER_STORAGE_MEM_LEVEL_ADDR (CSR_BASE + 0x950L)
#define CSR_ANALYZER_STORAGE_MEM_LEVEL_SIZE 1
#define CSR_ANALYZER_STORAGE_MEM_DATA_ADDR (CSR_BASE + 0x954L)
#define CSR_ANALYZER_STORAGE_MEM_DATA_SIZE 1

/* ctrl */
#define CSR_CTRL_BASE (CSR_BASE + 0x1000L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x1000L)
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x1004L)
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x1008L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* ethphy */
#define CSR_ETHPHY_BASE (CSR_BASE + 0x1800L)
#define CSR_ETHPHY_CRG_RESET_ADDR (CSR_BASE + 0x1800L)
#define CSR_ETHPHY_CRG_RESET_SIZE 1
#define CSR_ETHPHY_MDIO_W_ADDR (CSR_BASE + 0x1804L)
#define CSR_ETHPHY_MDIO_W_SIZE 1
#define CSR_ETHPHY_MDIO_W_MDC_OFFSET 0
#define CSR_ETHPHY_MDIO_W_MDC_SIZE 1
#define CSR_ETHPHY_MDIO_W_OE_OFFSET 1
#define CSR_ETHPHY_MDIO_W_OE_SIZE 1
#define CSR_ETHPHY_MDIO_W_W_OFFSET 2
#define CSR_ETHPHY_MDIO_W_W_SIZE 1
#define CSR_ETHPHY_MDIO_R_ADDR (CSR_BASE + 0x1808L)
#define CSR_ETHPHY_MDIO_R_SIZE 1
#define CSR_ETHPHY_MDIO_R_R_OFFSET 0
#define CSR_ETHPHY_MDIO_R_R_SIZE 1

/* identifier_mem */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x2000L)

/* leds */
#define CSR_LEDS_BASE (CSR_BASE + 0x2800L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x2800L)
#define CSR_LEDS_OUT_SIZE 1

/* pcie_dma0 */
#define CSR_PCIE_DMA0_BASE (CSR_BASE + 0x3000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR (CSR_BASE + 0x3000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDR (CSR_BASE + 0x3004L)
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDRESS_LSB_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDRESS_LSB_SIZE 32
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LENGTH_OFFSET 32
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LENGTH_SIZE 24
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_IRQ_DISABLE_OFFSET 56
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LAST_DISABLE_OFFSET 57
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LAST_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDR (CSR_BASE + 0x300cL)
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDRESS_MSB_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDRESS_MSB_SIZE 32
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_ADDR (CSR_BASE + 0x3010L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_ADDR (CSR_BASE + 0x3014L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_INDEX_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_INDEX_SIZE 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_COUNT_OFFSET 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_COUNT_SIZE 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_ADDR (CSR_BASE + 0x3018L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_RESET_ADDR (CSR_BASE + 0x301cL)
#define CSR_PCIE_DMA0_WRITER_TABLE_RESET_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR (CSR_BASE + 0x3020L)
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDR (CSR_BASE + 0x3024L)
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDRESS_LSB_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDRESS_LSB_SIZE 32
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LENGTH_OFFSET 32
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LENGTH_SIZE 24
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_IRQ_DISABLE_OFFSET 56
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LAST_DISABLE_OFFSET 57
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LAST_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDR (CSR_BASE + 0x302cL)
#define CSR_PCIE_DMA0_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDRESS_MSB_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDRESS_MSB_SIZE 32
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_ADDR (CSR_BASE + 0x3030L)
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_ADDR (CSR_BASE + 0x3034L)
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_INDEX_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_INDEX_SIZE 16
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_COUNT_OFFSET 16
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_COUNT_SIZE 16
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_ADDR (CSR_BASE + 0x3038L)
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_RESET_ADDR (CSR_BASE + 0x303cL)
#define CSR_PCIE_DMA0_READER_TABLE_RESET_SIZE 1
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_ADDR (CSR_BASE + 0x3040L)
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_ADDR (CSR_BASE + 0x3044L)
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_DEPTH_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_DEPTH_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SCRATCH_OFFSET 24
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SCRATCH_SIZE 4
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_LEVEL_MODE_OFFSET 31
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_LEVEL_MODE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_ADDR (CSR_BASE + 0x3048L)
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_LEVEL_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_LEVEL_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_ADDR (CSR_BASE + 0x304cL)
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_DEPTH_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_DEPTH_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SCRATCH_OFFSET 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SCRATCH_SIZE 4
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_LEVEL_MODE_OFFSET 31
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_LEVEL_MODE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_ADDR (CSR_BASE + 0x3050L)
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_LEVEL_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_LEVEL_SIZE 24

/* pcie_endpoint */
#define CSR_PCIE_ENDPOINT_BASE (CSR_BASE + 0x3800L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x3800L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_PHY_DOWN_OFFSET 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_PHY_DOWN_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_PHY_STATUS_OFFSET 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_PHY_STATUS_SIZE 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_OFFSET 4
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_SIZE 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_OFFSET 6
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_SIZE 3
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_OFFSET 9
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_SIZE 6
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x3804L)
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x3808L)
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x380cL)
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x3810L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* pcie_msi */
#define CSR_PCIE_MSI_BASE (CSR_BASE + 0x4000L)
#define CSR_PCIE_MSI_ENABLE_ADDR (CSR_BASE + 0x4000L)
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR (CSR_BASE + 0x4004L)
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR (CSR_BASE + 0x4008L)
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* pcie_phy */
#define CSR_PCIE_PHY_BASE (CSR_BASE + 0x4800L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x4800L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_PHY_DOWN_OFFSET 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_PHY_DOWN_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_PHY_STATUS_OFFSET 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_PHY_STATUS_SIZE 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_OFFSET 4
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_SIZE 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_OFFSET 6
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_SIZE 3
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_OFFSET 9
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_SIZE 6
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x4804L)
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x4808L)
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x480cL)
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x4810L)
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_SIZE 1

#endif
