{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631887853594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631887853594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 17 11:10:53 2021 " "Processing started: Fri Sep 17 11:10:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631887853594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1631887853594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula7 -c Aula7 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula7 -c Aula7 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1631887853594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1631887853910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1631887853910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula7-arquitetura " "Found design unit 1: Aula7-arquitetura" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula7 " "Found entity 1: Aula7" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859635 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859635 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/FlipFlop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859636 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodinstrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodinstrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodInstrucao-arch " "Found design unit 1: DecodInstrucao-arch" {  } { { "DecodInstrucao.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/DecodInstrucao.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859637 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodInstrucao " "Found entity 1: DecodInstrucao" {  } { { "DecodInstrucao.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/DecodInstrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicaDesvio-arch " "Found design unit 1: LogicaDesvio-arch" {  } { { "LogicaDesvio.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/LogicaDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859638 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicaDesvio " "Found entity 1: LogicaDesvio" {  } { { "LogicaDesvio.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/LogicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859639 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859641 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859642 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_PC-comportamento " "Found design unit 1: muxGenerico2x1_PC-comportamento" {  } { { "muxGenerico2x1_PC.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/muxGenerico2x1_PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859643 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_PC " "Found entity 1: muxGenerico2x1_PC" {  } { { "muxGenerico2x1_PC.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/muxGenerico2x1_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859644 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_PC-comportamento " "Found design unit 1: registradorGenerico_PC-comportamento" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/registradorGenerico_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859645 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_PC " "Found entity 1: registradorGenerico_PC" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/registradorGenerico_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859646 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/ULASomaSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859647 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/ULASomaSub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod3x8vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod3x8vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod3x8-arch " "Found design unit 1: Decod3x8-arch" {  } { { "Decod3x8vhd.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Decod3x8vhd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod3x8 " "Found entity 1: Decod3x8" {  } { { "Decod3x8vhd.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Decod3x8vhd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859650 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887859650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887859650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula7 " "Elaborating entity \"Aula7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1631887859681 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "endereco_PC Aula7.vhd(43) " "VHDL Signal Declaration warning at Aula7.vhd(43): used implicit default value for signal \"endereco_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bloco_1 Aula7.vhd(57) " "Verilog HDL or VHDL warning at Aula7.vhd(57): object \"Bloco_1\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bloco_2 Aula7.vhd(58) " "Verilog HDL or VHDL warning at Aula7.vhd(58): object \"Bloco_2\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bloco_3 Aula7.vhd(59) " "Verilog HDL or VHDL warning at Aula7.vhd(59): object \"Bloco_3\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bloco_5 Aula7.vhd(61) " "Verilog HDL or VHDL warning at Aula7.vhd(61): object \"Bloco_5\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bloco_6 Aula7.vhd(62) " "Verilog HDL or VHDL warning at Aula7.vhd(62): object \"Bloco_6\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bloco_7 Aula7.vhd(63) " "Verilog HDL or VHDL warning at Aula7.vhd(63): object \"Bloco_7\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Endereco_3 Aula7.vhd(67) " "Verilog HDL or VHDL warning at Aula7.vhd(67): object \"Endereco_3\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Endereco_4 Aula7.vhd(68) " "Verilog HDL or VHDL warning at Aula7.vhd(68): object \"Endereco_4\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Endereco_5 Aula7.vhd(69) " "Verilog HDL or VHDL warning at Aula7.vhd(69): object \"Endereco_5\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Endereco_6 Aula7.vhd(70) " "Verilog HDL or VHDL warning at Aula7.vhd(70): object \"Endereco_6\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Endereco_7 Aula7.vhd(71) " "Verilog HDL or VHDL warning at Aula7.vhd(71): object \"Endereco_7\" assigned a value but never read" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631887859682 "|Aula7"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Aula7.vhd(164) " "VHDL Subtype or Type Declaration warning at Aula7.vhd(164): subtype or type has null range" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 164 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Design Software" 0 -1 1631887859684 "|Aula7"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Aula7.vhd(164) " "VHDL warning at Aula7.vhd(164): ignored assignment of value to null range" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 164 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Design Software" 0 -1 1631887859684 "|Aula7"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..0\] Aula7.vhd(20) " "Using initial value X (don't care) for net \"LEDR\[7..0\]\" at Aula7.vhd(20)" {  } { { "Aula7.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631887859684 "|Aula7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Aula7.vhd" "CPU" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodInstrucao CPU:CPU\|DecodInstrucao:DECODIFICADOR_INSTRUCAO " "Elaborating entity \"DecodInstrucao\" for hierarchy \"CPU:CPU\|DecodInstrucao:DECODIFICADOR_INSTRUCAO\"" {  } { { "CPU.vhd" "DECODIFICADOR_INSTRUCAO" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_PC CPU:CPU\|registradorGenerico_PC:PC " "Elaborating entity \"registradorGenerico_PC\" for hierarchy \"CPU:CPU\|registradorGenerico_PC:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859692 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST registradorGenerico_PC.vhd(23) " "VHDL Process Statement warning at registradorGenerico_PC.vhd(23): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/registradorGenerico_PC.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1631887859693 "|Aula7|CPU:CPU|registradorGenerico_PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:SOMADOR " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:SOMADOR\"" {  } { { "CPU.vhd" "SOMADOR" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:REG1 " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:REG1\"" {  } { { "CPU.vhd" "REG1" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859694 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST registradorGenerico.vhd(23) " "VHDL Process Statement warning at registradorGenerico.vhd(23): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registradorGenerico.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/registradorGenerico.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1631887859694 "|Aula7|CPU:CPU|registradorGenerico:REG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM CPU:CPU\|memoriaROM:MEMORIA_INTRUCAO " "Elaborating entity \"memoriaROM\" for hierarchy \"CPU:CPU\|memoriaROM:MEMORIA_INTRUCAO\"" {  } { { "CPU.vhd" "MEMORIA_INTRUCAO" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM CPU:CPU\|memoriaRAM:MEMORIA_DADOS " "Elaborating entity \"memoriaRAM\" for hierarchy \"CPU:CPU\|memoriaRAM:MEMORIA_DADOS\"" {  } { { "CPU.vhd" "MEMORIA_DADOS" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop CPU:CPU\|FlipFlop:FLAG " "Elaborating entity \"FlipFlop\" for hierarchy \"CPU:CPU\|FlipFlop:FLAG\"" {  } { { "CPU.vhd" "FLAG" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859697 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST FlipFlop.vhd(23) " "VHDL Process Statement warning at FlipFlop.vhd(23): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FlipFlop.vhd" "" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/FlipFlop.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1631887859698 "|Aula7|CPU:CPU|FlipFlop:FLAG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicaDesvio CPU:CPU\|LogicaDesvio:LOGICA_DE_DESVIO " "Elaborating entity \"LogicaDesvio\" for hierarchy \"CPU:CPU\|LogicaDesvio:LOGICA_DE_DESVIO\"" {  } { { "CPU.vhd" "LOGICA_DE_DESVIO" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_PC CPU:CPU\|muxGenerico2x1_PC:MUX2 " "Elaborating entity \"muxGenerico2x1_PC\" for hierarchy \"CPU:CPU\|muxGenerico2x1_PC:MUX2\"" {  } { { "CPU.vhd" "MUX2" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/CPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:MEMORIA_DADOS " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:MEMORIA_DADOS\"" {  } { { "Aula7.vhd" "MEMORIA_DADOS" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod3x8 Decod3x8:DECODIFICADOR_3X8_6a8 " "Elaborating entity \"Decod3x8\" for hierarchy \"Decod3x8:DECODIFICADOR_3X8_6a8\"" {  } { { "Aula7.vhd" "DECODIFICADOR_3X8_6a8" { Text "C:/Descomp/DesignComp-Projeto1/Aula7/Aula7.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887859701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631887859803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 17 11:10:59 2021 " "Processing ended: Fri Sep 17 11:10:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631887859803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631887859803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631887859803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1631887859803 ""}
