<stg><name>backprop_Pipeline_VITIS_LOOP_101_1</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %output_difference_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_1_reload

]]></Node>
<StgValue><ssdm name="output_difference_2_1_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %output_difference_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_1_reload

]]></Node>
<StgValue><ssdm name="output_difference_1_1_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %output_difference_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_1_reload

]]></Node>
<StgValue><ssdm name="output_difference_0_1_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_103_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_2.i:0 %i_19 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_103_2.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_103_2.i:2 %icmp_ln101 = icmp_eq  i7 %i_19, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_103_2.i:4 %add_ln101 = add i7 %i_19, i7 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_103_2.i:5 %br_ln101 = br i1 %icmp_ln101, void %VITIS_LOOP_103_2.i.split, void %VITIS_LOOP_115_2.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_103_2.i.split:1 %i_23_cast = zext i7 %i_19

]]></Node>
<StgValue><ssdm name="i_23_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_103_2.i.split:4 %empty_42 = trunc i7 %i_19

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
VITIS_LOOP_103_2.i.split:5 %p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_42, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:6 %sub_ln104 = sub i8 %p_shl2, i8 %i_23_cast

]]></Node>
<StgValue><ssdm name="sub_ln104"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:7 %zext_ln104 = zext i8 %sub_ln104

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:8 %weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="weights3_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:9 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:13 %add_ln104 = add i8 %sub_ln104, i8 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:14 %zext_ln104_1 = zext i8 %add_ln104

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:15 %weights3_addr_64 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="weights3_addr_64"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:16 %weights3_load_64 = load i8 %weights3_addr_64

]]></Node>
<StgValue><ssdm name="weights3_load_64"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_103_2.i.split:31 %store_ln101 = store i7 %add_ln101, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:9 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:16 %weights3_load_64 = load i8 %weights3_addr_64

]]></Node>
<StgValue><ssdm name="weights3_load_64"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:20 %add_ln104_1 = add i8 %sub_ln104, i8 2

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:21 %zext_ln104_2 = zext i8 %add_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:22 %weights3_addr_65 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="weights3_addr_65"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:23 %weights3_load_65 = load i8 %weights3_addr_65

]]></Node>
<StgValue><ssdm name="weights3_load_65"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:10 %bitcast_ln104 = bitcast i64 %weights3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln104"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:11 %mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul8_i3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:17 %bitcast_ln104_1 = bitcast i64 %weights3_load_64

]]></Node>
<StgValue><ssdm name="bitcast_ln104_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:18 %mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul8_i3_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_103_2.i.split:23 %weights3_load_65 = load i8 %weights3_addr_65

]]></Node>
<StgValue><ssdm name="weights3_load_65"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:11 %mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul8_i3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:18 %mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul8_i3_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:24 %bitcast_ln104_2 = bitcast i64 %weights3_load_65

]]></Node>
<StgValue><ssdm name="bitcast_ln104_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:25 %mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul8_i3_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="72" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:11 %mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul8_i3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:18 %mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul8_i3_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:25 %mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul8_i3_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="75" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:11 %mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul8_i3"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:18 %mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul8_i3_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:25 %mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul8_i3_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="78" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:11 %mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul8_i3"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:18 %mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul8_i3_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:25 %mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul8_i3_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="81" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:12 %add11_i3 = dadd i64 %mul8_i3, i64 0

]]></Node>
<StgValue><ssdm name="add11_i3"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:25 %mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul8_i3_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="83" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:12 %add11_i3 = dadd i64 %mul8_i3, i64 0

]]></Node>
<StgValue><ssdm name="add11_i3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="84" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:12 %add11_i3 = dadd i64 %mul8_i3, i64 0

]]></Node>
<StgValue><ssdm name="add11_i3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="85" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:12 %add11_i3 = dadd i64 %mul8_i3, i64 0

]]></Node>
<StgValue><ssdm name="add11_i3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="86" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:12 %add11_i3 = dadd i64 %mul8_i3, i64 0

]]></Node>
<StgValue><ssdm name="add11_i3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="87" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:19 %add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1

]]></Node>
<StgValue><ssdm name="add11_i3_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="88" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:19 %add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1

]]></Node>
<StgValue><ssdm name="add11_i3_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="89" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:19 %add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1

]]></Node>
<StgValue><ssdm name="add11_i3_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="90" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:19 %add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1

]]></Node>
<StgValue><ssdm name="add11_i3_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="91" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:19 %add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1

]]></Node>
<StgValue><ssdm name="add11_i3_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="92" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:26 %add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2

]]></Node>
<StgValue><ssdm name="add11_i3_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="93" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:26 %add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2

]]></Node>
<StgValue><ssdm name="add11_i3_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="94" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:26 %add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2

]]></Node>
<StgValue><ssdm name="add11_i3_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="95" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_103_2.i.split:0 %i_23_cast33 = zext i7 %i_19

]]></Node>
<StgValue><ssdm name="i_23_cast33"/></StgValue>
</operation>

<operation id="96" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:26 %add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2

]]></Node>
<StgValue><ssdm name="add11_i3_2"/></StgValue>
</operation>

<operation id="97" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:27 %dactivations2_addr = getelementptr i64 %dactivations2, i64 0, i64 %i_23_cast33

]]></Node>
<StgValue><ssdm name="dactivations2_addr"/></StgValue>
</operation>

<operation id="98" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_103_2.i.split:28 %dactivations2_load = load i6 %dactivations2_addr

]]></Node>
<StgValue><ssdm name="dactivations2_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="99" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:26 %add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2

]]></Node>
<StgValue><ssdm name="add11_i3_2"/></StgValue>
</operation>

<operation id="100" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_103_2.i.split:28 %dactivations2_load = load i6 %dactivations2_addr

]]></Node>
<StgValue><ssdm name="dactivations2_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">
</state>

<state id="24" st_id="25">

<operation id="101" st_id="24" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:29 %mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul16_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="102" st_id="25" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:29 %mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul16_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="103" st_id="26" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:29 %mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul16_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="104" st_id="27" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:29 %mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul16_i"/></StgValue>
</operation>

<operation id="110" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
VITIS_LOOP_115_2.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="105" st_id="28" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:29 %mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul16_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="106" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_2.i.split:2 %specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln100"/></StgValue>
</operation>

<operation id="107" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_103_2.i.split:3 %oracle_activations2_addr = getelementptr i64 %oracle_activations2, i64 0, i64 %i_23_cast33

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr"/></StgValue>
</operation>

<operation id="108" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
VITIS_LOOP_103_2.i.split:30 %store_ln106 = store i64 %mul16_i, i6 %oracle_activations2_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="109" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_103_2.i.split:32 %br_ln101 = br void %VITIS_LOOP_103_2.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
