<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>axgbe_ethdev.h source code [linux-4.18.y/drivers/net/axgbe/axgbe_ethdev.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="axgbe_an,axgbe_an_mode,axgbe_ecc_sec,axgbe_hw_features,axgbe_hw_if,axgbe_i2c,axgbe_i2c_cmd,axgbe_i2c_if,axgbe_i2c_op,axgbe_i2c_op_state,axgbe_int,axgbe_int_state,axgbe_mdio_mode,axgbe_mode,axgbe_phy,axgbe_phy_if,axgbe_phy_impl_if,axgbe_port,axgbe_rx,axgbe_speed,axgbe_speedset,axgbe_state,axgbe_version_data,axgbe_xpcs_access "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/axgbe/axgbe_ethdev.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.18.y</a>/<a href='../..'>drivers</a>/<a href='..'>net</a>/<a href='./'>axgbe</a>/<a href='axgbe_ethdev.h.html'>axgbe_ethdev.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*   SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> *   Copyright(c) 2018 Advanced Micro Devices, Inc. All rights reserved.</i></td></tr>
<tr><th id="3">3</th><td><i> *   Copyright(c) 2018 Synopsys, Inc. All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> */</i></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#<span data-ppcond="6">ifndef</span> <span class="macro" data-ref="_M/RTE_ETH_AXGBE_H_">RTE_ETH_AXGBE_H_</span></u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/RTE_ETH_AXGBE_H_" data-ref="_M/RTE_ETH_AXGBE_H_">RTE_ETH_AXGBE_H_</dfn></u></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../../../lib/librte_mempool/rte_mempool.h.html">&lt;rte_mempool.h&gt;</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../lib/librte_eal/common/include/rte_lcore.h.html">&lt;rte_lcore.h&gt;</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="axgbe_common.h.html">"axgbe_common.h"</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/IRQ" data-ref="_M/IRQ">IRQ</dfn>				0xff</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/VLAN_HLEN" data-ref="_M/VLAN_HLEN">VLAN_HLEN</dfn>			4</u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/AXGBE_TX_MAX_BUF_SIZE" data-ref="_M/AXGBE_TX_MAX_BUF_SIZE">AXGBE_TX_MAX_BUF_SIZE</dfn>		(0x3fff &amp; ~(64 - 1))</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/AXGBE_RX_MAX_BUF_SIZE" data-ref="_M/AXGBE_RX_MAX_BUF_SIZE">AXGBE_RX_MAX_BUF_SIZE</dfn>		(0x3fff &amp; ~(64 - 1))</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/AXGBE_RX_MIN_BUF_SIZE" data-ref="_M/AXGBE_RX_MIN_BUF_SIZE">AXGBE_RX_MIN_BUF_SIZE</dfn>		(ETHER_MAX_LEN + VLAN_HLEN)</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/AXGBE_MAX_MAC_ADDRS" data-ref="_M/AXGBE_MAX_MAC_ADDRS">AXGBE_MAX_MAC_ADDRS</dfn>		1</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/AXGBE_RX_BUF_ALIGN" data-ref="_M/AXGBE_RX_BUF_ALIGN">AXGBE_RX_BUF_ALIGN</dfn>		64</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/AXGBE_MAX_DMA_CHANNELS" data-ref="_M/AXGBE_MAX_DMA_CHANNELS">AXGBE_MAX_DMA_CHANNELS</dfn>		16</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/AXGBE_MAX_QUEUES" data-ref="_M/AXGBE_MAX_QUEUES">AXGBE_MAX_QUEUES</dfn>		16</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/AXGBE_PRIORITY_QUEUES" data-ref="_M/AXGBE_PRIORITY_QUEUES">AXGBE_PRIORITY_QUEUES</dfn>		8</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/AXGBE_DMA_STOP_TIMEOUT" data-ref="_M/AXGBE_DMA_STOP_TIMEOUT">AXGBE_DMA_STOP_TIMEOUT</dfn>		1</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/* DMA cache settings - Outer sharable, write-back, write-allocate */</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/AXGBE_DMA_OS_AXDOMAIN" data-ref="_M/AXGBE_DMA_OS_AXDOMAIN">AXGBE_DMA_OS_AXDOMAIN</dfn>		0x2</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/AXGBE_DMA_OS_ARCACHE" data-ref="_M/AXGBE_DMA_OS_ARCACHE">AXGBE_DMA_OS_ARCACHE</dfn>		0xb</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/AXGBE_DMA_OS_AWCACHE" data-ref="_M/AXGBE_DMA_OS_AWCACHE">AXGBE_DMA_OS_AWCACHE</dfn>		0xf</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* DMA cache settings - System, no caches used */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/AXGBE_DMA_SYS_AXDOMAIN" data-ref="_M/AXGBE_DMA_SYS_AXDOMAIN">AXGBE_DMA_SYS_AXDOMAIN</dfn>		0x3</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/AXGBE_DMA_SYS_ARCACHE" data-ref="_M/AXGBE_DMA_SYS_ARCACHE">AXGBE_DMA_SYS_ARCACHE</dfn>		0x0</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AXGBE_DMA_SYS_AWCACHE" data-ref="_M/AXGBE_DMA_SYS_AWCACHE">AXGBE_DMA_SYS_AWCACHE</dfn>		0x0</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/* DMA channel interrupt modes */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AXGBE_IRQ_MODE_EDGE" data-ref="_M/AXGBE_IRQ_MODE_EDGE">AXGBE_IRQ_MODE_EDGE</dfn>		0</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AXGBE_IRQ_MODE_LEVEL" data-ref="_M/AXGBE_IRQ_MODE_LEVEL">AXGBE_IRQ_MODE_LEVEL</dfn>		1</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/AXGBE_DMA_INTERRUPT_MASK" data-ref="_M/AXGBE_DMA_INTERRUPT_MASK">AXGBE_DMA_INTERRUPT_MASK</dfn>	0x31c7</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_MIN_PACKET" data-ref="_M/AXGMAC_MIN_PACKET">AXGMAC_MIN_PACKET</dfn>		60</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_STD_PACKET_MTU" data-ref="_M/AXGMAC_STD_PACKET_MTU">AXGMAC_STD_PACKET_MTU</dfn>		1500</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_MAX_STD_PACKET" data-ref="_M/AXGMAC_MAX_STD_PACKET">AXGMAC_MAX_STD_PACKET</dfn>		1518</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_JUMBO_PACKET_MTU" data-ref="_M/AXGMAC_JUMBO_PACKET_MTU">AXGMAC_JUMBO_PACKET_MTU</dfn>		9000</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_MAX_JUMBO_PACKET" data-ref="_M/AXGMAC_MAX_JUMBO_PACKET">AXGMAC_MAX_JUMBO_PACKET</dfn>		9018</u></td></tr>
<tr><th id="49">49</th><td><i>/* Inter-frame gap + preamble */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_ETH_PREAMBLE" data-ref="_M/AXGMAC_ETH_PREAMBLE">AXGMAC_ETH_PREAMBLE</dfn>		(12 + 8)</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_PFC_DATA_LEN" data-ref="_M/AXGMAC_PFC_DATA_LEN">AXGMAC_PFC_DATA_LEN</dfn>		46</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_PFC_DELAYS" data-ref="_M/AXGMAC_PFC_DELAYS">AXGMAC_PFC_DELAYS</dfn>		14000</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* PCI BAR mapping */</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/AXGBE_AXGMAC_BAR" data-ref="_M/AXGBE_AXGMAC_BAR">AXGBE_AXGMAC_BAR</dfn>		0</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/AXGBE_XPCS_BAR" data-ref="_M/AXGBE_XPCS_BAR">AXGBE_XPCS_BAR</dfn>			1</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/AXGBE_MAC_PROP_OFFSET" data-ref="_M/AXGBE_MAC_PROP_OFFSET">AXGBE_MAC_PROP_OFFSET</dfn>		0x1d000</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/AXGBE_I2C_CTRL_OFFSET" data-ref="_M/AXGBE_I2C_CTRL_OFFSET">AXGBE_I2C_CTRL_OFFSET</dfn>		0x1e000</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/* PCI clock frequencies */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AXGBE_V2_DMA_CLOCK_FREQ" data-ref="_M/AXGBE_V2_DMA_CLOCK_FREQ">AXGBE_V2_DMA_CLOCK_FREQ</dfn>		500000000</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AXGBE_V2_PTP_CLOCK_FREQ" data-ref="_M/AXGBE_V2_PTP_CLOCK_FREQ">AXGBE_V2_PTP_CLOCK_FREQ</dfn>		125000000</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_FIFO_MIN_ALLOC" data-ref="_M/AXGMAC_FIFO_MIN_ALLOC">AXGMAC_FIFO_MIN_ALLOC</dfn>		2048</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_FIFO_UNIT" data-ref="_M/AXGMAC_FIFO_UNIT">AXGMAC_FIFO_UNIT</dfn>		256</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_FIFO_ALIGN" data-ref="_M/AXGMAC_FIFO_ALIGN">AXGMAC_FIFO_ALIGN</dfn>(_x)                            \</u></td></tr>
<tr><th id="68">68</th><td><u>	(((_x) + AXGMAC_FIFO_UNIT - 1) &amp; ~(XGMAC_FIFO_UNIT - 1))</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_FIFO_FC_OFF" data-ref="_M/AXGMAC_FIFO_FC_OFF">AXGMAC_FIFO_FC_OFF</dfn>		2048</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_FIFO_FC_MIN" data-ref="_M/AXGMAC_FIFO_FC_MIN">AXGMAC_FIFO_FC_MIN</dfn>		4096</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/AXGBE_TC_MIN_QUANTUM" data-ref="_M/AXGBE_TC_MIN_QUANTUM">AXGBE_TC_MIN_QUANTUM</dfn>		10</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* Flow control queue count */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_MAX_FLOW_CONTROL_QUEUES" data-ref="_M/AXGMAC_MAX_FLOW_CONTROL_QUEUES">AXGMAC_MAX_FLOW_CONTROL_QUEUES</dfn>	8</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* Flow control threshold units */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_FLOW_CONTROL_UNIT" data-ref="_M/AXGMAC_FLOW_CONTROL_UNIT">AXGMAC_FLOW_CONTROL_UNIT</dfn>	512</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_FLOW_CONTROL_ALIGN" data-ref="_M/AXGMAC_FLOW_CONTROL_ALIGN">AXGMAC_FLOW_CONTROL_ALIGN</dfn>(_x)				\</u></td></tr>
<tr><th id="80">80</th><td><u>	(((_x) + AXGMAC_FLOW_CONTROL_UNIT - 1) &amp;		\</u></td></tr>
<tr><th id="81">81</th><td><u>	~(AXGMAC_FLOW_CONTROL_UNIT - 1))</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_FLOW_CONTROL_VALUE" data-ref="_M/AXGMAC_FLOW_CONTROL_VALUE">AXGMAC_FLOW_CONTROL_VALUE</dfn>(_x)				\</u></td></tr>
<tr><th id="83">83</th><td><u>	(((_x) &lt; 1024) ? 0 : ((_x) / AXGMAC_FLOW_CONTROL_UNIT) - 2)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_FLOW_CONTROL_MAX" data-ref="_M/AXGMAC_FLOW_CONTROL_MAX">AXGMAC_FLOW_CONTROL_MAX</dfn>		33280</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* Maximum MAC address hash table size (256 bits = 8 bytes) */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/AXGBE_MAC_HASH_TABLE_SIZE" data-ref="_M/AXGBE_MAC_HASH_TABLE_SIZE">AXGBE_MAC_HASH_TABLE_SIZE</dfn>	8</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* Receive Side Scaling */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/AXGBE_RSS_OFFLOAD" data-ref="_M/AXGBE_RSS_OFFLOAD">AXGBE_RSS_OFFLOAD</dfn>  ( \</u></td></tr>
<tr><th id="91">91</th><td><u>	ETH_RSS_IPV4 | \</u></td></tr>
<tr><th id="92">92</th><td><u>	ETH_RSS_NONFRAG_IPV4_TCP | \</u></td></tr>
<tr><th id="93">93</th><td><u>	ETH_RSS_NONFRAG_IPV4_UDP | \</u></td></tr>
<tr><th id="94">94</th><td><u>	ETH_RSS_IPV6 | \</u></td></tr>
<tr><th id="95">95</th><td><u>	ETH_RSS_NONFRAG_IPV6_TCP | \</u></td></tr>
<tr><th id="96">96</th><td><u>	ETH_RSS_NONFRAG_IPV6_UDP)</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/AXGBE_RSS_HASH_KEY_SIZE" data-ref="_M/AXGBE_RSS_HASH_KEY_SIZE">AXGBE_RSS_HASH_KEY_SIZE</dfn>		40</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/AXGBE_RSS_MAX_TABLE_SIZE" data-ref="_M/AXGBE_RSS_MAX_TABLE_SIZE">AXGBE_RSS_MAX_TABLE_SIZE</dfn>	256</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/AXGBE_RSS_LOOKUP_TABLE_TYPE" data-ref="_M/AXGBE_RSS_LOOKUP_TABLE_TYPE">AXGBE_RSS_LOOKUP_TABLE_TYPE</dfn>	0</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/AXGBE_RSS_HASH_KEY_TYPE" data-ref="_M/AXGBE_RSS_HASH_KEY_TYPE">AXGBE_RSS_HASH_KEY_TYPE</dfn>		1</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/* Auto-negotiation */</i></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AXGBE_AN_MS_TIMEOUT" data-ref="_M/AXGBE_AN_MS_TIMEOUT">AXGBE_AN_MS_TIMEOUT</dfn>		500</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/AXGBE_LINK_TIMEOUT" data-ref="_M/AXGBE_LINK_TIMEOUT">AXGBE_LINK_TIMEOUT</dfn>		5</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AXGBE_SGMII_AN_LINK_STATUS" data-ref="_M/AXGBE_SGMII_AN_LINK_STATUS">AXGBE_SGMII_AN_LINK_STATUS</dfn>	BIT(1)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/AXGBE_SGMII_AN_LINK_SPEED" data-ref="_M/AXGBE_SGMII_AN_LINK_SPEED">AXGBE_SGMII_AN_LINK_SPEED</dfn>	(BIT(2) | BIT(3))</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AXGBE_SGMII_AN_LINK_SPEED_100" data-ref="_M/AXGBE_SGMII_AN_LINK_SPEED_100">AXGBE_SGMII_AN_LINK_SPEED_100</dfn>	0x04</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/AXGBE_SGMII_AN_LINK_SPEED_1000" data-ref="_M/AXGBE_SGMII_AN_LINK_SPEED_1000">AXGBE_SGMII_AN_LINK_SPEED_1000</dfn>	0x08</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/AXGBE_SGMII_AN_LINK_DUPLEX" data-ref="_M/AXGBE_SGMII_AN_LINK_DUPLEX">AXGBE_SGMII_AN_LINK_DUPLEX</dfn>	BIT(4)</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* ECC correctable error notification window (seconds) */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AXGBE_ECC_LIMIT" data-ref="_M/AXGBE_ECC_LIMIT">AXGBE_ECC_LIMIT</dfn>			60</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* MDIO port types */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AXGMAC_MAX_C22_PORT" data-ref="_M/AXGMAC_MAX_C22_PORT">AXGMAC_MAX_C22_PORT</dfn>		3</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* Helper macro for descriptor handling</i></td></tr>
<tr><th id="120">120</th><td><i> *  Always use AXGBE_GET_DESC_DATA to access the descriptor data</i></td></tr>
<tr><th id="121">121</th><td><i> *  since the index is free-running and needs to be and-ed</i></td></tr>
<tr><th id="122">122</th><td><i> *  with the descriptor count value of the ring to index to</i></td></tr>
<tr><th id="123">123</th><td><i> *  the proper descriptor data.</i></td></tr>
<tr><th id="124">124</th><td><i> */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AXGBE_GET_DESC_DATA" data-ref="_M/AXGBE_GET_DESC_DATA">AXGBE_GET_DESC_DATA</dfn>(_ring, _idx)			\</u></td></tr>
<tr><th id="126">126</th><td><u>	((_ring)-&gt;rdata +					\</u></td></tr>
<tr><th id="127">127</th><td><u>	 ((_idx) &amp; ((_ring)-&gt;rdesc_count - 1)))</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><b>enum</b> <dfn class="type def" id="axgbe_state" title='axgbe_state' data-ref="axgbe_state">axgbe_state</dfn> {</td></tr>
<tr><th id="132">132</th><td>	<dfn class="enum" id="AXGBE_DOWN" title='AXGBE_DOWN' data-ref="AXGBE_DOWN">AXGBE_DOWN</dfn>,</td></tr>
<tr><th id="133">133</th><td>	<dfn class="enum" id="AXGBE_LINK_INIT" title='AXGBE_LINK_INIT' data-ref="AXGBE_LINK_INIT">AXGBE_LINK_INIT</dfn>,</td></tr>
<tr><th id="134">134</th><td>	<dfn class="enum" id="AXGBE_LINK_ERR" title='AXGBE_LINK_ERR' data-ref="AXGBE_LINK_ERR">AXGBE_LINK_ERR</dfn>,</td></tr>
<tr><th id="135">135</th><td>	<dfn class="enum" id="AXGBE_STOPPED" title='AXGBE_STOPPED' data-ref="AXGBE_STOPPED">AXGBE_STOPPED</dfn>,</td></tr>
<tr><th id="136">136</th><td>};</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><b>enum</b> <dfn class="type def" id="axgbe_int" title='axgbe_int' data-ref="axgbe_int">axgbe_int</dfn> {</td></tr>
<tr><th id="139">139</th><td>	<dfn class="enum" id="AXGMAC_INT_DMA_CH_SR_TI" title='AXGMAC_INT_DMA_CH_SR_TI' data-ref="AXGMAC_INT_DMA_CH_SR_TI">AXGMAC_INT_DMA_CH_SR_TI</dfn>,</td></tr>
<tr><th id="140">140</th><td>	<dfn class="enum" id="AXGMAC_INT_DMA_CH_SR_TPS" title='AXGMAC_INT_DMA_CH_SR_TPS' data-ref="AXGMAC_INT_DMA_CH_SR_TPS">AXGMAC_INT_DMA_CH_SR_TPS</dfn>,</td></tr>
<tr><th id="141">141</th><td>	<dfn class="enum" id="AXGMAC_INT_DMA_CH_SR_TBU" title='AXGMAC_INT_DMA_CH_SR_TBU' data-ref="AXGMAC_INT_DMA_CH_SR_TBU">AXGMAC_INT_DMA_CH_SR_TBU</dfn>,</td></tr>
<tr><th id="142">142</th><td>	<dfn class="enum" id="AXGMAC_INT_DMA_CH_SR_RI" title='AXGMAC_INT_DMA_CH_SR_RI' data-ref="AXGMAC_INT_DMA_CH_SR_RI">AXGMAC_INT_DMA_CH_SR_RI</dfn>,</td></tr>
<tr><th id="143">143</th><td>	<dfn class="enum" id="AXGMAC_INT_DMA_CH_SR_RBU" title='AXGMAC_INT_DMA_CH_SR_RBU' data-ref="AXGMAC_INT_DMA_CH_SR_RBU">AXGMAC_INT_DMA_CH_SR_RBU</dfn>,</td></tr>
<tr><th id="144">144</th><td>	<dfn class="enum" id="AXGMAC_INT_DMA_CH_SR_RPS" title='AXGMAC_INT_DMA_CH_SR_RPS' data-ref="AXGMAC_INT_DMA_CH_SR_RPS">AXGMAC_INT_DMA_CH_SR_RPS</dfn>,</td></tr>
<tr><th id="145">145</th><td>	<dfn class="enum" id="AXGMAC_INT_DMA_CH_SR_TI_RI" title='AXGMAC_INT_DMA_CH_SR_TI_RI' data-ref="AXGMAC_INT_DMA_CH_SR_TI_RI">AXGMAC_INT_DMA_CH_SR_TI_RI</dfn>,</td></tr>
<tr><th id="146">146</th><td>	<dfn class="enum" id="AXGMAC_INT_DMA_CH_SR_FBE" title='AXGMAC_INT_DMA_CH_SR_FBE' data-ref="AXGMAC_INT_DMA_CH_SR_FBE">AXGMAC_INT_DMA_CH_SR_FBE</dfn>,</td></tr>
<tr><th id="147">147</th><td>	<dfn class="enum" id="AXGMAC_INT_DMA_ALL" title='AXGMAC_INT_DMA_ALL' data-ref="AXGMAC_INT_DMA_ALL">AXGMAC_INT_DMA_ALL</dfn>,</td></tr>
<tr><th id="148">148</th><td>};</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><b>enum</b> <dfn class="type def" id="axgbe_int_state" title='axgbe_int_state' data-ref="axgbe_int_state">axgbe_int_state</dfn> {</td></tr>
<tr><th id="151">151</th><td>	<dfn class="enum" id="AXGMAC_INT_STATE_SAVE" title='AXGMAC_INT_STATE_SAVE' data-ref="AXGMAC_INT_STATE_SAVE">AXGMAC_INT_STATE_SAVE</dfn>,</td></tr>
<tr><th id="152">152</th><td>	<dfn class="enum" id="AXGMAC_INT_STATE_RESTORE" title='AXGMAC_INT_STATE_RESTORE' data-ref="AXGMAC_INT_STATE_RESTORE">AXGMAC_INT_STATE_RESTORE</dfn>,</td></tr>
<tr><th id="153">153</th><td>};</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><b>enum</b> <dfn class="type def" id="axgbe_ecc_sec" title='axgbe_ecc_sec' data-ref="axgbe_ecc_sec">axgbe_ecc_sec</dfn> {</td></tr>
<tr><th id="156">156</th><td>	<dfn class="enum" id="AXGBE_ECC_SEC_TX" title='AXGBE_ECC_SEC_TX' data-ref="AXGBE_ECC_SEC_TX">AXGBE_ECC_SEC_TX</dfn>,</td></tr>
<tr><th id="157">157</th><td>	<dfn class="enum" id="AXGBE_ECC_SEC_RX" title='AXGBE_ECC_SEC_RX' data-ref="AXGBE_ECC_SEC_RX">AXGBE_ECC_SEC_RX</dfn>,</td></tr>
<tr><th id="158">158</th><td>	<dfn class="enum" id="AXGBE_ECC_SEC_DESC" title='AXGBE_ECC_SEC_DESC' data-ref="AXGBE_ECC_SEC_DESC">AXGBE_ECC_SEC_DESC</dfn>,</td></tr>
<tr><th id="159">159</th><td>};</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><b>enum</b> <dfn class="type def" id="axgbe_speed" title='axgbe_speed' data-ref="axgbe_speed">axgbe_speed</dfn> {</td></tr>
<tr><th id="162">162</th><td>	<dfn class="enum" id="AXGBE_SPEED_1000" title='AXGBE_SPEED_1000' data-ref="AXGBE_SPEED_1000">AXGBE_SPEED_1000</dfn> = <var>0</var>,</td></tr>
<tr><th id="163">163</th><td>	<dfn class="enum" id="AXGBE_SPEED_2500" title='AXGBE_SPEED_2500' data-ref="AXGBE_SPEED_2500">AXGBE_SPEED_2500</dfn>,</td></tr>
<tr><th id="164">164</th><td>	<dfn class="enum" id="AXGBE_SPEED_10000" title='AXGBE_SPEED_10000' data-ref="AXGBE_SPEED_10000">AXGBE_SPEED_10000</dfn>,</td></tr>
<tr><th id="165">165</th><td>	<dfn class="enum" id="AXGBE_SPEEDS" title='AXGBE_SPEEDS' data-ref="AXGBE_SPEEDS">AXGBE_SPEEDS</dfn>,</td></tr>
<tr><th id="166">166</th><td>};</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><b>enum</b> <dfn class="type def" id="axgbe_xpcs_access" title='axgbe_xpcs_access' data-ref="axgbe_xpcs_access">axgbe_xpcs_access</dfn> {</td></tr>
<tr><th id="169">169</th><td>	<dfn class="enum" id="AXGBE_XPCS_ACCESS_V1" title='AXGBE_XPCS_ACCESS_V1' data-ref="AXGBE_XPCS_ACCESS_V1">AXGBE_XPCS_ACCESS_V1</dfn> = <var>0</var>,</td></tr>
<tr><th id="170">170</th><td>	<dfn class="enum" id="AXGBE_XPCS_ACCESS_V2" title='AXGBE_XPCS_ACCESS_V2' data-ref="AXGBE_XPCS_ACCESS_V2">AXGBE_XPCS_ACCESS_V2</dfn>,</td></tr>
<tr><th id="171">171</th><td>};</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><b>enum</b> <dfn class="type def" id="axgbe_an_mode" title='axgbe_an_mode' data-ref="axgbe_an_mode">axgbe_an_mode</dfn> {</td></tr>
<tr><th id="174">174</th><td>	<dfn class="enum" id="AXGBE_AN_MODE_CL73" title='AXGBE_AN_MODE_CL73' data-ref="AXGBE_AN_MODE_CL73">AXGBE_AN_MODE_CL73</dfn> = <var>0</var>,</td></tr>
<tr><th id="175">175</th><td>	<dfn class="enum" id="AXGBE_AN_MODE_CL73_REDRV" title='AXGBE_AN_MODE_CL73_REDRV' data-ref="AXGBE_AN_MODE_CL73_REDRV">AXGBE_AN_MODE_CL73_REDRV</dfn>,</td></tr>
<tr><th id="176">176</th><td>	<dfn class="enum" id="AXGBE_AN_MODE_CL37" title='AXGBE_AN_MODE_CL37' data-ref="AXGBE_AN_MODE_CL37">AXGBE_AN_MODE_CL37</dfn>,</td></tr>
<tr><th id="177">177</th><td>	<dfn class="enum" id="AXGBE_AN_MODE_CL37_SGMII" title='AXGBE_AN_MODE_CL37_SGMII' data-ref="AXGBE_AN_MODE_CL37_SGMII">AXGBE_AN_MODE_CL37_SGMII</dfn>,</td></tr>
<tr><th id="178">178</th><td>	<dfn class="enum" id="AXGBE_AN_MODE_NONE" title='AXGBE_AN_MODE_NONE' data-ref="AXGBE_AN_MODE_NONE">AXGBE_AN_MODE_NONE</dfn>,</td></tr>
<tr><th id="179">179</th><td>};</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><b>enum</b> <dfn class="type def" id="axgbe_an" title='axgbe_an' data-ref="axgbe_an">axgbe_an</dfn> {</td></tr>
<tr><th id="182">182</th><td>	<dfn class="enum" id="AXGBE_AN_READY" title='AXGBE_AN_READY' data-ref="AXGBE_AN_READY">AXGBE_AN_READY</dfn> = <var>0</var>,</td></tr>
<tr><th id="183">183</th><td>	<dfn class="enum" id="AXGBE_AN_PAGE_RECEIVED" title='AXGBE_AN_PAGE_RECEIVED' data-ref="AXGBE_AN_PAGE_RECEIVED">AXGBE_AN_PAGE_RECEIVED</dfn>,</td></tr>
<tr><th id="184">184</th><td>	<dfn class="enum" id="AXGBE_AN_INCOMPAT_LINK" title='AXGBE_AN_INCOMPAT_LINK' data-ref="AXGBE_AN_INCOMPAT_LINK">AXGBE_AN_INCOMPAT_LINK</dfn>,</td></tr>
<tr><th id="185">185</th><td>	<dfn class="enum" id="AXGBE_AN_COMPLETE" title='AXGBE_AN_COMPLETE' data-ref="AXGBE_AN_COMPLETE">AXGBE_AN_COMPLETE</dfn>,</td></tr>
<tr><th id="186">186</th><td>	<dfn class="enum" id="AXGBE_AN_NO_LINK" title='AXGBE_AN_NO_LINK' data-ref="AXGBE_AN_NO_LINK">AXGBE_AN_NO_LINK</dfn>,</td></tr>
<tr><th id="187">187</th><td>	<dfn class="enum" id="AXGBE_AN_ERROR" title='AXGBE_AN_ERROR' data-ref="AXGBE_AN_ERROR">AXGBE_AN_ERROR</dfn>,</td></tr>
<tr><th id="188">188</th><td>};</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><b>enum</b> <dfn class="type def" id="axgbe_rx" title='axgbe_rx' data-ref="axgbe_rx">axgbe_rx</dfn> {</td></tr>
<tr><th id="191">191</th><td>	<dfn class="enum" id="AXGBE_RX_BPA" title='AXGBE_RX_BPA' data-ref="AXGBE_RX_BPA">AXGBE_RX_BPA</dfn> = <var>0</var>,</td></tr>
<tr><th id="192">192</th><td>	<dfn class="enum" id="AXGBE_RX_XNP" title='AXGBE_RX_XNP' data-ref="AXGBE_RX_XNP">AXGBE_RX_XNP</dfn>,</td></tr>
<tr><th id="193">193</th><td>	<dfn class="enum" id="AXGBE_RX_COMPLETE" title='AXGBE_RX_COMPLETE' data-ref="AXGBE_RX_COMPLETE">AXGBE_RX_COMPLETE</dfn>,</td></tr>
<tr><th id="194">194</th><td>	<dfn class="enum" id="AXGBE_RX_ERROR" title='AXGBE_RX_ERROR' data-ref="AXGBE_RX_ERROR">AXGBE_RX_ERROR</dfn>,</td></tr>
<tr><th id="195">195</th><td>};</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><b>enum</b> <dfn class="type def" id="axgbe_mode" title='axgbe_mode' data-ref="axgbe_mode">axgbe_mode</dfn> {</td></tr>
<tr><th id="198">198</th><td>	<dfn class="enum" id="AXGBE_MODE_KX_1000" title='AXGBE_MODE_KX_1000' data-ref="AXGBE_MODE_KX_1000">AXGBE_MODE_KX_1000</dfn> = <var>0</var>,</td></tr>
<tr><th id="199">199</th><td>	<dfn class="enum" id="AXGBE_MODE_KX_2500" title='AXGBE_MODE_KX_2500' data-ref="AXGBE_MODE_KX_2500">AXGBE_MODE_KX_2500</dfn>,</td></tr>
<tr><th id="200">200</th><td>	<dfn class="enum" id="AXGBE_MODE_KR" title='AXGBE_MODE_KR' data-ref="AXGBE_MODE_KR">AXGBE_MODE_KR</dfn>,</td></tr>
<tr><th id="201">201</th><td>	<dfn class="enum" id="AXGBE_MODE_X" title='AXGBE_MODE_X' data-ref="AXGBE_MODE_X">AXGBE_MODE_X</dfn>,</td></tr>
<tr><th id="202">202</th><td>	<dfn class="enum" id="AXGBE_MODE_SGMII_100" title='AXGBE_MODE_SGMII_100' data-ref="AXGBE_MODE_SGMII_100">AXGBE_MODE_SGMII_100</dfn>,</td></tr>
<tr><th id="203">203</th><td>	<dfn class="enum" id="AXGBE_MODE_SGMII_1000" title='AXGBE_MODE_SGMII_1000' data-ref="AXGBE_MODE_SGMII_1000">AXGBE_MODE_SGMII_1000</dfn>,</td></tr>
<tr><th id="204">204</th><td>	<dfn class="enum" id="AXGBE_MODE_SFI" title='AXGBE_MODE_SFI' data-ref="AXGBE_MODE_SFI">AXGBE_MODE_SFI</dfn>,</td></tr>
<tr><th id="205">205</th><td>	<dfn class="enum" id="AXGBE_MODE_UNKNOWN" title='AXGBE_MODE_UNKNOWN' data-ref="AXGBE_MODE_UNKNOWN">AXGBE_MODE_UNKNOWN</dfn>,</td></tr>
<tr><th id="206">206</th><td>};</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><b>enum</b> <dfn class="type def" id="axgbe_speedset" title='axgbe_speedset' data-ref="axgbe_speedset">axgbe_speedset</dfn> {</td></tr>
<tr><th id="209">209</th><td>	<dfn class="enum" id="AXGBE_SPEEDSET_1000_10000" title='AXGBE_SPEEDSET_1000_10000' data-ref="AXGBE_SPEEDSET_1000_10000">AXGBE_SPEEDSET_1000_10000</dfn> = <var>0</var>,</td></tr>
<tr><th id="210">210</th><td>	<dfn class="enum" id="AXGBE_SPEEDSET_2500_10000" title='AXGBE_SPEEDSET_2500_10000' data-ref="AXGBE_SPEEDSET_2500_10000">AXGBE_SPEEDSET_2500_10000</dfn>,</td></tr>
<tr><th id="211">211</th><td>};</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><b>enum</b> <dfn class="type def" id="axgbe_mdio_mode" title='axgbe_mdio_mode' data-ref="axgbe_mdio_mode">axgbe_mdio_mode</dfn> {</td></tr>
<tr><th id="214">214</th><td>	<dfn class="enum" id="AXGBE_MDIO_MODE_NONE" title='AXGBE_MDIO_MODE_NONE' data-ref="AXGBE_MDIO_MODE_NONE">AXGBE_MDIO_MODE_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="215">215</th><td>	<dfn class="enum" id="AXGBE_MDIO_MODE_CL22" title='AXGBE_MDIO_MODE_CL22' data-ref="AXGBE_MDIO_MODE_CL22">AXGBE_MDIO_MODE_CL22</dfn>,</td></tr>
<tr><th id="216">216</th><td>	<dfn class="enum" id="AXGBE_MDIO_MODE_CL45" title='AXGBE_MDIO_MODE_CL45' data-ref="AXGBE_MDIO_MODE_CL45">AXGBE_MDIO_MODE_CL45</dfn>,</td></tr>
<tr><th id="217">217</th><td>};</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><b>struct</b> <dfn class="type def" id="axgbe_phy" title='axgbe_phy' data-ref="axgbe_phy">axgbe_phy</dfn> {</td></tr>
<tr><th id="220">220</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="axgbe_phy::supported" title='axgbe_phy::supported' data-ref="axgbe_phy::supported">supported</dfn>;</td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="axgbe_phy::advertising" title='axgbe_phy::advertising' data-ref="axgbe_phy::advertising">advertising</dfn>;</td></tr>
<tr><th id="222">222</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="axgbe_phy::lp_advertising" title='axgbe_phy::lp_advertising' data-ref="axgbe_phy::lp_advertising">lp_advertising</dfn>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_phy::address" title='axgbe_phy::address' data-ref="axgbe_phy::address">address</dfn>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_phy::autoneg" title='axgbe_phy::autoneg' data-ref="axgbe_phy::autoneg">autoneg</dfn>;</td></tr>
<tr><th id="227">227</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_phy::speed" title='axgbe_phy::speed' data-ref="axgbe_phy::speed">speed</dfn>;</td></tr>
<tr><th id="228">228</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_phy::duplex" title='axgbe_phy::duplex' data-ref="axgbe_phy::duplex">duplex</dfn>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_phy::link" title='axgbe_phy::link' data-ref="axgbe_phy::link">link</dfn>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_phy::pause_autoneg" title='axgbe_phy::pause_autoneg' data-ref="axgbe_phy::pause_autoneg">pause_autoneg</dfn>;</td></tr>
<tr><th id="233">233</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_phy::tx_pause" title='axgbe_phy::tx_pause' data-ref="axgbe_phy::tx_pause">tx_pause</dfn>;</td></tr>
<tr><th id="234">234</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_phy::rx_pause" title='axgbe_phy::rx_pause' data-ref="axgbe_phy::rx_pause">rx_pause</dfn>;</td></tr>
<tr><th id="235">235</th><td>};</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><b>enum</b> <dfn class="type def" id="axgbe_i2c_cmd" title='axgbe_i2c_cmd' data-ref="axgbe_i2c_cmd">axgbe_i2c_cmd</dfn> {</td></tr>
<tr><th id="238">238</th><td>	<dfn class="enum" id="AXGBE_I2C_CMD_READ" title='AXGBE_I2C_CMD_READ' data-ref="AXGBE_I2C_CMD_READ">AXGBE_I2C_CMD_READ</dfn> = <var>0</var>,</td></tr>
<tr><th id="239">239</th><td>	<dfn class="enum" id="AXGBE_I2C_CMD_WRITE" title='AXGBE_I2C_CMD_WRITE' data-ref="AXGBE_I2C_CMD_WRITE">AXGBE_I2C_CMD_WRITE</dfn>,</td></tr>
<tr><th id="240">240</th><td>};</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><b>struct</b> <dfn class="type def" id="axgbe_i2c_op" title='axgbe_i2c_op' data-ref="axgbe_i2c_op">axgbe_i2c_op</dfn> {</td></tr>
<tr><th id="243">243</th><td>	<b>enum</b> <a class="type" href="#axgbe_i2c_cmd" title='axgbe_i2c_cmd' data-ref="axgbe_i2c_cmd">axgbe_i2c_cmd</a> <dfn class="decl field" id="axgbe_i2c_op::cmd" title='axgbe_i2c_op::cmd' data-ref="axgbe_i2c_op::cmd">cmd</dfn>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_i2c_op::target" title='axgbe_i2c_op::target' data-ref="axgbe_i2c_op::target">target</dfn>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="decl field" id="axgbe_i2c_op::buf" title='axgbe_i2c_op::buf' data-ref="axgbe_i2c_op::buf">buf</dfn>;</td></tr>
<tr><th id="248">248</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_i2c_op::len" title='axgbe_i2c_op::len' data-ref="axgbe_i2c_op::len">len</dfn>;</td></tr>
<tr><th id="249">249</th><td>};</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><b>struct</b> <dfn class="type def" id="axgbe_i2c_op_state" title='axgbe_i2c_op_state' data-ref="axgbe_i2c_op_state">axgbe_i2c_op_state</dfn> {</td></tr>
<tr><th id="252">252</th><td>	<b>struct</b> <a class="type" href="#axgbe_i2c_op" title='axgbe_i2c_op' data-ref="axgbe_i2c_op">axgbe_i2c_op</a> *<dfn class="decl field" id="axgbe_i2c_op_state::op" title='axgbe_i2c_op_state::op' data-ref="axgbe_i2c_op_state::op">op</dfn>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_i2c_op_state::tx_len" title='axgbe_i2c_op_state::tx_len' data-ref="axgbe_i2c_op_state::tx_len">tx_len</dfn>;</td></tr>
<tr><th id="255">255</th><td>	<em>unsigned</em> <em>char</em> *<dfn class="decl field" id="axgbe_i2c_op_state::tx_buf" title='axgbe_i2c_op_state::tx_buf' data-ref="axgbe_i2c_op_state::tx_buf">tx_buf</dfn>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_i2c_op_state::rx_len" title='axgbe_i2c_op_state::rx_len' data-ref="axgbe_i2c_op_state::rx_len">rx_len</dfn>;</td></tr>
<tr><th id="258">258</th><td>	<em>unsigned</em> <em>char</em> *<dfn class="decl field" id="axgbe_i2c_op_state::rx_buf" title='axgbe_i2c_op_state::rx_buf' data-ref="axgbe_i2c_op_state::rx_buf">rx_buf</dfn>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_i2c_op_state::tx_abort_source" title='axgbe_i2c_op_state::tx_abort_source' data-ref="axgbe_i2c_op_state::tx_abort_source">tx_abort_source</dfn>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_i2c_op_state::ret" title='axgbe_i2c_op_state::ret' data-ref="axgbe_i2c_op_state::ret">ret</dfn>;</td></tr>
<tr><th id="263">263</th><td>};</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><b>struct</b> <dfn class="type def" id="axgbe_i2c" title='axgbe_i2c' data-ref="axgbe_i2c">axgbe_i2c</dfn> {</td></tr>
<tr><th id="266">266</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_i2c::started" title='axgbe_i2c::started' data-ref="axgbe_i2c::started">started</dfn>;</td></tr>
<tr><th id="267">267</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_i2c::max_speed_mode" title='axgbe_i2c::max_speed_mode' data-ref="axgbe_i2c::max_speed_mode">max_speed_mode</dfn>;</td></tr>
<tr><th id="268">268</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_i2c::rx_fifo_size" title='axgbe_i2c::rx_fifo_size' data-ref="axgbe_i2c::rx_fifo_size">rx_fifo_size</dfn>;</td></tr>
<tr><th id="269">269</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_i2c::tx_fifo_size" title='axgbe_i2c::tx_fifo_size' data-ref="axgbe_i2c::tx_fifo_size">tx_fifo_size</dfn>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>	<b>struct</b> <a class="type" href="#axgbe_i2c_op_state" title='axgbe_i2c_op_state' data-ref="axgbe_i2c_op_state">axgbe_i2c_op_state</a> <dfn class="decl field" id="axgbe_i2c::op_state" title='axgbe_i2c::op_state' data-ref="axgbe_i2c::op_state">op_state</dfn>;</td></tr>
<tr><th id="272">272</th><td>};</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><b>struct</b> <dfn class="type def" id="axgbe_hw_if" title='axgbe_hw_if' data-ref="axgbe_hw_if">axgbe_hw_if</dfn> {</td></tr>
<tr><th id="275">275</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_hw_if::config_flow_control" title='axgbe_hw_if::config_flow_control' data-ref="axgbe_hw_if::config_flow_control">config_flow_control</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="276">276</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::config_rx_mode" title='axgbe_hw_if::config_rx_mode' data-ref="axgbe_hw_if::config_rx_mode">config_rx_mode</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::init" title='axgbe_hw_if::init' data-ref="axgbe_hw_if::init">init</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::read_mmd_regs" title='axgbe_hw_if::read_mmd_regs' data-ref="axgbe_hw_if::read_mmd_regs">read_mmd_regs</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>int</em>, <em>int</em>);</td></tr>
<tr><th id="281">281</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_hw_if::write_mmd_regs" title='axgbe_hw_if::write_mmd_regs' data-ref="axgbe_hw_if::write_mmd_regs">write_mmd_regs</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>int</em>, <em>int</em>, <em>int</em>);</td></tr>
<tr><th id="282">282</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::set_speed" title='axgbe_hw_if::set_speed' data-ref="axgbe_hw_if::set_speed">set_speed</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>int</em>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::set_ext_mii_mode" title='axgbe_hw_if::set_ext_mii_mode' data-ref="axgbe_hw_if::set_ext_mii_mode">set_ext_mii_mode</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>unsigned</em> <em>int</em>,</td></tr>
<tr><th id="285">285</th><td>				<b>enum</b> <a class="type" href="#axgbe_mdio_mode" title='axgbe_mdio_mode' data-ref="axgbe_mdio_mode">axgbe_mdio_mode</a>);</td></tr>
<tr><th id="286">286</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::read_ext_mii_regs" title='axgbe_hw_if::read_ext_mii_regs' data-ref="axgbe_hw_if::read_ext_mii_regs">read_ext_mii_regs</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>int</em>, <em>int</em>);</td></tr>
<tr><th id="287">287</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::write_ext_mii_regs" title='axgbe_hw_if::write_ext_mii_regs' data-ref="axgbe_hw_if::write_ext_mii_regs">write_ext_mii_regs</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>int</em>, <em>int</em>, <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>);</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>	<i>/* For FLOW ctrl */</i></td></tr>
<tr><th id="290">290</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::config_tx_flow_control" title='axgbe_hw_if::config_tx_flow_control' data-ref="axgbe_hw_if::config_tx_flow_control">config_tx_flow_control</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="291">291</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::config_rx_flow_control" title='axgbe_hw_if::config_rx_flow_control' data-ref="axgbe_hw_if::config_rx_flow_control">config_rx_flow_control</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_hw_if::exit" title='axgbe_hw_if::exit' data-ref="axgbe_hw_if::exit">exit</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="294">294</th><td>};</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><i>/* This structure represents implementation specific routines for an</i></td></tr>
<tr><th id="297">297</th><td><i> * implementation of a PHY. All routines are required unless noted below.</i></td></tr>
<tr><th id="298">298</th><td><i> *   Optional routines:</i></td></tr>
<tr><th id="299">299</th><td><i> *     kr_training_pre, kr_training_post</i></td></tr>
<tr><th id="300">300</th><td><i> */</i></td></tr>
<tr><th id="301">301</th><td><b>struct</b> <dfn class="type def" id="axgbe_phy_impl_if" title='axgbe_phy_impl_if' data-ref="axgbe_phy_impl_if">axgbe_phy_impl_if</dfn> {</td></tr>
<tr><th id="302">302</th><td>	<i>/* Perform Setup/teardown actions */</i></td></tr>
<tr><th id="303">303</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::init" title='axgbe_phy_impl_if::init' data-ref="axgbe_phy_impl_if::init">init</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="304">304</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::exit" title='axgbe_phy_impl_if::exit' data-ref="axgbe_phy_impl_if::exit">exit</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>	<i>/* Perform start/stop specific actions */</i></td></tr>
<tr><th id="307">307</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::reset" title='axgbe_phy_impl_if::reset' data-ref="axgbe_phy_impl_if::reset">reset</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="308">308</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::start" title='axgbe_phy_impl_if::start' data-ref="axgbe_phy_impl_if::start">start</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="309">309</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::stop" title='axgbe_phy_impl_if::stop' data-ref="axgbe_phy_impl_if::stop">stop</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>	<i>/* Return the link status */</i></td></tr>
<tr><th id="312">312</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::link_status" title='axgbe_phy_impl_if::link_status' data-ref="axgbe_phy_impl_if::link_status">link_status</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>int</em> *);</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>	<i>/* Indicate if a particular speed is valid */</i></td></tr>
<tr><th id="315">315</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::valid_speed" title='axgbe_phy_impl_if::valid_speed' data-ref="axgbe_phy_impl_if::valid_speed">valid_speed</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>int</em>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>	<i>/* Check if the specified mode can/should be used */</i></td></tr>
<tr><th id="318">318</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> (*<dfn class="decl field" id="axgbe_phy_impl_if::use_mode" title='axgbe_phy_impl_if::use_mode' data-ref="axgbe_phy_impl_if::use_mode">use_mode</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <b>enum</b> <a class="type" href="#axgbe_mode" title='axgbe_mode' data-ref="axgbe_mode">axgbe_mode</a>);</td></tr>
<tr><th id="319">319</th><td>	<i>/* Switch the PHY into various modes */</i></td></tr>
<tr><th id="320">320</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::set_mode" title='axgbe_phy_impl_if::set_mode' data-ref="axgbe_phy_impl_if::set_mode">set_mode</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <b>enum</b> <a class="type" href="#axgbe_mode" title='axgbe_mode' data-ref="axgbe_mode">axgbe_mode</a>);</td></tr>
<tr><th id="321">321</th><td>	<i>/* Retrieve mode needed for a specific speed */</i></td></tr>
<tr><th id="322">322</th><td>	<b>enum</b> <a class="type" href="#axgbe_mode" title='axgbe_mode' data-ref="axgbe_mode">axgbe_mode</a> (*<dfn class="decl field" id="axgbe_phy_impl_if::get_mode" title='axgbe_phy_impl_if::get_mode' data-ref="axgbe_phy_impl_if::get_mode">get_mode</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>int</em>);</td></tr>
<tr><th id="323">323</th><td>	<i>/* Retrieve new/next mode when trying to auto-negotiate */</i></td></tr>
<tr><th id="324">324</th><td>	<b>enum</b> <a class="type" href="#axgbe_mode" title='axgbe_mode' data-ref="axgbe_mode">axgbe_mode</a> (*<dfn class="decl field" id="axgbe_phy_impl_if::switch_mode" title='axgbe_phy_impl_if::switch_mode' data-ref="axgbe_phy_impl_if::switch_mode">switch_mode</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="325">325</th><td>	<i>/* Retrieve current mode */</i></td></tr>
<tr><th id="326">326</th><td>	<b>enum</b> <a class="type" href="#axgbe_mode" title='axgbe_mode' data-ref="axgbe_mode">axgbe_mode</a> (*<dfn class="decl field" id="axgbe_phy_impl_if::cur_mode" title='axgbe_phy_impl_if::cur_mode' data-ref="axgbe_phy_impl_if::cur_mode">cur_mode</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>	<i>/* Retrieve current auto-negotiation mode */</i></td></tr>
<tr><th id="329">329</th><td>	<b>enum</b> <a class="type" href="#axgbe_an_mode" title='axgbe_an_mode' data-ref="axgbe_an_mode">axgbe_an_mode</a> (*<dfn class="decl field" id="axgbe_phy_impl_if::an_mode" title='axgbe_phy_impl_if::an_mode' data-ref="axgbe_phy_impl_if::an_mode">an_mode</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>	<i>/* Configure auto-negotiation settings */</i></td></tr>
<tr><th id="332">332</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::an_config" title='axgbe_phy_impl_if::an_config' data-ref="axgbe_phy_impl_if::an_config">an_config</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>	<i>/* Set/override auto-negotiation advertisement settings */</i></td></tr>
<tr><th id="335">335</th><td>	<em>unsigned</em> <em>int</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::an_advertising" title='axgbe_phy_impl_if::an_advertising' data-ref="axgbe_phy_impl_if::an_advertising">an_advertising</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col4 decl" id="14port" title='port' data-type='struct axgbe_port *' data-ref="14port">port</dfn>);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>	<i>/* Process results of auto-negotiation */</i></td></tr>
<tr><th id="338">338</th><td>	<b>enum</b> <a class="type" href="#axgbe_mode" title='axgbe_mode' data-ref="axgbe_mode">axgbe_mode</a> (*<dfn class="decl field" id="axgbe_phy_impl_if::an_outcome" title='axgbe_phy_impl_if::an_outcome' data-ref="axgbe_phy_impl_if::an_outcome">an_outcome</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>	<i>/* Pre/Post auto-negotiation support */</i></td></tr>
<tr><th id="341">341</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::an_pre" title='axgbe_phy_impl_if::an_pre' data-ref="axgbe_phy_impl_if::an_pre">an_pre</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col5 decl" id="15port" title='port' data-type='struct axgbe_port *' data-ref="15port">port</dfn>);</td></tr>
<tr><th id="342">342</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::an_post" title='axgbe_phy_impl_if::an_post' data-ref="axgbe_phy_impl_if::an_post">an_post</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col6 decl" id="16port" title='port' data-type='struct axgbe_port *' data-ref="16port">port</dfn>);</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>	<i>/* Pre/Post KR training enablement support */</i></td></tr>
<tr><th id="345">345</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::kr_training_pre" title='axgbe_phy_impl_if::kr_training_pre' data-ref="axgbe_phy_impl_if::kr_training_pre">kr_training_pre</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="346">346</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_impl_if::kr_training_post" title='axgbe_phy_impl_if::kr_training_post' data-ref="axgbe_phy_impl_if::kr_training_post">kr_training_post</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="347">347</th><td>};</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><b>struct</b> <dfn class="type def" id="axgbe_phy_if" title='axgbe_phy_if' data-ref="axgbe_phy_if">axgbe_phy_if</dfn> {</td></tr>
<tr><th id="350">350</th><td>	<i>/* For PHY setup/teardown */</i></td></tr>
<tr><th id="351">351</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_if::phy_init" title='axgbe_phy_if::phy_init' data-ref="axgbe_phy_if::phy_init">phy_init</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="352">352</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_if::phy_exit" title='axgbe_phy_if::phy_exit' data-ref="axgbe_phy_if::phy_exit">phy_exit</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>	<i>/* For PHY support when setting device up/down */</i></td></tr>
<tr><th id="355">355</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_if::phy_reset" title='axgbe_phy_if::phy_reset' data-ref="axgbe_phy_if::phy_reset">phy_reset</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="356">356</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_if::phy_start" title='axgbe_phy_if::phy_start' data-ref="axgbe_phy_if::phy_start">phy_start</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="357">357</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_if::phy_stop" title='axgbe_phy_if::phy_stop' data-ref="axgbe_phy_if::phy_stop">phy_stop</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>	<i>/* For PHY support while device is up */</i></td></tr>
<tr><th id="360">360</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_if::phy_status" title='axgbe_phy_if::phy_status' data-ref="axgbe_phy_if::phy_status">phy_status</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="361">361</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_if::phy_config_aneg" title='axgbe_phy_if::phy_config_aneg' data-ref="axgbe_phy_if::phy_config_aneg">phy_config_aneg</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>	<i>/* For PHY settings validation */</i></td></tr>
<tr><th id="364">364</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_phy_if::phy_valid_speed" title='axgbe_phy_if::phy_valid_speed' data-ref="axgbe_phy_if::phy_valid_speed">phy_valid_speed</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <em>int</em>);</td></tr>
<tr><th id="365">365</th><td>	<i>/* For single interrupt support */</i></td></tr>
<tr><th id="366">366</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_phy_if::an_isr" title='axgbe_phy_if::an_isr' data-ref="axgbe_phy_if::an_isr">an_isr</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="367">367</th><td>	<i>/* PHY implementation specific services */</i></td></tr>
<tr><th id="368">368</th><td>	<b>struct</b> <a class="type" href="#axgbe_phy_impl_if" title='axgbe_phy_impl_if' data-ref="axgbe_phy_impl_if">axgbe_phy_impl_if</a> <dfn class="decl field" id="axgbe_phy_if::phy_impl" title='axgbe_phy_if::phy_impl' data-ref="axgbe_phy_if::phy_impl">phy_impl</dfn>;</td></tr>
<tr><th id="369">369</th><td>};</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><b>struct</b> <dfn class="type def" id="axgbe_i2c_if" title='axgbe_i2c_if' data-ref="axgbe_i2c_if">axgbe_i2c_if</dfn> {</td></tr>
<tr><th id="372">372</th><td>	<i>/* For initial I2C setup */</i></td></tr>
<tr><th id="373">373</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_i2c_if::i2c_init" title='axgbe_i2c_if::i2c_init' data-ref="axgbe_i2c_if::i2c_init">i2c_init</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>	<i>/* For I2C support when setting device up/down */</i></td></tr>
<tr><th id="376">376</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_i2c_if::i2c_start" title='axgbe_i2c_if::i2c_start' data-ref="axgbe_i2c_if::i2c_start">i2c_start</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="377">377</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_i2c_if::i2c_stop" title='axgbe_i2c_if::i2c_stop' data-ref="axgbe_i2c_if::i2c_stop">i2c_stop</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *);</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>	<i>/* For performing I2C operations */</i></td></tr>
<tr><th id="380">380</th><td>	<em>int</em> (*<dfn class="decl field" id="axgbe_i2c_if::i2c_xfer" title='axgbe_i2c_if::i2c_xfer' data-ref="axgbe_i2c_if::i2c_xfer">i2c_xfer</dfn>)(<b>struct</b> <a class="type" href="#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *, <b>struct</b> <a class="type" href="#axgbe_i2c_op" title='axgbe_i2c_op' data-ref="axgbe_i2c_op">axgbe_i2c_op</a> *);</td></tr>
<tr><th id="381">381</th><td>};</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><i>/* This structure contains flags that indicate what hardware features</i></td></tr>
<tr><th id="384">384</th><td><i> * or configurations are present in the device.</i></td></tr>
<tr><th id="385">385</th><td><i> */</i></td></tr>
<tr><th id="386">386</th><td><b>struct</b> <dfn class="type def" id="axgbe_hw_features" title='axgbe_hw_features' data-ref="axgbe_hw_features">axgbe_hw_features</dfn> {</td></tr>
<tr><th id="387">387</th><td>	<i>/* HW Version */</i></td></tr>
<tr><th id="388">388</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::version" title='axgbe_hw_features::version' data-ref="axgbe_hw_features::version">version</dfn>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>	<i>/* HW Feature Register0 */</i></td></tr>
<tr><th id="391">391</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::gmii" title='axgbe_hw_features::gmii' data-ref="axgbe_hw_features::gmii">gmii</dfn>;		<i>/* 1000 Mbps support */</i></td></tr>
<tr><th id="392">392</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::vlhash" title='axgbe_hw_features::vlhash' data-ref="axgbe_hw_features::vlhash">vlhash</dfn>;		<i>/* VLAN Hash Filter */</i></td></tr>
<tr><th id="393">393</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::sma" title='axgbe_hw_features::sma' data-ref="axgbe_hw_features::sma">sma</dfn>;		<i>/* SMA(MDIO) Interface */</i></td></tr>
<tr><th id="394">394</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::rwk" title='axgbe_hw_features::rwk' data-ref="axgbe_hw_features::rwk">rwk</dfn>;		<i>/* PMT remote wake-up packet */</i></td></tr>
<tr><th id="395">395</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::mgk" title='axgbe_hw_features::mgk' data-ref="axgbe_hw_features::mgk">mgk</dfn>;		<i>/* PMT magic packet */</i></td></tr>
<tr><th id="396">396</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::mmc" title='axgbe_hw_features::mmc' data-ref="axgbe_hw_features::mmc">mmc</dfn>;		<i>/* RMON module */</i></td></tr>
<tr><th id="397">397</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::aoe" title='axgbe_hw_features::aoe' data-ref="axgbe_hw_features::aoe">aoe</dfn>;		<i>/* ARP Offload */</i></td></tr>
<tr><th id="398">398</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::ts" title='axgbe_hw_features::ts' data-ref="axgbe_hw_features::ts">ts</dfn>;		<i>/* IEEE 1588-2008 Advanced Timestamp */</i></td></tr>
<tr><th id="399">399</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::eee" title='axgbe_hw_features::eee' data-ref="axgbe_hw_features::eee">eee</dfn>;		<i>/* Energy Efficient Ethernet */</i></td></tr>
<tr><th id="400">400</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::tx_coe" title='axgbe_hw_features::tx_coe' data-ref="axgbe_hw_features::tx_coe">tx_coe</dfn>;		<i>/* Tx Checksum Offload */</i></td></tr>
<tr><th id="401">401</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::rx_coe" title='axgbe_hw_features::rx_coe' data-ref="axgbe_hw_features::rx_coe">rx_coe</dfn>;		<i>/* Rx Checksum Offload */</i></td></tr>
<tr><th id="402">402</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::addn_mac" title='axgbe_hw_features::addn_mac' data-ref="axgbe_hw_features::addn_mac">addn_mac</dfn>;		<i>/* Additional MAC Addresses */</i></td></tr>
<tr><th id="403">403</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::ts_src" title='axgbe_hw_features::ts_src' data-ref="axgbe_hw_features::ts_src">ts_src</dfn>;		<i>/* Timestamp Source */</i></td></tr>
<tr><th id="404">404</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::sa_vlan_ins" title='axgbe_hw_features::sa_vlan_ins' data-ref="axgbe_hw_features::sa_vlan_ins">sa_vlan_ins</dfn>;	<i>/* Source Address or VLAN Insertion */</i></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>	<i>/* HW Feature Register1 */</i></td></tr>
<tr><th id="407">407</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::rx_fifo_size" title='axgbe_hw_features::rx_fifo_size' data-ref="axgbe_hw_features::rx_fifo_size">rx_fifo_size</dfn>;	<i>/* MTL Receive FIFO Size */</i></td></tr>
<tr><th id="408">408</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::tx_fifo_size" title='axgbe_hw_features::tx_fifo_size' data-ref="axgbe_hw_features::tx_fifo_size">tx_fifo_size</dfn>;	<i>/* MTL Transmit FIFO Size */</i></td></tr>
<tr><th id="409">409</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::adv_ts_hi" title='axgbe_hw_features::adv_ts_hi' data-ref="axgbe_hw_features::adv_ts_hi">adv_ts_hi</dfn>;		<i>/* Advance Timestamping High Word */</i></td></tr>
<tr><th id="410">410</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::dma_width" title='axgbe_hw_features::dma_width' data-ref="axgbe_hw_features::dma_width">dma_width</dfn>;		<i>/* DMA width */</i></td></tr>
<tr><th id="411">411</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::dcb" title='axgbe_hw_features::dcb' data-ref="axgbe_hw_features::dcb">dcb</dfn>;		<i>/* DCB Feature */</i></td></tr>
<tr><th id="412">412</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::sph" title='axgbe_hw_features::sph' data-ref="axgbe_hw_features::sph">sph</dfn>;		<i>/* Split Header Feature */</i></td></tr>
<tr><th id="413">413</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::tso" title='axgbe_hw_features::tso' data-ref="axgbe_hw_features::tso">tso</dfn>;		<i>/* TCP Segmentation Offload */</i></td></tr>
<tr><th id="414">414</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::dma_debug" title='axgbe_hw_features::dma_debug' data-ref="axgbe_hw_features::dma_debug">dma_debug</dfn>;		<i>/* DMA Debug Registers */</i></td></tr>
<tr><th id="415">415</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::rss" title='axgbe_hw_features::rss' data-ref="axgbe_hw_features::rss">rss</dfn>;		<i>/* Receive Side Scaling */</i></td></tr>
<tr><th id="416">416</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::tc_cnt" title='axgbe_hw_features::tc_cnt' data-ref="axgbe_hw_features::tc_cnt">tc_cnt</dfn>;		<i>/* Number of Traffic Classes */</i></td></tr>
<tr><th id="417">417</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::hash_table_size" title='axgbe_hw_features::hash_table_size' data-ref="axgbe_hw_features::hash_table_size">hash_table_size</dfn>;	<i>/* Hash Table Size */</i></td></tr>
<tr><th id="418">418</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::l3l4_filter_num" title='axgbe_hw_features::l3l4_filter_num' data-ref="axgbe_hw_features::l3l4_filter_num">l3l4_filter_num</dfn>;	<i>/* Number of L3-L4 Filters */</i></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>	<i>/* HW Feature Register2 */</i></td></tr>
<tr><th id="421">421</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::rx_q_cnt" title='axgbe_hw_features::rx_q_cnt' data-ref="axgbe_hw_features::rx_q_cnt">rx_q_cnt</dfn>;		<i>/* Number of MTL Receive Queues */</i></td></tr>
<tr><th id="422">422</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::tx_q_cnt" title='axgbe_hw_features::tx_q_cnt' data-ref="axgbe_hw_features::tx_q_cnt">tx_q_cnt</dfn>;		<i>/* Number of MTL Transmit Queues */</i></td></tr>
<tr><th id="423">423</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::rx_ch_cnt" title='axgbe_hw_features::rx_ch_cnt' data-ref="axgbe_hw_features::rx_ch_cnt">rx_ch_cnt</dfn>;		<i>/* Number of DMA Receive Channels */</i></td></tr>
<tr><th id="424">424</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::tx_ch_cnt" title='axgbe_hw_features::tx_ch_cnt' data-ref="axgbe_hw_features::tx_ch_cnt">tx_ch_cnt</dfn>;		<i>/* Number of DMA Transmit Channels */</i></td></tr>
<tr><th id="425">425</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::pps_out_num" title='axgbe_hw_features::pps_out_num' data-ref="axgbe_hw_features::pps_out_num">pps_out_num</dfn>;	<i>/* Number of PPS outputs */</i></td></tr>
<tr><th id="426">426</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_hw_features::aux_snap_num" title='axgbe_hw_features::aux_snap_num' data-ref="axgbe_hw_features::aux_snap_num">aux_snap_num</dfn>;	<i>/* Number of Aux snapshot inputs */</i></td></tr>
<tr><th id="427">427</th><td>};</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><b>struct</b> <dfn class="type def" id="axgbe_version_data" title='axgbe_version_data' data-ref="axgbe_version_data">axgbe_version_data</dfn> {</td></tr>
<tr><th id="430">430</th><td>	<em>void</em> (*<dfn class="decl field" id="axgbe_version_data::init_function_ptrs_phy_impl" title='axgbe_version_data::init_function_ptrs_phy_impl' data-ref="axgbe_version_data::init_function_ptrs_phy_impl">init_function_ptrs_phy_impl</dfn>)(<b>struct</b> <a class="type" href="#axgbe_phy_if" title='axgbe_phy_if' data-ref="axgbe_phy_if">axgbe_phy_if</a> *);</td></tr>
<tr><th id="431">431</th><td>	<b>enum</b> <a class="type" href="#axgbe_xpcs_access" title='axgbe_xpcs_access' data-ref="axgbe_xpcs_access">axgbe_xpcs_access</a> <dfn class="decl field" id="axgbe_version_data::xpcs_access" title='axgbe_version_data::xpcs_access' data-ref="axgbe_version_data::xpcs_access">xpcs_access</dfn>;</td></tr>
<tr><th id="432">432</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_version_data::mmc_64bit" title='axgbe_version_data::mmc_64bit' data-ref="axgbe_version_data::mmc_64bit">mmc_64bit</dfn>;</td></tr>
<tr><th id="433">433</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_version_data::tx_max_fifo_size" title='axgbe_version_data::tx_max_fifo_size' data-ref="axgbe_version_data::tx_max_fifo_size">tx_max_fifo_size</dfn>;</td></tr>
<tr><th id="434">434</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_version_data::rx_max_fifo_size" title='axgbe_version_data::rx_max_fifo_size' data-ref="axgbe_version_data::rx_max_fifo_size">rx_max_fifo_size</dfn>;</td></tr>
<tr><th id="435">435</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_version_data::tx_tstamp_workaround" title='axgbe_version_data::tx_tstamp_workaround' data-ref="axgbe_version_data::tx_tstamp_workaround">tx_tstamp_workaround</dfn>;</td></tr>
<tr><th id="436">436</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_version_data::ecc_support" title='axgbe_version_data::ecc_support' data-ref="axgbe_version_data::ecc_support">ecc_support</dfn>;</td></tr>
<tr><th id="437">437</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_version_data::i2c_support" title='axgbe_version_data::i2c_support' data-ref="axgbe_version_data::i2c_support">i2c_support</dfn>;</td></tr>
<tr><th id="438">438</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_version_data::an_cdr_workaround" title='axgbe_version_data::an_cdr_workaround' data-ref="axgbe_version_data::an_cdr_workaround">an_cdr_workaround</dfn>;</td></tr>
<tr><th id="439">439</th><td>};</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><i>/*</i></td></tr>
<tr><th id="442">442</th><td><i> * Structure to store private data for each port.</i></td></tr>
<tr><th id="443">443</th><td><i> */</i></td></tr>
<tr><th id="444">444</th><td><b>struct</b> <dfn class="type def" id="axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</dfn> {</td></tr>
<tr><th id="445">445</th><td>	<i>/*  Ethdev where port belongs*/</i></td></tr>
<tr><th id="446">446</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="decl field" id="axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</dfn>;</td></tr>
<tr><th id="447">447</th><td>	<i>/* Pci dev info */</i></td></tr>
<tr><th id="448">448</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../bus/pci/rte_bus_pci.h.html#rte_pci_device" title='rte_pci_device' data-ref="rte_pci_device">rte_pci_device</a> *<dfn class="decl field" id="axgbe_port::pci_dev" title='axgbe_port::pci_dev' data-ref="axgbe_port::pci_dev">pci_dev</dfn>;</td></tr>
<tr><th id="449">449</th><td>	<i>/* Version related data */</i></td></tr>
<tr><th id="450">450</th><td>	<b>struct</b> <a class="type" href="#axgbe_version_data" title='axgbe_version_data' data-ref="axgbe_version_data">axgbe_version_data</a> *<dfn class="decl field" id="axgbe_port::vdata" title='axgbe_port::vdata' data-ref="axgbe_port::vdata">vdata</dfn>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>	<i>/* AXGMAC/XPCS related mmio registers */</i></td></tr>
<tr><th id="453">453</th><td>	<em>void</em> *<dfn class="decl field" id="axgbe_port::xgmac_regs" title='axgbe_port::xgmac_regs' data-ref="axgbe_port::xgmac_regs">xgmac_regs</dfn>;	<i>/* AXGMAC CSRs */</i></td></tr>
<tr><th id="454">454</th><td>	<em>void</em> *<dfn class="decl field" id="axgbe_port::xpcs_regs" title='axgbe_port::xpcs_regs' data-ref="axgbe_port::xpcs_regs">xpcs_regs</dfn>;	<i>/* XPCS MMD registers */</i></td></tr>
<tr><th id="455">455</th><td>	<em>void</em> *<dfn class="decl field" id="axgbe_port::xprop_regs" title='axgbe_port::xprop_regs' data-ref="axgbe_port::xprop_regs">xprop_regs</dfn>;	<i>/* AXGBE property registers */</i></td></tr>
<tr><th id="456">456</th><td>	<em>void</em> *<dfn class="decl field" id="axgbe_port::xi2c_regs" title='axgbe_port::xi2c_regs' data-ref="axgbe_port::xi2c_regs">xi2c_regs</dfn>;	<i>/* AXGBE I2C CSRs */</i></td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="axgbe_port::cdr_track_early" title='axgbe_port::cdr_track_early' data-ref="axgbe_port::cdr_track_early">cdr_track_early</dfn>;</td></tr>
<tr><th id="459">459</th><td>	<i>/* XPCS indirect addressing lock */</i></td></tr>
<tr><th id="460">460</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::xpcs_window_def_reg" title='axgbe_port::xpcs_window_def_reg' data-ref="axgbe_port::xpcs_window_def_reg">xpcs_window_def_reg</dfn>;</td></tr>
<tr><th id="461">461</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::xpcs_window_sel_reg" title='axgbe_port::xpcs_window_sel_reg' data-ref="axgbe_port::xpcs_window_sel_reg">xpcs_window_sel_reg</dfn>;</td></tr>
<tr><th id="462">462</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::xpcs_window" title='axgbe_port::xpcs_window' data-ref="axgbe_port::xpcs_window">xpcs_window</dfn>;</td></tr>
<tr><th id="463">463</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::xpcs_window_size" title='axgbe_port::xpcs_window_size' data-ref="axgbe_port::xpcs_window_size">xpcs_window_size</dfn>;</td></tr>
<tr><th id="464">464</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::xpcs_window_mask" title='axgbe_port::xpcs_window_mask' data-ref="axgbe_port::xpcs_window_mask">xpcs_window_mask</dfn>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>	<i>/* Flags representing axgbe_state */</i></td></tr>
<tr><th id="467">467</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="axgbe_port::dev_state" title='axgbe_port::dev_state' data-ref="axgbe_port::dev_state">dev_state</dfn>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>	<b>struct</b> <a class="type" href="#axgbe_hw_if" title='axgbe_hw_if' data-ref="axgbe_hw_if">axgbe_hw_if</a> <dfn class="decl field" id="axgbe_port::hw_if" title='axgbe_port::hw_if' data-ref="axgbe_port::hw_if">hw_if</dfn>;</td></tr>
<tr><th id="470">470</th><td>	<b>struct</b> <a class="type" href="#axgbe_phy_if" title='axgbe_phy_if' data-ref="axgbe_phy_if">axgbe_phy_if</a> <dfn class="decl field" id="axgbe_port::phy_if" title='axgbe_port::phy_if' data-ref="axgbe_port::phy_if">phy_if</dfn>;</td></tr>
<tr><th id="471">471</th><td>	<b>struct</b> <a class="type" href="#axgbe_i2c_if" title='axgbe_i2c_if' data-ref="axgbe_i2c_if">axgbe_i2c_if</a> <dfn class="decl field" id="axgbe_port::i2c_if" title='axgbe_port::i2c_if' data-ref="axgbe_port::i2c_if">i2c_if</dfn>;</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>	<i>/* AXI DMA settings */</i></td></tr>
<tr><th id="474">474</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::coherent" title='axgbe_port::coherent' data-ref="axgbe_port::coherent">coherent</dfn>;</td></tr>
<tr><th id="475">475</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::axdomain" title='axgbe_port::axdomain' data-ref="axgbe_port::axdomain">axdomain</dfn>;</td></tr>
<tr><th id="476">476</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::arcache" title='axgbe_port::arcache' data-ref="axgbe_port::arcache">arcache</dfn>;</td></tr>
<tr><th id="477">477</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::awcache" title='axgbe_port::awcache' data-ref="axgbe_port::awcache">awcache</dfn>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_max_channel_count" title='axgbe_port::tx_max_channel_count' data-ref="axgbe_port::tx_max_channel_count">tx_max_channel_count</dfn>;</td></tr>
<tr><th id="480">480</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_max_channel_count" title='axgbe_port::rx_max_channel_count' data-ref="axgbe_port::rx_max_channel_count">rx_max_channel_count</dfn>;</td></tr>
<tr><th id="481">481</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::channel_count" title='axgbe_port::channel_count' data-ref="axgbe_port::channel_count">channel_count</dfn>;</td></tr>
<tr><th id="482">482</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_ring_count" title='axgbe_port::tx_ring_count' data-ref="axgbe_port::tx_ring_count">tx_ring_count</dfn>;</td></tr>
<tr><th id="483">483</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_desc_count" title='axgbe_port::tx_desc_count' data-ref="axgbe_port::tx_desc_count">tx_desc_count</dfn>;</td></tr>
<tr><th id="484">484</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_ring_count" title='axgbe_port::rx_ring_count' data-ref="axgbe_port::rx_ring_count">rx_ring_count</dfn>;</td></tr>
<tr><th id="485">485</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_desc_count" title='axgbe_port::rx_desc_count' data-ref="axgbe_port::rx_desc_count">rx_desc_count</dfn>;</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_max_q_count" title='axgbe_port::tx_max_q_count' data-ref="axgbe_port::tx_max_q_count">tx_max_q_count</dfn>;</td></tr>
<tr><th id="488">488</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_max_q_count" title='axgbe_port::rx_max_q_count' data-ref="axgbe_port::rx_max_q_count">rx_max_q_count</dfn>;</td></tr>
<tr><th id="489">489</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</dfn>;</td></tr>
<tr><th id="490">490</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</dfn>;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>	<i>/* Tx/Rx common settings */</i></td></tr>
<tr><th id="493">493</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::pblx8" title='axgbe_port::pblx8' data-ref="axgbe_port::pblx8">pblx8</dfn>;</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>	<i>/* Tx settings */</i></td></tr>
<tr><th id="496">496</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_sf_mode" title='axgbe_port::tx_sf_mode' data-ref="axgbe_port::tx_sf_mode">tx_sf_mode</dfn>;</td></tr>
<tr><th id="497">497</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_threshold" title='axgbe_port::tx_threshold' data-ref="axgbe_port::tx_threshold">tx_threshold</dfn>;</td></tr>
<tr><th id="498">498</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_pbl" title='axgbe_port::tx_pbl' data-ref="axgbe_port::tx_pbl">tx_pbl</dfn>;</td></tr>
<tr><th id="499">499</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_osp_mode" title='axgbe_port::tx_osp_mode' data-ref="axgbe_port::tx_osp_mode">tx_osp_mode</dfn>;</td></tr>
<tr><th id="500">500</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_max_fifo_size" title='axgbe_port::tx_max_fifo_size' data-ref="axgbe_port::tx_max_fifo_size">tx_max_fifo_size</dfn>;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>	<i>/* Rx settings */</i></td></tr>
<tr><th id="503">503</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_sf_mode" title='axgbe_port::rx_sf_mode' data-ref="axgbe_port::rx_sf_mode">rx_sf_mode</dfn>;</td></tr>
<tr><th id="504">504</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_threshold" title='axgbe_port::rx_threshold' data-ref="axgbe_port::rx_threshold">rx_threshold</dfn>;</td></tr>
<tr><th id="505">505</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_pbl" title='axgbe_port::rx_pbl' data-ref="axgbe_port::rx_pbl">rx_pbl</dfn>;</td></tr>
<tr><th id="506">506</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_max_fifo_size" title='axgbe_port::rx_max_fifo_size' data-ref="axgbe_port::rx_max_fifo_size">rx_max_fifo_size</dfn>;</td></tr>
<tr><th id="507">507</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_buf_size" title='axgbe_port::rx_buf_size' data-ref="axgbe_port::rx_buf_size">rx_buf_size</dfn>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>	<i>/* Device clocks */</i></td></tr>
<tr><th id="510">510</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="axgbe_port::sysclk_rate" title='axgbe_port::sysclk_rate' data-ref="axgbe_port::sysclk_rate">sysclk_rate</dfn>;</td></tr>
<tr><th id="511">511</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="axgbe_port::ptpclk_rate" title='axgbe_port::ptpclk_rate' data-ref="axgbe_port::ptpclk_rate">ptpclk_rate</dfn>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>	<i>/* Keeps track of power mode */</i></td></tr>
<tr><th id="514">514</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::power_down" title='axgbe_port::power_down' data-ref="axgbe_port::power_down">power_down</dfn>;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>	<i>/* Current PHY settings */</i></td></tr>
<tr><th id="517">517</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_port::phy_link" title='axgbe_port::phy_link' data-ref="axgbe_port::phy_link">phy_link</dfn>;</td></tr>
<tr><th id="518">518</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_port::phy_speed" title='axgbe_port::phy_speed' data-ref="axgbe_port::phy_speed">phy_speed</dfn>;</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>	<a class="typedef" href="../../../../include/bits/pthreadtypes.h.html#pthread_mutex_t" title='pthread_mutex_t' data-type='union pthread_mutex_t' data-ref="pthread_mutex_t">pthread_mutex_t</a> <dfn class="decl field" id="axgbe_port::xpcs_mutex" title='axgbe_port::xpcs_mutex' data-ref="axgbe_port::xpcs_mutex">xpcs_mutex</dfn>;</td></tr>
<tr><th id="521">521</th><td>	<a class="typedef" href="../../../../include/bits/pthreadtypes.h.html#pthread_mutex_t" title='pthread_mutex_t' data-type='union pthread_mutex_t' data-ref="pthread_mutex_t">pthread_mutex_t</a> <dfn class="decl field" id="axgbe_port::i2c_mutex" title='axgbe_port::i2c_mutex' data-ref="axgbe_port::i2c_mutex">i2c_mutex</dfn>;</td></tr>
<tr><th id="522">522</th><td>	<a class="typedef" href="../../../../include/bits/pthreadtypes.h.html#pthread_mutex_t" title='pthread_mutex_t' data-type='union pthread_mutex_t' data-ref="pthread_mutex_t">pthread_mutex_t</a> <dfn class="decl field" id="axgbe_port::an_mutex" title='axgbe_port::an_mutex' data-ref="axgbe_port::an_mutex">an_mutex</dfn>;</td></tr>
<tr><th id="523">523</th><td>	<a class="typedef" href="../../../../include/bits/pthreadtypes.h.html#pthread_mutex_t" title='pthread_mutex_t' data-type='union pthread_mutex_t' data-ref="pthread_mutex_t">pthread_mutex_t</a> <dfn class="decl field" id="axgbe_port::phy_mutex" title='axgbe_port::phy_mutex' data-ref="axgbe_port::phy_mutex">phy_mutex</dfn>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>	<i>/* Flow control settings */</i></td></tr>
<tr><th id="526">526</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::pause_autoneg" title='axgbe_port::pause_autoneg' data-ref="axgbe_port::pause_autoneg">pause_autoneg</dfn>;</td></tr>
<tr><th id="527">527</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::tx_pause" title='axgbe_port::tx_pause' data-ref="axgbe_port::tx_pause">tx_pause</dfn>;</td></tr>
<tr><th id="528">528</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_pause" title='axgbe_port::rx_pause' data-ref="axgbe_port::rx_pause">rx_pause</dfn>;</td></tr>
<tr><th id="529">529</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_rfa" title='axgbe_port::rx_rfa' data-ref="axgbe_port::rx_rfa">rx_rfa</dfn>[<a class="macro" href="#24" title="16" data-ref="_M/AXGBE_MAX_QUEUES">AXGBE_MAX_QUEUES</a>];</td></tr>
<tr><th id="530">530</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::rx_rfd" title='axgbe_port::rx_rfd' data-ref="axgbe_port::rx_rfd">rx_rfd</dfn>[<a class="macro" href="#24" title="16" data-ref="_M/AXGBE_MAX_QUEUES">AXGBE_MAX_QUEUES</a>];</td></tr>
<tr><th id="531">531</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::fifo" title='axgbe_port::fifo' data-ref="axgbe_port::fifo">fifo</dfn>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>	<i>/* Receive Side Scaling settings */</i></td></tr>
<tr><th id="534">534</th><td>	<a class="typedef" href="axgbe_common.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="axgbe_port::rss_key" title='axgbe_port::rss_key' data-ref="axgbe_port::rss_key">rss_key</dfn>[<a class="macro" href="#98" title="40" data-ref="_M/AXGBE_RSS_HASH_KEY_SIZE">AXGBE_RSS_HASH_KEY_SIZE</a>];</td></tr>
<tr><th id="535">535</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="axgbe_port::rss_table" title='axgbe_port::rss_table' data-ref="axgbe_port::rss_table">rss_table</dfn>[<a class="macro" href="#99" title="256" data-ref="_M/AXGBE_RSS_MAX_TABLE_SIZE">AXGBE_RSS_MAX_TABLE_SIZE</a>];</td></tr>
<tr><th id="536">536</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="axgbe_port::rss_options" title='axgbe_port::rss_options' data-ref="axgbe_port::rss_options">rss_options</dfn>;</td></tr>
<tr><th id="537">537</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_port::rss_enable" title='axgbe_port::rss_enable' data-ref="axgbe_port::rss_enable">rss_enable</dfn>;</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>	<i>/* Hardware features of the device */</i></td></tr>
<tr><th id="540">540</th><td>	<b>struct</b> <a class="type" href="#axgbe_hw_features" title='axgbe_hw_features' data-ref="axgbe_hw_features">axgbe_hw_features</a> <dfn class="decl field" id="axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</dfn>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_net/rte_ether.h.html#ether_addr" title='ether_addr' data-ref="ether_addr">ether_addr</a> <dfn class="decl field" id="axgbe_port::mac_addr" title='axgbe_port::mac_addr' data-ref="axgbe_port::mac_addr">mac_addr</dfn>;</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>	<i>/* Software Tx/Rx structure pointers*/</i></td></tr>
<tr><th id="545">545</th><td>	<em>void</em> **<dfn class="decl field" id="axgbe_port::rx_queues" title='axgbe_port::rx_queues' data-ref="axgbe_port::rx_queues">rx_queues</dfn>;</td></tr>
<tr><th id="546">546</th><td>	<em>void</em> **<dfn class="decl field" id="axgbe_port::tx_queues" title='axgbe_port::tx_queues' data-ref="axgbe_port::tx_queues">tx_queues</dfn>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>	<i>/* MDIO/PHY related settings */</i></td></tr>
<tr><th id="549">549</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::phy_started" title='axgbe_port::phy_started' data-ref="axgbe_port::phy_started">phy_started</dfn>;</td></tr>
<tr><th id="550">550</th><td>	<em>void</em> *<dfn class="decl field" id="axgbe_port::phy_data" title='axgbe_port::phy_data' data-ref="axgbe_port::phy_data">phy_data</dfn>;</td></tr>
<tr><th id="551">551</th><td>	<b>struct</b> <a class="type" href="#axgbe_phy" title='axgbe_phy' data-ref="axgbe_phy">axgbe_phy</a> <dfn class="decl field" id="axgbe_port::phy" title='axgbe_port::phy' data-ref="axgbe_port::phy">phy</dfn>;</td></tr>
<tr><th id="552">552</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_port::mdio_mmd" title='axgbe_port::mdio_mmd' data-ref="axgbe_port::mdio_mmd">mdio_mmd</dfn>;</td></tr>
<tr><th id="553">553</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="axgbe_port::link_check" title='axgbe_port::link_check' data-ref="axgbe_port::link_check">link_check</dfn>;</td></tr>
<tr><th id="554">554</th><td>	<em>volatile</em> <em>int</em> <dfn class="decl field" id="axgbe_port::mdio_completion" title='axgbe_port::mdio_completion' data-ref="axgbe_port::mdio_completion">mdio_completion</dfn>;</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::kr_redrv" title='axgbe_port::kr_redrv' data-ref="axgbe_port::kr_redrv">kr_redrv</dfn>;</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>	<i>/* Auto-negotiation atate machine support */</i></td></tr>
<tr><th id="559">559</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::an_int" title='axgbe_port::an_int' data-ref="axgbe_port::an_int">an_int</dfn>;</td></tr>
<tr><th id="560">560</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::an_status" title='axgbe_port::an_status' data-ref="axgbe_port::an_status">an_status</dfn>;</td></tr>
<tr><th id="561">561</th><td>	<b>enum</b> <a class="type" href="#axgbe_an" title='axgbe_an' data-ref="axgbe_an">axgbe_an</a> <dfn class="decl field" id="axgbe_port::an_result" title='axgbe_port::an_result' data-ref="axgbe_port::an_result">an_result</dfn>;</td></tr>
<tr><th id="562">562</th><td>	<b>enum</b> <a class="type" href="#axgbe_an" title='axgbe_an' data-ref="axgbe_an">axgbe_an</a> <dfn class="decl field" id="axgbe_port::an_state" title='axgbe_port::an_state' data-ref="axgbe_port::an_state">an_state</dfn>;</td></tr>
<tr><th id="563">563</th><td>	<b>enum</b> <a class="type" href="#axgbe_rx" title='axgbe_rx' data-ref="axgbe_rx">axgbe_rx</a> <dfn class="decl field" id="axgbe_port::kr_state" title='axgbe_port::kr_state' data-ref="axgbe_port::kr_state">kr_state</dfn>;</td></tr>
<tr><th id="564">564</th><td>	<b>enum</b> <a class="type" href="#axgbe_rx" title='axgbe_rx' data-ref="axgbe_rx">axgbe_rx</a> <dfn class="decl field" id="axgbe_port::kx_state" title='axgbe_port::kx_state' data-ref="axgbe_port::kx_state">kx_state</dfn>;</td></tr>
<tr><th id="565">565</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::an_supported" title='axgbe_port::an_supported' data-ref="axgbe_port::an_supported">an_supported</dfn>;</td></tr>
<tr><th id="566">566</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::parallel_detect" title='axgbe_port::parallel_detect' data-ref="axgbe_port::parallel_detect">parallel_detect</dfn>;</td></tr>
<tr><th id="567">567</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="axgbe_port::fec_ability" title='axgbe_port::fec_ability' data-ref="axgbe_port::fec_ability">fec_ability</dfn>;</td></tr>
<tr><th id="568">568</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="axgbe_port::an_start" title='axgbe_port::an_start' data-ref="axgbe_port::an_start">an_start</dfn>;</td></tr>
<tr><th id="569">569</th><td>	<b>enum</b> <a class="type" href="#axgbe_an_mode" title='axgbe_an_mode' data-ref="axgbe_an_mode">axgbe_an_mode</a> <dfn class="decl field" id="axgbe_port::an_mode" title='axgbe_port::an_mode' data-ref="axgbe_port::an_mode">an_mode</dfn>;</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>	<i>/* I2C support */</i></td></tr>
<tr><th id="572">572</th><td>	<b>struct</b> <a class="type" href="#axgbe_i2c" title='axgbe_i2c' data-ref="axgbe_i2c">axgbe_i2c</a> <dfn class="decl field" id="axgbe_port::i2c" title='axgbe_port::i2c' data-ref="axgbe_port::i2c">i2c</dfn>;</td></tr>
<tr><th id="573">573</th><td>	<em>volatile</em> <em>int</em> <dfn class="decl field" id="axgbe_port::i2c_complete" title='axgbe_port::i2c_complete' data-ref="axgbe_port::i2c_complete">i2c_complete</dfn>;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>	<i>/* CRC stripping by H/w for Rx packet*/</i></td></tr>
<tr><th id="576">576</th><td>	<em>int</em> <dfn class="decl field" id="axgbe_port::crc_strip_enable" title='axgbe_port::crc_strip_enable' data-ref="axgbe_port::crc_strip_enable">crc_strip_enable</dfn>;</td></tr>
<tr><th id="577">577</th><td>	<i>/* csum enable to hardware */</i></td></tr>
<tr><th id="578">578</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="axgbe_port::rx_csum_enable" title='axgbe_port::rx_csum_enable' data-ref="axgbe_port::rx_csum_enable">rx_csum_enable</dfn>;</td></tr>
<tr><th id="579">579</th><td>};</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><em>void</em> <a class="decl fn" href="axgbe_dev.c.html#axgbe_init_function_ptrs_dev" title='axgbe_init_function_ptrs_dev' data-ref="axgbe_init_function_ptrs_dev" id="axgbe_init_function_ptrs_dev">axgbe_init_function_ptrs_dev</a>(<b>struct</b> <a class="type" href="#axgbe_hw_if" title='axgbe_hw_if' data-ref="axgbe_hw_if">axgbe_hw_if</a> *<dfn class="local col7 decl" id="17hw_if" title='hw_if' data-type='struct axgbe_hw_if *' data-ref="17hw_if">hw_if</dfn>);</td></tr>
<tr><th id="582">582</th><td><em>void</em> <dfn class="decl fn" id="axgbe_init_function_ptrs_phy" title='axgbe_init_function_ptrs_phy' data-ref="axgbe_init_function_ptrs_phy">axgbe_init_function_ptrs_phy</dfn>(<b>struct</b> <a class="type" href="#axgbe_phy_if" title='axgbe_phy_if' data-ref="axgbe_phy_if">axgbe_phy_if</a> *<dfn class="local col8 decl" id="18phy_if" title='phy_if' data-type='struct axgbe_phy_if *' data-ref="18phy_if">phy_if</dfn>);</td></tr>
<tr><th id="583">583</th><td><em>void</em> <dfn class="decl fn" id="axgbe_init_function_ptrs_phy_v2" title='axgbe_init_function_ptrs_phy_v2' data-ref="axgbe_init_function_ptrs_phy_v2">axgbe_init_function_ptrs_phy_v2</dfn>(<b>struct</b> <a class="type" href="#axgbe_phy_if" title='axgbe_phy_if' data-ref="axgbe_phy_if">axgbe_phy_if</a> *<dfn class="local col9 decl" id="19phy_if" title='phy_if' data-type='struct axgbe_phy_if *' data-ref="19phy_if">phy_if</dfn>);</td></tr>
<tr><th id="584">584</th><td><em>void</em> <dfn class="decl fn" id="axgbe_init_function_ptrs_i2c" title='axgbe_init_function_ptrs_i2c' data-ref="axgbe_init_function_ptrs_i2c">axgbe_init_function_ptrs_i2c</dfn>(<b>struct</b> <a class="type" href="#axgbe_i2c_if" title='axgbe_i2c_if' data-ref="axgbe_i2c_if">axgbe_i2c_if</a> *<dfn class="local col0 decl" id="20i2c_if" title='i2c_if' data-type='struct axgbe_i2c_if *' data-ref="20i2c_if">i2c_if</dfn>);</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><u>#<span data-ppcond="6">endif</span> /* RTE_ETH_AXGBE_H_ */</u></td></tr>
<tr><th id="587">587</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='axgbe_dev.c.html'>linux-4.18.y/drivers/net/axgbe/axgbe_dev.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
