

================================================================
== Synthesis Summary Report of 'ellipse_solver'
================================================================
+ General Information: 
    * Date:           Mon Nov 20 13:30:34 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        ellipse_solver
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |                 Modules                | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |            |            |     |
    |                 & Loops                | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ ellipse_solver                        |     -|  0.46|       49|  490.000|         -|       50|     -|        no|     -|  33 (1%)|  3959 (~0%)|  1990 (~0%)|    -|
    | + ellipse_solver_Pipeline_1            |     -|  6.08|       16|  160.000|         -|       16|     -|        no|     -|        -|     6 (~0%)|    48 (~0%)|    -|
    |  o Loop 1                              |     -|  7.30|       14|  140.000|         1|        1|    14|       yes|     -|        -|           -|           -|    -|
    | + ellipse_solver_Pipeline_first_loop   |     -|  0.46|       11|  110.000|         -|       11|     -|        no|     -|  33 (1%)|  3472 (~0%)|   288 (~0%)|    -|
    |  o first_loop                          |     -|  7.30|        9|   90.000|         3|        1|     8|       yes|     -|        -|           -|           -|    -|
    | + ellipse_solver_Pipeline_second_loop  |     -|  3.73|       15|  150.000|         -|       15|     -|        no|     -|        -|   423 (~0%)|  1062 (~0%)|    -|
    |  o second_loop                         |     -|  7.30|       13|  130.000|         1|        1|    13|       yes|     -|        -|           -|           -|    -|
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+---------------------+----------+
| Interface           | Bitwidth |
+---------------------+----------+
| dataPoints_address0 | 3        |
| dataPoints_q0       | 64       |
| matrix_address0     | 5        |
| matrix_address1     | 5        |
| matrix_d0           | 32       |
| matrix_d1           | 32       |
+---------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+-------------+
| Argument   | Direction | Datatype    |
+------------+-----------+-------------+
| dataPoints | in        | ap_int<64>* |
| matrix     | out       | ap_int<32>* |
+------------+-----------+-------------+

* SW-to-HW Mapping
+------------+---------------------+---------+----------+
| Argument   | HW Interface        | HW Type | HW Usage |
+------------+---------------------+---------+----------+
| dataPoints | dataPoints_address0 | port    | offset   |
| dataPoints | dataPoints_ce0      | port    |          |
| dataPoints | dataPoints_q0       | port    |          |
| matrix     | matrix_address0     | port    | offset   |
| matrix     | matrix_ce0          | port    |          |
| matrix     | matrix_we0          | port    |          |
| matrix     | matrix_d0           | port    |          |
| matrix     | matrix_address1     | port    | offset   |
| matrix     | matrix_ce1          | port    |          |
| matrix     | matrix_we1          | port    |          |
| matrix     | matrix_d1           | port    |          |
+------------+---------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable       | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+----------------+-----+--------+---------+
| + ellipse_solver                       | 33  |        |                |     |        |         |
|   sub_ln52_fu_1644_p2                  | -   |        | sub_ln52       | sub | fabric | 0       |
|   sub_ln58_fu_1662_p2                  | -   |        | sub_ln58       | sub | fabric | 0       |
|   sub_ln64_fu_1680_p2                  | -   |        | sub_ln64       | sub | fabric | 0       |
|   sub_ln70_fu_1691_p2                  | -   |        | sub_ln70       | sub | fabric | 0       |
|   sub_ln76_fu_1697_p2                  | -   |        | sub_ln76       | sub | fabric | 0       |
|  + ellipse_solver_Pipeline_1           | 0   |        |                |     |        |         |
|    empty_12_fu_231_p2                  | -   |        | empty_12       | add | fabric | 0       |
|  + ellipse_solver_Pipeline_first_loop  | 33  |        |                |     |        |         |
|    add_ln20_fu_1442_p2                 | -   |        | add_ln20       | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U14              | 3   |        | dataHard_V_105 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U16              | 3   |        | dataHard_V_107 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U17              | 3   |        | dataHard_V_117 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U15              | 3   |        | dataHard_V_118 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U18              | 3   |        | dataHard_V_119 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U19              | 3   |        | dataHard_V_120 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U20              | 3   |        | dataHard_V_121 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U21              | 3   |        | dataHard_V_122 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U22              | 3   |        | dataHard_V_123 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U23              | 3   |        | dataHard_V_124 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U24              | 3   |        | dataHard_V_125 | mul | auto   | 0       |
|  + ellipse_solver_Pipeline_second_loop | 0   |        |                |     |        |         |
|    add_ln37_fu_1238_p2                 | -   |        | add_ln37       | add | fabric | 0       |
|    add_ln40_fu_1467_p2                 | -   |        | add_ln40       | add | fabric | 0       |
|    add_ln40_1_fu_1473_p2               | -   |        | add_ln40_1     | add | fabric | 0       |
|    add_ln40_4_fu_1479_p2               | -   |        | add_ln40_4     | add | fabric | 0       |
|    add_ln40_5_fu_1485_p2               | -   |        | add_ln40_5     | add | fabric | 0       |
+----------------------------------------+-----+--------+----------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+---------------------------------------------+-----------------------------------------------------+--------------------------------------+
| Type      | Options                                     | Location                                            | Messages                             |
+-----------+---------------------------------------------+-----------------------------------------------------+--------------------------------------+
| interface | mode=bram bundle=dataPoints port=dataPoints | ellipse_solver.cpp:10 in ellipse_solver, dataPoints | unexpected pragma parameter 'bundle' |
| interface | mode=bram bundle=matrix port=matrix         | ellipse_solver.cpp:11 in ellipse_solver, matrix     | unexpected pragma parameter 'bundle' |
+-----------+---------------------------------------------+-----------------------------------------------------+--------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------+---------------------------------------------------+
| Type            | Options                          | Location                                          |
+-----------------+----------------------------------+---------------------------------------------------+
| interface       | mode=s_axilite port=return       | ellipse_solver.cpp:7 in ellipse_solver, return    |
| array_partition | variable=dataHard complete dim=1 | ellipse_solver.cpp:14 in ellipse_solver, dataHard |
| array_partition | variable=dataHard complete dim=2 | ellipse_solver.cpp:15 in ellipse_solver, dataHard |
| array_partition | variable=outData complete        | ellipse_solver.cpp:18 in ellipse_solver, outData  |
| pipeline        |                                  | ellipse_solver.cpp:21 in ellipse_solver           |
| pipeline        |                                  | ellipse_solver.cpp:38 in ellipse_solver           |
+-----------------+----------------------------------+---------------------------------------------------+


