INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:58:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 control_merge0/tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            buffer41/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        9.866ns  (logic 2.166ns (21.954%)  route 7.700ns (78.046%))
  Logic Levels:           25  (CARRY4=4 LUT2=1 LUT3=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1058, unset)         0.508     0.508    control_merge0/tehb/control/clk
    SLICE_X6Y160         FDRE                                         r  control_merge0/tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  control_merge0/tehb/control/fullReg_reg/Q
                         net (fo=12, routed)          0.703     1.443    control_merge0/tehb/control/fullReg_reg_0
    SLICE_X4Y160         LUT5 (Prop_lut5_I1_O)        0.127     1.570 f  control_merge0/tehb/control/transmitValue_i_4__20/O
                         net (fo=5, routed)           0.569     2.139    control_merge0/tehb/control/control_merge0_index
    SLICE_X16Y160        LUT6 (Prop_lut6_I0_O)        0.129     2.268 f  control_merge0/tehb/control/fullReg_i_4__12/O
                         net (fo=23, routed)          0.381     2.649    control_merge0/tehb/control/transmitValue_reg_1
    SLICE_X16Y160        LUT5 (Prop_lut5_I1_O)        0.043     2.692 r  control_merge0/tehb/control/dataReg[1]_i_2/O
                         net (fo=5, routed)           0.338     3.030    control_merge0/tehb/control/outs_reg[0]
    SLICE_X15Y161        LUT3 (Prop_lut3_I1_O)        0.043     3.073 r  control_merge0/tehb/control/dataReg[3]_i_2/O
                         net (fo=3, routed)           0.215     3.287    control_merge0/tehb/control/dataReg[3]_i_2_n_0
    SLICE_X15Y161        LUT3 (Prop_lut3_I1_O)        0.050     3.337 r  control_merge0/tehb/control/dataReg[6]_i_4/O
                         net (fo=2, routed)           0.166     3.503    control_merge0/tehb/control/dataReg[6]_i_4_n_0
    SLICE_X13Y161        LUT6 (Prop_lut6_I0_O)        0.129     3.632 f  control_merge0/tehb/control/dataReg[5]_i_1__6/O
                         net (fo=2, routed)           0.351     3.983    buffer23/control/D[5]
    SLICE_X12Y161        LUT3 (Prop_lut3_I2_O)        0.043     4.026 f  buffer23/control/outs[5]_i_3__1/O
                         net (fo=3, routed)           0.318     4.344    buffer23/control/buffer23_outs[5]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.127     4.471 r  buffer23/control/out0_valid_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.471    cmpi2/S[1]
    SLICE_X12Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     4.648 r  cmpi2/out0_valid_INST_0_i_4/CO[3]
                         net (fo=53, routed)          0.408     5.056    fork17/control/generateBlocks[2].regblock/result[0]
    SLICE_X12Y162        LUT6 (Prop_lut6_I1_O)        0.043     5.099 r  fork17/control/generateBlocks[2].regblock/fullReg_i_6__0/O
                         net (fo=39, routed)          0.525     5.624    buffer15/control/p_1_in_3
    SLICE_X16Y170        LUT5 (Prop_lut5_I3_O)        0.043     5.667 r  buffer15/control/fullReg_i_68/O
                         net (fo=1, routed)           0.170     5.837    cmpi4/fullReg_i_25_0
    SLICE_X16Y169        LUT6 (Prop_lut6_I5_O)        0.043     5.880 r  cmpi4/fullReg_i_48/O
                         net (fo=1, routed)           0.369     6.249    cmpi4/fullReg_i_48_n_0
    SLICE_X10Y166        LUT6 (Prop_lut6_I5_O)        0.043     6.292 r  cmpi4/fullReg_i_25/O
                         net (fo=1, routed)           0.000     6.292    cmpi4/fullReg_i_25_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.465 r  cmpi4/fullReg_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.465    cmpi4/fullReg_reg_i_13_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.515 r  cmpi4/fullReg_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.515    cmpi4/fullReg_reg_i_7_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     6.622 r  cmpi4/fullReg_reg_i_3/CO[2]
                         net (fo=6, routed)           0.475     7.097    buffer80/fifo/result[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.131     7.228 r  buffer80/fifo/fullReg_i_6__7/O
                         net (fo=3, routed)           0.258     7.486    init12/control/buffer80_outs
    SLICE_X9Y162         LUT6 (Prop_lut6_I5_O)        0.132     7.618 f  init12/control/transmitValue_i_5__7/O
                         net (fo=1, routed)           0.269     7.887    init12/control/cond_br40_falseOut_valid
    SLICE_X10Y162        LUT5 (Prop_lut5_I3_O)        0.043     7.930 r  init12/control/transmitValue_i_3__28/O
                         net (fo=5, routed)           0.212     8.142    init12/control/fork31/control/blockStopArray[0]
    SLICE_X11Y161        LUT6 (Prop_lut6_I1_O)        0.043     8.185 f  init12/control/fullReg_i_8/O
                         net (fo=1, routed)           0.259     8.444    init12/control/mux24/ins_ready13_out
    SLICE_X10Y161        LUT6 (Prop_lut6_I0_O)        0.043     8.487 r  init12/control/fullReg_i_7__1/O
                         net (fo=1, routed)           0.315     8.801    fork32/control/generateBlocks[1].regblock/anyBlockStop_5
    SLICE_X10Y158        LUT6 (Prop_lut6_I3_O)        0.043     8.844 r  fork32/control/generateBlocks[1].regblock/fullReg_i_5__5/O
                         net (fo=1, routed)           0.352     9.197    fork32/control/generateBlocks[0].regblock/fullReg_i_2__9[0]
    SLICE_X18Y158        LUT6 (Prop_lut6_I3_O)        0.043     9.240 r  fork32/control/generateBlocks[0].regblock/fullReg_i_4__4/O
                         net (fo=1, routed)           0.313     9.553    fork22/control/generateBlocks[2].regblock/transmitValue_reg_7[0]
    SLICE_X20Y157        LUT6 (Prop_lut6_I0_O)        0.043     9.596 r  fork22/control/generateBlocks[2].regblock/fullReg_i_2__9/O
                         net (fo=6, routed)           0.304     9.900    fork21/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X19Y157        LUT5 (Prop_lut5_I3_O)        0.043     9.943 r  fork21/control/generateBlocks[0].regblock/dataReg[5]_i_1__3/O
                         net (fo=6, routed)           0.431    10.374    buffer41/dataReg_reg[0]_0[0]
    SLICE_X18Y162        FDRE                                         r  buffer41/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=1058, unset)         0.483    11.183    buffer41/clk
    SLICE_X18Y162        FDRE                                         r  buffer41/dataReg_reg[2]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X18Y162        FDRE (Setup_fdre_C_CE)      -0.169    10.978    buffer41/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  0.604    




