{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742574986597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742574986597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 13:36:26 2025 " "Processing started: Fri Mar 21 13:36:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742574986597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574986597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_exp5 -c circuito_exp5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_exp5 -c circuito_exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574986597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742574987156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742574987156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1_unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file s1_unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1_unidade_controle " "Found entity 1: S1_unidade_controle" {  } { { "S1_unidade_controle.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regPontos RegPontos S1_fluxo_dados.v(25) " "Verilog HDL Declaration information at S1_fluxo_dados.v(25): object \"regPontos\" differs only in case from object \"RegPontos\" in the same scope" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742574996041 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "S1_fluxo_dados.v(395) " "Verilog HDL warning at S1_fluxo_dados.v(395): extended using \"x\" or \"z\"" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742574996042 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "S1_fluxo_dados.v(399) " "Verilog HDL warning at S1_fluxo_dados.v(399): extended using \"x\" or \"z\"" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742574996042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1_fluxo_dados.v 10 10 " "Found 10 design units, including 10 entities, in source file s1_fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1_fluxo_dados " "Found entity 1: S1_fluxo_dados" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "2 registrador_7 " "Found entity 2: registrador_7" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "3 registrador_7_init " "Found entity 3: registrador_7_init" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "4 sync_rom_16x4_1 " "Found entity 4: sync_rom_16x4_1" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "5 sync_rom_16x4_2 " "Found entity 5: sync_rom_16x4_2" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "6 sync_ram_16x4 " "Found entity 6: sync_ram_16x4" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "7 comparador_85 " "Found entity 7: comparador_85" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "8 comparador_85_7 " "Found entity 8: comparador_85_7" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "9 contador_163 " "Found entity 9: contador_163" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "10 edge_detector " "Found entity 10: edge_detector" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_7 " "Found entity 1: mux2x1_7" {  } { { "mux2x1_7.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/mux2x1_7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/mux2x1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file estado7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 estado7seg " "Found entity 1: estado7seg" {  } { { "estado7seg.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/estado7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_pontos.v 1 1 " "Found 1 design units, including 1 entities, in source file display_pontos.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_pontos " "Found entity 1: display_pontos" {  } { { "display_pontos.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/display_pontos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor7seg " "Found entity 1: conversor7seg" {  } { { "conversor7seg.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/conversor7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/contador_m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_s1.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_S1 " "Found entity 1: circuito_S1" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_connector.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_connector.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_connection " "Found entity 1: arduino_connection" {  } { { "arduino_connector.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/arduino_connector.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_enderecoIgualMemoria circuito_S1.v(65) " "Verilog HDL Implicit Net warning at circuito_S1.v(65): created implicit net for \"s_enderecoIgualMemoria\"" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_S1 " "Elaborating entity \"circuito_S1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742574996125 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "db_memoria circuito_S1.v(18) " "Output port \"db_memoria\" at circuito_S1.v(18) has no driver" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742574996126 "|circuito_S1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "db_jogadafeita circuito_S1.v(20) " "Output port \"db_jogadafeita\" at circuito_S1.v(20) has no driver" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742574996127 "|circuito_S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1_fluxo_dados S1_fluxo_dados:FD " "Elaborating entity \"S1_fluxo_dados\" for hierarchy \"S1_fluxo_dados:FD\"" {  } { { "circuito_S1.v" "FD" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 S1_fluxo_dados.v(246) " "Verilog HDL assignment warning at S1_fluxo_dados.v(246): truncated value with size 8 to match size of target (7)" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742574996129 "|circuito_S1|S1_fluxo_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 S1_fluxo_dados:FD\|contador_163:ContLmt " "Elaborating entity \"contador_163\" for hierarchy \"S1_fluxo_dados:FD\|contador_163:ContLmt\"" {  } { { "S1_fluxo_dados.v" "ContLmt" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 S1_fluxo_dados:FD\|comparador_85:CompFim " "Elaborating entity \"comparador_85\" for hierarchy \"S1_fluxo_dados:FD\|comparador_85:CompFim\"" {  } { { "S1_fluxo_dados.v" "CompFim" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_7 S1_fluxo_dados:FD\|registrador_7:RegBotoes " "Elaborating entity \"registrador_7\" for hierarchy \"S1_fluxo_dados:FD\|registrador_7:RegBotoes\"" {  } { { "S1_fluxo_dados.v" "RegBotoes" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4_1 S1_fluxo_dados:FD\|sync_rom_16x4_1:memoria1 " "Elaborating entity \"sync_rom_16x4_1\" for hierarchy \"S1_fluxo_dados:FD\|sync_rom_16x4_1:memoria1\"" {  } { { "S1_fluxo_dados.v" "memoria1" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4_2 S1_fluxo_dados:FD\|sync_rom_16x4_2:memoria2 " "Elaborating entity \"sync_rom_16x4_2\" for hierarchy \"S1_fluxo_dados:FD\|sync_rom_16x4_2:memoria2\"" {  } { { "S1_fluxo_dados.v" "memoria2" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_7 S1_fluxo_dados:FD\|mux2x1_7:MUX_MEM " "Elaborating entity \"mux2x1_7\" for hierarchy \"S1_fluxo_dados:FD\|mux2x1_7:MUX_MEM\"" {  } { { "S1_fluxo_dados.v" "MUX_MEM" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85_7 S1_fluxo_dados:FD\|comparador_85_7:CompJog " "Elaborating entity \"comparador_85_7\" for hierarchy \"S1_fluxo_dados:FD\|comparador_85_7:CompJog\"" {  } { { "S1_fluxo_dados.v" "CompJog" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector S1_fluxo_dados:FD\|edge_detector:detector_borda " "Elaborating entity \"edge_detector\" for hierarchy \"S1_fluxo_dados:FD\|edge_detector:detector_borda\"" {  } { { "S1_fluxo_dados.v" "detector_borda" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m S1_fluxo_dados:FD\|contador_m:contador_5000 " "Elaborating entity \"contador_m\" for hierarchy \"S1_fluxo_dados:FD\|contador_m:contador_5000\"" {  } { { "S1_fluxo_dados.v" "contador_5000" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m S1_fluxo_dados:FD\|contador_m:contador_500 " "Elaborating entity \"contador_m\" for hierarchy \"S1_fluxo_dados:FD\|contador_m:contador_500\"" {  } { { "S1_fluxo_dados.v" "contador_500" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ram_16x4 S1_fluxo_dados:FD\|sync_ram_16x4:MemErro " "Elaborating entity \"sync_ram_16x4\" for hierarchy \"S1_fluxo_dados:FD\|sync_ram_16x4:MemErro\"" {  } { { "S1_fluxo_dados.v" "MemErro" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_7_init S1_fluxo_dados:FD\|registrador_7_init:RegPontos " "Elaborating entity \"registrador_7_init\" for hierarchy \"S1_fluxo_dados:FD\|registrador_7_init:RegPontos\"" {  } { { "S1_fluxo_dados.v" "RegPontos" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_connection S1_fluxo_dados:FD\|arduino_connection:Arduino_Play " "Elaborating entity \"arduino_connection\" for hierarchy \"S1_fluxo_dados:FD\|arduino_connection:Arduino_Play\"" {  } { { "S1_fluxo_dados.v" "Arduino_Play" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1_unidade_controle S1_unidade_controle:UC " "Elaborating entity \"S1_unidade_controle\" for hierarchy \"S1_unidade_controle:UC\"" {  } { { "circuito_S1.v" "UC" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX0 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX0\"" {  } { { "circuito_S1.v" "HEX0" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estado7seg estado7seg:HEX5 " "Elaborating entity \"estado7seg\" for hierarchy \"estado7seg:HEX5\"" {  } { { "circuito_S1.v" "HEX5" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor7seg conversor7seg:convPontos " "Elaborating entity \"conversor7seg\" for hierarchy \"conversor7seg:convPontos\"" {  } { { "circuito_S1.v" "convPontos" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m conversor7seg:convPontos\|contador_m:contador_ordem " "Elaborating entity \"contador_m\" for hierarchy \"conversor7seg:convPontos\|contador_m:contador_ordem\"" {  } { { "conversor7seg.v" "contador_ordem" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/conversor7seg.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd conversor7seg:convPontos\|bin2bcd:conversor " "Elaborating entity \"bin2bcd\" for hierarchy \"conversor7seg:convPontos\|bin2bcd:conversor\"" {  } { { "conversor7seg.v" "conversor" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/conversor7seg.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(8) " "Verilog HDL assignment warning at bin2bcd.v(8): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/bin2bcd.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742574996153 "|circuito_S1|conversor7seg:convPontos|bin2bcd:conversor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(9) " "Verilog HDL assignment warning at bin2bcd.v(9): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/bin2bcd.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742574996153 "|circuito_S1|conversor7seg:convPontos|bin2bcd:conversor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(10) " "Verilog HDL assignment warning at bin2bcd.v(10): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/bin2bcd.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742574996153 "|circuito_S1|conversor7seg:convPontos|bin2bcd:conversor"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742574996676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[0\] GND " "Pin \"db_memoria\[0\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[1\] GND " "Pin \"db_memoria\[1\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[2\] GND " "Pin \"db_memoria\[2\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[3\] GND " "Pin \"db_memoria\[3\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[4\] GND " "Pin \"db_memoria\[4\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[5\] GND " "Pin \"db_memoria\[5\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[6\] GND " "Pin \"db_memoria\[6\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[0\] GND " "Pin \"db_jogadafeita\[0\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[1\] GND " "Pin \"db_jogadafeita\[1\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[2\] GND " "Pin \"db_jogadafeita\[2\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[3\] GND " "Pin \"db_jogadafeita\[3\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[4\] GND " "Pin \"db_jogadafeita\[4\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[5\] GND " "Pin \"db_jogadafeita\[5\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[6\] GND " "Pin \"db_jogadafeita\[6\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] VCC " "Pin \"display\[0\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] VCC " "Pin \"display\[1\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] VCC " "Pin \"display\[2\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] VCC " "Pin \"display\[4\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] VCC " "Pin \"display\[5\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] VCC " "Pin \"display\[6\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[7\] GND " "Pin \"display\[7\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742574996754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742574996832 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742574997057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/output_files/circuito_exp5.map.smsg " "Generated suppressed messages file C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/output_files/circuito_exp5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574997098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742574997329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574997329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memoria " "No output dependent on input pin \"memoria\"" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742574997414 "|circuito_S1|memoria"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742574997414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742574997416 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742574997416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742574997416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742574997416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742574997454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 13:36:37 2025 " "Processing ended: Fri Mar 21 13:36:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742574997454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742574997454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742574997454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574997454 ""}
