// Seed: 2910196117
module module_0 (
    input wire id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    output wand id_7
);
  logic [1 : 1] id_9;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7
);
  assign id_3 = id_4;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_5,
      id_5,
      id_3,
      id_1
  );
  wire id_10;
endmodule
