aag 2043 179 241 1 1623
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 903
364 911
366 919
368 927
370 935
372 943
374 951
376 959
378 971
380 979
382 987
384 995
386 1003
388 1011
390 1019
392 1027
394 1035
396 1043
398 1051
400 1059
402 1067
404 1075
406 1083
408 1091
410 1099
412 1107
414 1115
416 1123
418 1131
420 1139
422 1147
424 1155
426 1163
428 1171
430 1179
432 1187
434 1195
436 1203
438 1211
440 1219
442 1227
444 1235
446 1243
448 1251
450 1259
452 1267
454 1275
456 1283
458 1307
460 1315
462 1323
464 1331
466 1339
468 1347
470 1355
472 1363
474 1371
476 1379
478 1387
480 1395
482 1403
484 1411
486 1419
488 1427
490 1435
492 1443
494 1451
496 1459
498 1467
500 1475
502 1483
504 1491
506 1577
508 1597
510 1604
512 1619
514 1627
516 1635
518 1643
520 1651
522 1659
524 1667
526 1675
528 1683
530 1691
532 1699
534 1707
536 1715
538 1723
540 1731
542 1739
544 1747
546 1755
548 1763
550 1771
552 1779
554 1787
556 1795
558 1803
560 1829
562 1839
564 1849
566 1859
568 1869
570 1879
572 1889
574 1899
576 30
578 18
580 1925
582 1935
584 1945
586 1955
588 1965
590 1975
592 1985
594 1995
596 2251
598 2263
600 2269
602 2275
604 2281
606 2287
608 2293
610 2299
612 2305
614 2311
616 2319
618 2327
620 2335
622 2343
624 2351
626 2359
628 2367
630 2375
632 3417
634 3437
636 3447
638 3455
640 3461
642 3467
644 3473
646 3479
648 3485
650 3491
652 3497
654 3503
656 3509
658 3515
660 3521
662 3527
664 3533
666 3539
668 3545
670 3551
672 3557
674 3563
676 3569
678 3575
680 3581
682 3587
684 3593
686 3599
688 3605
690 3611
692 3617
694 3623
696 3629
698 3635
700 3641
702 3647
704 3653
706 3659
708 3665
710 3671
712 3677
714 3683
716 3689
718 3695
720 3701
722 3707
724 3713
726 3719
728 3725
730 3731
732 3737
734 3743
736 24
738 3746
740 3754
742 3762
744 3770
746 3791
748 3797
750 3803
752 3809
754 3815
756 3821
758 3827
760 3833
762 3839
764 3845
766 3851
768 3857
770 3863
772 3869
774 3875
776 3881
778 3901
780 3907
782 3913
784 3919
786 3925
788 3931
790 3937
792 3943
794 3949
796 3955
798 3961
800 3967
802 3973
804 3979
806 3985
808 3991
810 3997
812 4003
814 4009
816 4015
818 4021
820 4027
822 4033
824 4039
826 4045
828 4051
830 4057
832 4063
834 4069
836 4075
838 4081
840 4087
857
842 742 360
844 740 360
846 845 843
848 744 360
850 848 847
852 339 337
854 853 340
856 855 851
858 337 335
860 858 339
862 860 341
864 247 245
866 864 249
868 866 250
870 868 253
872 870 255
874 872 257
876 874 259
878 876 862
880 4 3
882 880 7
884 882 9
886 884 11
888 886 13
890 888 15
892 890 17
894 892 878
896 894 18
898 362 360
900 898 895
902 901 897
904 894 20
906 364 360
908 906 895
910 909 905
912 894 22
914 366 360
916 914 895
918 917 913
920 894 24
922 368 360
924 922 895
926 925 921
928 894 26
930 370 360
932 930 895
934 933 929
936 894 28
938 372 360
940 938 895
942 941 937
944 894 30
946 374 360
948 946 895
950 949 945
952 894 32
954 376 360
956 954 895
958 957 953
960 858 338
962 960 341
964 962 178
966 378 360
968 966 963
970 969 965
972 962 180
974 380 360
976 974 963
978 977 973
980 962 182
982 382 360
984 982 963
986 985 981
988 962 184
990 384 360
992 990 963
994 993 989
996 962 186
998 386 360
1000 998 963
1002 1001 997
1004 962 188
1006 388 360
1008 1006 963
1010 1009 1005
1012 962 190
1014 390 360
1016 1014 963
1018 1017 1013
1020 962 192
1022 392 360
1024 1022 963
1026 1025 1021
1028 962 34
1030 394 360
1032 1030 963
1034 1033 1029
1036 962 36
1038 396 360
1040 1038 963
1042 1041 1037
1044 962 38
1046 398 360
1048 1046 963
1050 1049 1045
1052 962 40
1054 400 360
1056 1054 963
1058 1057 1053
1060 962 42
1062 402 360
1064 1062 963
1066 1065 1061
1068 962 44
1070 404 360
1072 1070 963
1074 1073 1069
1076 962 46
1078 406 360
1080 1078 963
1082 1081 1077
1084 962 48
1086 408 360
1088 1086 963
1090 1089 1085
1092 962 50
1094 410 360
1096 1094 963
1098 1097 1093
1100 962 52
1102 412 360
1104 1102 963
1106 1105 1101
1108 962 54
1110 414 360
1112 1110 963
1114 1113 1109
1116 962 56
1118 416 360
1120 1118 963
1122 1121 1117
1124 962 58
1126 418 360
1128 1126 963
1130 1129 1125
1132 962 60
1134 420 360
1136 1134 963
1138 1137 1133
1140 962 62
1142 422 360
1144 1142 963
1146 1145 1141
1148 962 64
1150 424 360
1152 1150 963
1154 1153 1149
1156 962 66
1158 426 360
1160 1158 963
1162 1161 1157
1164 962 68
1166 428 360
1168 1166 963
1170 1169 1165
1172 962 70
1174 430 360
1176 1174 963
1178 1177 1173
1180 962 72
1182 432 360
1184 1182 963
1186 1185 1181
1188 962 74
1190 434 360
1192 1190 963
1194 1193 1189
1196 962 76
1198 436 360
1200 1198 963
1202 1201 1197
1204 962 78
1206 438 360
1208 1206 963
1210 1209 1205
1212 962 80
1214 440 360
1216 1214 963
1218 1217 1213
1220 962 82
1222 442 360
1224 1222 963
1226 1225 1221
1228 962 84
1230 444 360
1232 1230 963
1234 1233 1229
1236 962 86
1238 446 360
1240 1238 963
1242 1241 1237
1244 962 88
1246 448 360
1248 1246 963
1250 1249 1245
1252 962 90
1254 450 360
1256 1254 963
1258 1257 1253
1260 962 92
1262 452 360
1264 1262 963
1266 1265 1261
1268 962 94
1270 454 360
1272 1270 963
1274 1273 1269
1276 962 96
1278 456 360
1280 1278 963
1282 1281 1277
1284 5 2
1286 1284 7
1288 1286 9
1290 1288 11
1292 1290 13
1294 1292 15
1296 1294 17
1298 1296 878
1300 1298 18
1302 458 360
1304 1302 1299
1306 1305 1301
1308 1298 20
1310 460 360
1312 1310 1299
1314 1313 1309
1316 1298 22
1318 462 360
1320 1318 1299
1322 1321 1317
1324 1298 24
1326 464 360
1328 1326 1299
1330 1329 1325
1332 1298 26
1334 466 360
1336 1334 1299
1338 1337 1333
1340 1298 28
1342 468 360
1344 1342 1299
1346 1345 1341
1348 1298 30
1350 470 360
1352 1350 1299
1354 1353 1349
1356 1298 32
1358 472 360
1360 1358 1299
1362 1361 1357
1364 962 282
1366 474 360
1368 1366 963
1370 1369 1365
1372 962 284
1374 476 360
1376 1374 963
1378 1377 1373
1380 962 286
1382 478 360
1384 1382 963
1386 1385 1381
1388 962 288
1390 480 360
1392 1390 963
1394 1393 1389
1396 962 290
1398 482 360
1400 1398 963
1402 1401 1397
1404 962 292
1406 484 360
1408 1406 963
1410 1409 1405
1412 962 294
1414 486 360
1416 1414 963
1418 1417 1413
1420 962 296
1422 488 360
1424 1422 963
1426 1425 1421
1428 962 194
1430 490 360
1432 1430 963
1434 1433 1429
1436 962 196
1438 492 360
1440 1438 963
1442 1441 1437
1444 962 198
1446 494 360
1448 1446 963
1450 1449 1445
1452 962 200
1454 496 360
1456 1454 963
1458 1457 1453
1460 962 202
1462 498 360
1464 1462 963
1466 1465 1461
1468 962 204
1470 500 360
1472 1470 963
1474 1473 1469
1476 962 206
1478 502 360
1480 1478 963
1482 1481 1477
1484 962 208
1486 504 360
1488 1486 963
1490 1489 1485
1492 337 334
1494 1492 339
1496 1494 340
1498 510 360
1500 506 360
1502 508 360
1504 1503 1501
1506 1504 1499
1508 1506 1496
1510 1310 1303
1512 1510 1319
1514 1512 1327
1516 1514 1335
1518 1516 1343
1520 1518 1351
1522 1520 1359
1524 1522 1508
1526 1310 1302
1528 1526 1319
1530 1528 1327
1532 1530 1335
1534 1532 1343
1536 1534 1351
1538 1536 1359
1540 1538 1508
1542 1503 1500
1544 1542 1499
1546 1544 1496
1548 1546 332
1550 1502 1500
1552 1550 1499
1554 1496 260
1556 1554 1552
1558 1557 1549
1560 1558 1541
1562 1560 1500
1564 931 923
1566 1564 939
1568 1566 946
1570 1540 955
1572 1570 1568
1574 1573 1563
1576 1574 1525
1578 1520 1358
1580 1578 1508
1582 1502 1501
1584 1582 1499
1586 1584 342
1588 1586 1496
1590 1589 1502
1592 1590 1560
1594 1593 1573
1596 1594 1581
1598 1554 1504
1600 1599 1498
1602 1601 1541
1604 1603 1573
1606 336 335
1608 1606 339
1610 1608 341
1612 1610 298
1614 512 360
1616 1614 1611
1618 1617 1613
1620 1610 300
1622 514 360
1624 1622 1611
1626 1625 1621
1628 1610 302
1630 516 360
1632 1630 1611
1634 1633 1629
1636 1610 304
1638 518 360
1640 1638 1611
1642 1641 1637
1644 1610 306
1646 520 360
1648 1646 1611
1650 1649 1645
1652 1610 308
1654 522 360
1656 1654 1611
1658 1657 1653
1660 1610 310
1662 524 360
1664 1662 1611
1666 1665 1661
1668 1610 312
1670 526 360
1672 1670 1611
1674 1673 1669
1676 1610 314
1678 528 360
1680 1678 1611
1682 1681 1677
1684 1610 316
1686 530 360
1688 1686 1611
1690 1689 1685
1692 1610 318
1694 532 360
1696 1694 1611
1698 1697 1693
1700 1610 320
1702 534 360
1704 1702 1611
1706 1705 1701
1708 1610 322
1710 536 360
1712 1710 1611
1714 1713 1709
1716 1610 324
1718 538 360
1720 1718 1611
1722 1721 1717
1724 1610 326
1726 540 360
1728 1726 1611
1730 1729 1725
1732 1610 328
1734 542 360
1736 1734 1611
1738 1737 1733
1740 962 228
1742 544 360
1744 1742 963
1746 1745 1741
1748 962 230
1750 546 360
1752 1750 963
1754 1753 1749
1756 962 232
1758 548 360
1760 1758 963
1762 1761 1757
1764 962 234
1766 550 360
1768 1766 963
1770 1769 1765
1772 962 236
1774 552 360
1776 1774 963
1778 1777 1773
1780 962 238
1782 554 360
1784 1782 963
1786 1785 1781
1788 962 240
1790 556 360
1792 1790 963
1794 1793 1789
1796 962 242
1798 558 360
1800 1798 963
1802 1801 1797
1804 4 2
1806 1804 7
1808 1806 9
1810 1808 11
1812 1810 13
1814 1812 15
1816 1814 17
1818 1816 878
1820 810 360
1822 1820 1818
1824 560 360
1826 1824 1819
1828 1827 1823
1830 812 360
1832 1830 1818
1834 562 360
1836 1834 1819
1838 1837 1833
1840 814 360
1842 1840 1818
1844 564 360
1846 1844 1819
1848 1847 1843
1850 816 360
1852 1850 1818
1854 566 360
1856 1854 1819
1858 1857 1853
1860 818 360
1862 1860 1818
1864 568 360
1866 1864 1819
1868 1867 1863
1870 820 360
1872 1870 1818
1874 570 360
1876 1874 1819
1878 1877 1873
1880 822 360
1882 1880 1818
1884 572 360
1886 1884 1819
1888 1887 1883
1890 824 360
1892 1890 1818
1894 574 360
1896 1894 1819
1898 1897 1893
1900 5 3
1902 1900 6
1904 1902 9
1906 1904 11
1908 1906 13
1910 1908 15
1912 1910 17
1914 1912 878
1916 826 360
1918 1916 1914
1920 580 360
1922 1920 1915
1924 1923 1919
1926 828 360
1928 1926 1914
1930 582 360
1932 1930 1915
1934 1933 1929
1936 830 360
1938 1936 1914
1940 584 360
1942 1940 1915
1944 1943 1939
1946 832 360
1948 1946 1914
1950 586 360
1952 1950 1915
1954 1953 1949
1956 834 360
1958 1956 1914
1960 588 360
1962 1960 1915
1964 1963 1959
1966 836 360
1968 1966 1914
1970 590 360
1972 1970 1915
1974 1973 1969
1976 838 360
1978 1976 1914
1980 592 360
1982 1980 1915
1984 1983 1979
1986 840 360
1988 1986 1914
1990 594 360
1992 1990 1915
1994 1993 1989
1996 246 245
1998 1996 249
2000 1998 251
2002 2000 253
2004 2002 255
2006 2004 257
2008 2006 259
2010 2008 862
2012 1900 7
2014 2012 9
2016 2014 11
2018 2016 13
2020 2018 15
2022 2020 17
2024 2022 2010
2026 578 360
2028 2027 18
2030 596 360
2032 2030 2029
2034 2032 2024
2036 598 360
2038 2036 2030
2040 2038 330
2042 2041 2030
2044 2036 2031
2046 1670 955
2048 1671 954
2050 2049 2047
2052 1662 947
2054 1663 946
2056 2055 2053
2058 1654 939
2060 1655 938
2062 2061 2059
2064 1646 931
2066 1647 930
2068 2067 2065
2070 1638 923
2072 1639 922
2074 2073 2071
2076 1630 915
2078 1631 914
2080 2079 2077
2082 1614 899
2084 1615 898
2086 2085 2083
2088 1622 907
2090 1623 906
2092 2091 2089
2094 2092 2086
2096 2094 2080
2098 2096 2074
2100 2098 2068
2102 2100 2062
2104 2102 2056
2106 2104 2050
2108 754 360
2110 748 360
2112 736 360
2114 760 360
2116 758 360
2118 2117 2115
2120 2118 2113
2122 756 360
2124 752 360
2126 2125 2122
2128 750 360
2130 746 360
2132 2130 2128
2134 2132 2126
2136 2134 2120
2138 2116 2114
2140 2138 2112
2142 2124 2123
2144 2131 2129
2146 2144 2142
2148 2146 2140
2150 2149 2137
2152 2151 2111
2154 2152 2109
2156 2154 2106
2158 614 360
2160 2159 1734
2162 2158 1735
2164 2163 2161
2166 612 360
2168 2167 1726
2170 2166 1727
2172 2171 2169
2174 610 360
2176 2175 1718
2178 2174 1719
2180 2179 2177
2182 608 360
2184 2183 1710
2186 2182 1711
2188 2187 2185
2190 606 360
2192 2191 1702
2194 2190 1703
2196 2195 2193
2198 604 360
2200 2199 1694
2202 2198 1695
2204 2203 2201
2206 600 360
2208 2207 1678
2210 2206 1679
2212 2211 2209
2214 602 360
2216 2215 1686
2218 2214 1687
2220 2219 2217
2222 2220 2212
2224 2222 2204
2226 2224 2196
2228 2226 2188
2230 2228 2180
2232 2230 2172
2234 2232 2164
2236 2234 2156
2238 576 360
2240 2238 2236
2242 2240 226
2244 2242 2044
2246 2245 2043
2248 2247 2025
2250 2249 2035
2252 2037 2029
2254 2253 2024
2256 2041 2038
2258 2257 2045
2260 2259 2025
2262 2261 2255
2264 898 894
2266 2206 895
2268 2267 2265
2270 906 894
2272 2214 895
2274 2273 2271
2276 914 894
2278 2198 895
2280 2279 2277
2282 922 894
2284 2190 895
2286 2285 2283
2288 930 894
2290 2182 895
2292 2291 2289
2294 938 894
2296 2174 895
2298 2297 2295
2300 946 894
2302 2166 895
2304 2303 2301
2306 954 894
2308 2158 895
2310 2309 2307
2312 962 344
2314 616 360
2316 2314 963
2318 2317 2313
2320 962 346
2322 618 360
2324 2322 963
2326 2325 2321
2328 962 348
2330 620 360
2332 2330 963
2334 2333 2329
2336 962 350
2338 622 360
2340 2338 963
2342 2341 2337
2344 962 352
2346 624 360
2348 2346 963
2350 2349 2345
2352 962 354
2354 626 360
2356 2354 963
2358 2357 2353
2360 962 356
2362 628 360
2364 2362 963
2366 2365 2361
2368 962 358
2370 630 360
2372 2370 963
2374 2373 2369
2376 638 360
2378 636 360
2380 632 360
2382 634 360
2384 2383 2381
2386 2384 2379
2388 2386 2377
2390 336 334
2392 2390 339
2394 2392 341
2396 2394 2388
2398 2382 2380
2400 2398 2379
2402 2400 2377
2404 2402 962
2406 2404 281
2408 2384 2378
2410 2408 2377
2412 2410 2040
2414 1890 1487
2416 1891 1486
2418 2417 2415
2420 1880 1479
2422 1881 1478
2424 2423 2421
2426 1870 1471
2428 1871 1470
2430 2429 2427
2432 1860 1463
2434 1861 1462
2436 2435 2433
2438 1850 1455
2440 1851 1454
2442 2441 2439
2444 1840 1447
2446 1841 1446
2448 2447 2445
2450 1820 1431
2452 1821 1430
2454 2453 2451
2456 1830 1439
2458 1831 1438
2460 2459 2457
2462 2460 2454
2464 2462 2448
2466 2464 2442
2468 2466 2436
2470 2468 2430
2472 2470 2424
2474 2472 2418
2476 776 360
2478 2477 1894
2480 2476 1895
2482 2481 2479
2484 774 360
2486 2485 1884
2488 2484 1885
2490 2489 2487
2492 772 360
2494 2493 1874
2496 2492 1875
2498 2497 2495
2500 770 360
2502 2501 1864
2504 2500 1865
2506 2505 2503
2508 768 360
2510 2509 1854
2512 2508 1855
2514 2513 2511
2516 766 360
2518 2517 1844
2520 2516 1845
2522 2521 2519
2524 762 360
2526 2525 1824
2528 2524 1825
2530 2529 2527
2532 764 360
2534 2533 1834
2536 2532 1835
2538 2537 2535
2540 2538 2530
2542 2540 2522
2544 2542 2514
2546 2544 2506
2548 2546 2498
2550 2548 2490
2552 2550 2482
2554 2552 2474
2556 2371 1986
2558 2370 1987
2560 2559 2557
2562 2363 1976
2564 2362 1977
2566 2565 2563
2568 2355 1966
2570 2354 1967
2572 2571 2569
2574 2347 1956
2576 2346 1957
2578 2577 2575
2580 2339 1946
2582 2338 1947
2584 2583 2581
2586 2331 1936
2588 2330 1937
2590 2589 2587
2592 2315 1916
2594 2314 1917
2596 2595 2593
2598 2323 1926
2600 2322 1927
2602 2601 2599
2604 2602 2596
2606 2604 2590
2608 2606 2584
2610 2608 2578
2612 2610 2572
2614 2612 2566
2616 2614 2560
2618 2616 2554
2620 1990 1023
2622 1991 1022
2624 2623 2621
2626 1980 1015
2628 1981 1014
2630 2629 2627
2632 1970 1007
2634 1971 1006
2636 2635 2633
2638 1960 999
2640 1961 998
2642 2641 2639
2644 1950 991
2646 1951 990
2648 2647 2645
2650 1940 983
2652 1941 982
2654 2653 2651
2656 1920 967
2658 1921 966
2660 2659 2657
2662 1930 975
2664 1931 974
2666 2665 2663
2668 2666 2660
2670 2668 2654
2672 2670 2648
2674 2672 2642
2676 2674 2636
2678 2676 2630
2680 2678 2624
2682 2680 2618
2684 792 360
2686 734 360
2688 2687 2684
2690 2686 2685
2692 2691 2689
2694 790 360
2696 732 360
2698 2697 2694
2700 2696 2695
2702 2701 2699
2704 788 360
2706 730 360
2708 2707 2704
2710 2706 2705
2712 2711 2709
2714 786 360
2716 728 360
2718 2717 2714
2720 2716 2715
2722 2721 2719
2724 784 360
2726 726 360
2728 2727 2724
2730 2726 2725
2732 2731 2729
2734 782 360
2736 724 360
2738 2737 2734
2740 2736 2735
2742 2741 2739
2744 778 360
2746 720 360
2748 2747 2744
2750 2746 2745
2752 2751 2749
2754 780 360
2756 722 360
2758 2757 2754
2760 2756 2755
2762 2761 2759
2764 2762 2752
2766 2764 2742
2768 2766 2732
2770 2768 2722
2772 2770 2712
2774 2772 2702
2776 2774 2692
2778 2776 2682
2780 808 360
2782 2780 1799
2784 2781 1798
2786 2785 2783
2788 806 360
2790 2788 1791
2792 2789 1790
2794 2793 2791
2796 804 360
2798 2796 1783
2800 2797 1782
2802 2801 2799
2804 802 360
2806 2804 1775
2808 2805 1774
2810 2809 2807
2812 800 360
2814 2812 1767
2816 2813 1766
2818 2817 2815
2820 798 360
2822 2820 1759
2824 2821 1758
2826 2825 2823
2828 794 360
2830 2828 1743
2832 2829 1742
2834 2833 2831
2836 796 360
2838 2836 1751
2840 2837 1750
2842 2841 2839
2844 2842 2834
2846 2844 2826
2848 2846 2818
2850 2848 2810
2852 2850 2802
2854 2852 2794
2856 2854 2786
2858 2856 2778
2860 1423 954
2862 1422 955
2864 2863 2861
2866 1415 946
2868 1414 947
2870 2869 2867
2872 1407 938
2874 1406 939
2876 2875 2873
2878 1399 930
2880 1398 931
2882 2881 2879
2884 1391 922
2886 1390 923
2888 2887 2885
2890 1383 914
2892 1382 915
2894 2893 2891
2896 1367 898
2898 1366 899
2900 2899 2897
2902 1375 906
2904 1374 907
2906 2905 2903
2908 2906 2900
2910 2908 2894
2912 2910 2888
2914 2912 2882
2916 2914 2876
2918 2916 2870
2920 2918 2864
2922 2920 2858
2924 718 360
2926 2925 2158
2928 2924 2159
2930 2929 2927
2932 716 360
2934 2933 2166
2936 2932 2167
2938 2937 2935
2940 714 360
2942 2941 2174
2944 2940 2175
2946 2945 2943
2948 712 360
2950 2949 2182
2952 2948 2183
2954 2953 2951
2956 710 360
2958 2957 2190
2960 2956 2191
2962 2961 2959
2964 708 360
2966 2965 2198
2968 2964 2199
2970 2969 2967
2972 704 360
2974 2973 2206
2976 2972 2207
2978 2977 2975
2980 706 360
2982 2981 2214
2984 2980 2215
2986 2985 2983
2988 2986 2978
2990 2988 2970
2992 2990 2962
2994 2992 2954
2996 2994 2946
2998 2996 2938
3000 2998 2930
3002 3000 2922
3004 702 360
3006 3004 1279
3008 3005 1278
3010 3009 3007
3012 700 360
3014 3012 1271
3016 3013 1270
3018 3017 3015
3020 698 360
3022 3020 1263
3024 3021 1262
3026 3025 3023
3028 696 360
3030 3028 1255
3032 3029 1254
3034 3033 3031
3036 694 360
3038 3036 1247
3040 3037 1246
3042 3041 3039
3044 692 360
3046 3044 1239
3048 3045 1238
3050 3049 3047
3052 690 360
3054 3052 1231
3056 3053 1230
3058 3057 3055
3060 688 360
3062 3060 1223
3064 3061 1222
3066 3065 3063
3068 686 360
3070 3068 1215
3072 3069 1214
3074 3073 3071
3076 684 360
3078 3076 1207
3080 3077 1206
3082 3081 3079
3084 682 360
3086 3084 1199
3088 3085 1198
3090 3089 3087
3092 680 360
3094 3092 1191
3096 3093 1190
3098 3097 3095
3100 678 360
3102 3100 1183
3104 3101 1182
3106 3105 3103
3108 676 360
3110 3108 1175
3112 3109 1174
3114 3113 3111
3116 674 360
3118 3116 1167
3120 3117 1166
3122 3121 3119
3124 672 360
3126 3124 1159
3128 3125 1158
3130 3129 3127
3132 670 360
3134 3132 1151
3136 3133 1150
3138 3137 3135
3140 668 360
3142 3140 1143
3144 3141 1142
3146 3145 3143
3148 666 360
3150 3148 1135
3152 3149 1134
3154 3153 3151
3156 664 360
3158 3156 1127
3160 3157 1126
3162 3161 3159
3164 662 360
3166 3164 1119
3168 3165 1118
3170 3169 3167
3172 660 360
3174 3172 1111
3176 3173 1110
3178 3177 3175
3180 658 360
3182 3180 1103
3184 3181 1102
3186 3185 3183
3188 656 360
3190 3188 1095
3192 3189 1094
3194 3193 3191
3196 654 360
3198 3196 1087
3200 3197 1086
3202 3201 3199
3204 652 360
3206 3204 1079
3208 3205 1078
3210 3209 3207
3212 650 360
3214 3212 1071
3216 3213 1070
3218 3217 3215
3220 648 360
3222 3220 1063
3224 3221 1062
3226 3225 3223
3228 646 360
3230 3228 1055
3232 3229 1054
3234 3233 3231
3236 644 360
3238 3236 1047
3240 3237 1046
3242 3241 3239
3244 640 360
3246 3244 1031
3248 3245 1030
3250 3249 3247
3252 642 360
3254 3252 1039
3256 3253 1038
3258 3257 3255
3260 3258 3250
3262 3260 3242
3264 3262 3234
3266 3264 3226
3268 3266 3218
3270 3268 3210
3272 3270 3202
3274 3272 3194
3276 3274 3186
3278 3276 3178
3280 3278 3170
3282 3280 3162
3284 3282 3154
3286 3284 3146
3288 3286 3138
3290 3288 3130
3292 3290 3122
3294 3292 3114
3296 3294 3106
3298 3296 3098
3300 3298 3090
3302 3300 3082
3304 3302 3074
3306 3304 3066
3308 3306 3058
3310 3308 3050
3312 3310 3042
3314 3312 3034
3316 3314 3026
3318 3316 3018
3320 3318 3010
3322 3320 3002
3324 3322 2113
3326 3325 2412
3328 3326 1496
3330 2412 263
3332 3330 1496
3334 2383 2380
3336 3334 2378
3338 3336 2377
3340 3338 2040
3342 3322 2112
3344 3343 3340
3346 3344 1496
3348 3340 262
3350 3348 1496
3352 2382 2381
3354 3352 2378
3356 3354 2377
3358 1492 338
3360 3358 341
3362 3360 3356
3364 2398 2378
3366 3364 2377
3368 1606 338
3370 3368 341
3372 3370 3366
3374 2386 2376
3376 2390 338
3378 3376 341
3380 3378 3374
3382 3381 3373
3384 3382 3363
3386 3384 2381
3388 3387 3351
3390 3388 3347
3392 3391 3333
3394 3393 3329
3396 3394 2407
3398 3352 2379
3400 3398 2377
3402 3400 1498
3404 3402 1598
3406 3405 3397
3408 3334 2379
3410 3408 2377
3412 3410 1588
3414 3413 3407
3416 3415 2397
3418 3408 2376
3420 860 340
3422 3420 3418
3424 3423 2383
3426 3424 3384
3428 3426 3347
3430 2412 1496
3432 3431 3428
3434 3433 2405
3436 3435 3413
3438 3384 2378
3440 3340 1496
3442 3441 3438
3444 3442 3329
3446 3445 2405
3448 3423 2376
3450 3448 3384
3452 3451 3441
3454 3452 3329
3456 1610 114
3458 3244 1611
3460 3459 3457
3462 1610 116
3464 3252 1611
3466 3465 3463
3468 1610 118
3470 3236 1611
3472 3471 3469
3474 1610 120
3476 3228 1611
3478 3477 3475
3480 1610 122
3482 3220 1611
3484 3483 3481
3486 1610 124
3488 3212 1611
3490 3489 3487
3492 1610 126
3494 3204 1611
3496 3495 3493
3498 1610 128
3500 3196 1611
3502 3501 3499
3504 1610 130
3506 3188 1611
3508 3507 3505
3510 1610 132
3512 3180 1611
3514 3513 3511
3516 1610 134
3518 3172 1611
3520 3519 3517
3522 1610 136
3524 3164 1611
3526 3525 3523
3528 1610 138
3530 3156 1611
3532 3531 3529
3534 1610 140
3536 3148 1611
3538 3537 3535
3540 1610 142
3542 3140 1611
3544 3543 3541
3546 1610 144
3548 3132 1611
3550 3549 3547
3552 1610 146
3554 3124 1611
3556 3555 3553
3558 1610 148
3560 3116 1611
3562 3561 3559
3564 1610 150
3566 3108 1611
3568 3567 3565
3570 1610 152
3572 3100 1611
3574 3573 3571
3576 1610 154
3578 3092 1611
3580 3579 3577
3582 1610 156
3584 3084 1611
3586 3585 3583
3588 1610 158
3590 3076 1611
3592 3591 3589
3594 1610 160
3596 3068 1611
3598 3597 3595
3600 1610 162
3602 3060 1611
3604 3603 3601
3606 1610 164
3608 3052 1611
3610 3609 3607
3612 1610 166
3614 3044 1611
3616 3615 3613
3618 1610 168
3620 3036 1611
3622 3621 3619
3624 1610 170
3626 3028 1611
3628 3627 3625
3630 1610 172
3632 3020 1611
3634 3633 3631
3636 1610 174
3638 3012 1611
3640 3639 3637
3642 1610 176
3644 3004 1611
3646 3645 3643
3648 962 264
3650 2972 963
3652 3651 3649
3654 962 266
3656 2980 963
3658 3657 3655
3660 962 268
3662 2964 963
3664 3663 3661
3666 962 270
3668 2956 963
3670 3669 3667
3672 962 272
3674 2948 963
3676 3675 3673
3678 962 274
3680 2940 963
3682 3681 3679
3684 962 276
3686 2932 963
3688 3687 3685
3690 962 278
3692 2924 963
3694 3693 3691
3696 962 210
3698 2746 963
3700 3699 3697
3702 962 212
3704 2756 963
3706 3705 3703
3708 962 214
3710 2736 963
3712 3711 3709
3714 962 216
3716 2726 963
3718 3717 3715
3720 962 218
3722 2716 963
3724 3723 3721
3726 962 220
3728 2706 963
3730 3729 3727
3732 962 222
3734 2696 963
3736 3735 3733
3738 962 224
3740 2686 963
3742 3741 3739
3744 738 360
3746 3745 2403
3748 3744 844
3750 3745 845
3752 3751 3749
3754 3752 2403
3756 3748 842
3758 3749 843
3760 3759 3757
3762 3760 2403
3764 3756 849
3766 3757 848
3768 3767 3765
3770 3769 2403
3772 1804 6
3774 3772 9
3776 3774 11
3778 3776 13
3780 3778 15
3782 3780 17
3784 3782 878
3786 3784 18
3788 3785 2130
3790 3789 3787
3792 3784 20
3794 3785 2110
3796 3795 3793
3798 3784 22
3800 3785 2128
3802 3801 3799
3804 3784 24
3806 3785 2124
3808 3807 3805
3810 3784 26
3812 3785 2108
3814 3813 3811
3816 3784 28
3818 3785 2122
3820 3819 3817
3822 3784 30
3824 3785 2116
3826 3825 3823
3828 3784 32
3830 3785 2114
3832 3831 3829
3834 962 98
3836 2524 963
3838 3837 3835
3840 962 100
3842 2532 963
3844 3843 3841
3846 962 102
3848 2516 963
3850 3849 3847
3852 962 104
3854 2508 963
3856 3855 3853
3858 962 106
3860 2500 963
3862 3861 3859
3864 962 108
3866 2492 963
3868 3867 3865
3870 962 110
3872 2484 963
3874 3873 3871
3876 962 112
3878 2476 963
3880 3879 3877
3882 1284 6
3884 3882 9
3886 3884 11
3888 3886 13
3890 3888 15
3892 3890 17
3894 3892 878
3896 3894 18
3898 3895 2744
3900 3899 3897
3902 3894 20
3904 3895 2754
3906 3905 3903
3908 3894 22
3910 3895 2734
3912 3911 3909
3914 3894 24
3916 3895 2724
3918 3917 3915
3920 3894 26
3922 3895 2714
3924 3923 3921
3926 3894 28
3928 3895 2704
3930 3929 3927
3932 3894 30
3934 3895 2694
3936 3935 3933
3938 3894 32
3940 3895 2684
3942 3941 3939
3944 3894 2744
3946 3895 2828
3948 3947 3945
3950 3894 2754
3952 3895 2836
3954 3953 3951
3956 3894 2734
3958 3895 2820
3960 3959 3957
3962 3894 2724
3964 3895 2812
3966 3965 3963
3968 3894 2714
3970 3895 2804
3972 3971 3969
3974 3894 2704
3976 3895 2796
3978 3977 3975
3980 3894 2694
3982 3895 2788
3984 3983 3981
3986 3894 2684
3988 3895 2780
3990 3989 3987
3992 1818 18
3994 1820 1819
3996 3995 3993
3998 1818 20
4000 1830 1819
4002 4001 3999
4004 1818 22
4006 1840 1819
4008 4007 4005
4010 1818 24
4012 1850 1819
4014 4013 4011
4016 1818 26
4018 1860 1819
4020 4019 4017
4022 1818 28
4024 1870 1819
4026 4025 4023
4028 1818 30
4030 1880 1819
4032 4031 4029
4034 1818 32
4036 1890 1819
4038 4037 4035
4040 1914 18
4042 1916 1915
4044 4043 4041
4046 1914 20
4048 1926 1915
4050 4049 4047
4052 1914 22
4054 1936 1915
4056 4055 4053
4058 1914 24
4060 1946 1915
4062 4061 4059
4064 1914 26
4066 1956 1915
4068 4067 4065
4070 1914 28
4072 1966 1915
4074 4073 4071
4076 1914 30
4078 1976 1915
4080 4079 4077
4082 1914 32
4084 1986 1915
4086 4085 4083
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 fair_cnt<3>_out
l193 state_regCommand_abs<0>_out
l194 state_regCommand_abs<1>_out
l195 state_regCommand_abs<2>_out
l196 state_regCommand_abs<3>_out
l197 state_regCommand_abs<4>_out
l198 state_regCommand_abs<5>_out
l199 state_regCommand_abs<6>_out
l200 state_regCommand_abs<7>_out
l201 state_os_lba1_abs<0>_out
l202 state_os_lba1_abs<1>_out
l203 state_os_lba1_abs<2>_out
l204 state_os_lba1_abs<3>_out
l205 state_os_lba1_abs<4>_out
l206 state_os_lba1_abs<5>_out
l207 state_os_lba1_abs<6>_out
l208 state_os_lba1_abs<7>_out
l209 state_regLBAHigh0_abs<0>_out
l210 state_regLBAHigh0_abs<1>_out
l211 state_regLBAHigh0_abs<2>_out
l212 state_regLBAHigh0_abs<3>_out
l213 state_regLBAHigh0_abs<4>_out
l214 state_regLBAHigh0_abs<5>_out
l215 state_regLBAHigh0_abs<6>_out
l216 state_regLBAHigh0_abs<7>_out
l217 state_regLBAHigh1_abs<0>_out
l218 state_regLBAHigh1_abs<1>_out
l219 state_regLBAHigh1_abs<2>_out
l220 state_regLBAHigh1_abs<3>_out
l221 state_regLBAHigh1_abs<4>_out
l222 state_regLBAHigh1_abs<5>_out
l223 state_regLBAHigh1_abs<6>_out
l224 state_regLBAHigh1_abs<7>_out
l225 state_regLBALow0_abs<0>_out
l226 state_regLBALow0_abs<1>_out
l227 state_regLBALow0_abs<2>_out
l228 state_regLBALow0_abs<3>_out
l229 state_regLBALow0_abs<4>_out
l230 state_regLBALow0_abs<5>_out
l231 state_regLBALow0_abs<6>_out
l232 state_regLBALow0_abs<7>_out
l233 state_regLBAMid0_abs<0>_out
l234 state_regLBAMid0_abs<1>_out
l235 state_regLBAMid0_abs<2>_out
l236 state_regLBAMid0_abs<3>_out
l237 state_regLBAMid0_abs<4>_out
l238 state_regLBAMid0_abs<5>_out
l239 state_regLBAMid0_abs<6>_out
l240 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:22 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b10.v   ---gives--> driver_b10.mv
> abc -c "read_blif_mv driver_b10.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_b10y.aig"   ---gives--> driver_b10y.aig
> aigtoaig driver_b10y.aig driver_b10y.aag   ---gives--> driver_b10y.aag (this file)
Content of driver_b10.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 10) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
c
#!SYNTCOMP
SOLVED_BY : 0/3 [2015-pre-classification], 0/4 [SYNTCOMP2015-SyntSeq], 0/3 [SYNTCOMP2015-SyntPar], 0/7 [SYNTCOMP2015-RealSeq], 1/4 [SYNTCOMP2015-RealPar]
SOLVED_IN : 0.0 [2015-pre-classification], 0.0 [SYNTCOMP2015-RealSeq], 0.824435 [SYNTCOMP2015-RealPar]
REF_SIZE : 0
STATUS : realizable
#.
