Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 21 22:43:54 2021
| Host         : DESKTOP-3QO6TRU running 64-bit major release  (build 9200)
| Command      : report_drc -file DIDACOMP_Nexys4_drc_opted.rpt -pb DIDACOMP_Nexys4_drc_opted.pb -rpx DIDACOMP_Nexys4_drc_opted.rpx
| Design       : DIDACOMP_Nexys4
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

