Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Dec 15 21:08:40 2025
| Host              : DESKTOP-4FM5FN0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file CU_timing_summary_routed.rpt -pb CU_timing_summary_routed.pb -rpx CU_timing_summary_routed.rpx -warn_on_violation
| Design            : CU
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check       192         
TIMING-18  Warning   Missing input or output delay   252         
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (203)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mode[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (203)
--------------------------------
 There are 203 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.101        0.000                      0                 4698        0.019        0.000                      0                 4698        1.218        0.000                       0                  2426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.750}        3.500           285.714         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.101        0.000                      0                 4698        0.019        0.000                      0                 4698        1.218        0.000                       0                  2426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 1.260ns (40.977%)  route 1.815ns (59.023%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.220     0.280 f  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=7, routed)           0.475     0.755    pe/ModMul_0/mul_z4/out_reg_i_18__0_0[20]
    SLICE_X173Y81        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     0.825 r  pe/ModMul_0/mul_z4/out_reg_i_166/O
                         net (fo=2, routed)           0.169     0.994    pe/ModMul_0/mul_z4/out_reg_i_166_n_0
    SLICE_X173Y81        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     1.117 r  pe/ModMul_0/mul_z4/out_reg_i_174/O
                         net (fo=1, routed)           0.011     1.128    pe/ModMul_0/mul_z4/out_reg_i_174_n_0
    SLICE_X173Y81        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.283 r  pe/ModMul_0/mul_z4/out_reg_i_61/CO[7]
                         net (fo=1, routed)           0.026     1.309    pe/ModMul_0/mul_z4/out_reg_i_61_n_0
    SLICE_X173Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.395 r  pe/ModMul_0/mul_z4/out_reg_i_18__0/O[4]
                         net (fo=1, routed)           0.298     1.693    pe/ModMul_0/mul_z4/z3_sub[28]
    SLICE_X174Y84        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     1.790 r  pe/ModMul_0/mul_z4/out_reg_i_11/O
                         net (fo=1, routed)           0.011     1.801    pe/ModMul_0/mul_z4/out_reg_i_11_n_0
    SLICE_X174Y84        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.956 r  pe/ModMul_0/mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     1.982    pe/ModMul_0/mul_z4/out_reg_i_4__0_n_0
    SLICE_X174Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.098 r  pe/ModMul_0/mul_z4/out_reg_i_3/O[7]
                         net (fo=1, routed)           0.487     2.585    pe/ModMul_0/mul_z4/out_reg_i_3_n_8
    SLICE_X174Y96        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.700 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.726    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X174Y97        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     2.849 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[7]
                         net (fo=2, routed)           0.286     3.135    pe/ModMul_0/mul_w_mu_4/out_reg/A[13]
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y33       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272     3.236    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.260ns (40.964%)  route 1.816ns (59.036%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.220     0.280 f  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=7, routed)           0.475     0.755    pe/ModMul_0/mul_z4/out_reg_i_18__0_0[20]
    SLICE_X173Y81        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     0.825 r  pe/ModMul_0/mul_z4/out_reg_i_166/O
                         net (fo=2, routed)           0.169     0.994    pe/ModMul_0/mul_z4/out_reg_i_166_n_0
    SLICE_X173Y81        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     1.117 r  pe/ModMul_0/mul_z4/out_reg_i_174/O
                         net (fo=1, routed)           0.011     1.128    pe/ModMul_0/mul_z4/out_reg_i_174_n_0
    SLICE_X173Y81        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.283 r  pe/ModMul_0/mul_z4/out_reg_i_61/CO[7]
                         net (fo=1, routed)           0.026     1.309    pe/ModMul_0/mul_z4/out_reg_i_61_n_0
    SLICE_X173Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.395 r  pe/ModMul_0/mul_z4/out_reg_i_18__0/O[4]
                         net (fo=1, routed)           0.298     1.693    pe/ModMul_0/mul_z4/z3_sub[28]
    SLICE_X174Y84        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     1.790 r  pe/ModMul_0/mul_z4/out_reg_i_11/O
                         net (fo=1, routed)           0.011     1.801    pe/ModMul_0/mul_z4/out_reg_i_11_n_0
    SLICE_X174Y84        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.956 r  pe/ModMul_0/mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     1.982    pe/ModMul_0/mul_z4/out_reg_i_4__0_n_0
    SLICE_X174Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.098 r  pe/ModMul_0/mul_z4/out_reg_i_3/O[7]
                         net (fo=1, routed)           0.487     2.585    pe/ModMul_0/mul_z4/out_reg_i_3_n_8
    SLICE_X174Y96        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.700 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.726    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X174Y97        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     2.849 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[5]
                         net (fo=2, routed)           0.287     3.136    pe/ModMul_0/mul_w_mu_4/out_reg/A[11]
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y33       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.247    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 1.255ns (40.841%)  route 1.818ns (59.159%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.220     0.280 f  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=7, routed)           0.475     0.755    pe/ModMul_0/mul_z4/out_reg_i_18__0_0[20]
    SLICE_X173Y81        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     0.825 r  pe/ModMul_0/mul_z4/out_reg_i_166/O
                         net (fo=2, routed)           0.169     0.994    pe/ModMul_0/mul_z4/out_reg_i_166_n_0
    SLICE_X173Y81        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     1.117 r  pe/ModMul_0/mul_z4/out_reg_i_174/O
                         net (fo=1, routed)           0.011     1.128    pe/ModMul_0/mul_z4/out_reg_i_174_n_0
    SLICE_X173Y81        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.283 r  pe/ModMul_0/mul_z4/out_reg_i_61/CO[7]
                         net (fo=1, routed)           0.026     1.309    pe/ModMul_0/mul_z4/out_reg_i_61_n_0
    SLICE_X173Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.395 r  pe/ModMul_0/mul_z4/out_reg_i_18__0/O[4]
                         net (fo=1, routed)           0.298     1.693    pe/ModMul_0/mul_z4/z3_sub[28]
    SLICE_X174Y84        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     1.790 r  pe/ModMul_0/mul_z4/out_reg_i_11/O
                         net (fo=1, routed)           0.011     1.801    pe/ModMul_0/mul_z4/out_reg_i_11_n_0
    SLICE_X174Y84        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.956 r  pe/ModMul_0/mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     1.982    pe/ModMul_0/mul_z4/out_reg_i_4__0_n_0
    SLICE_X174Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.997 r  pe/ModMul_0/mul_z4/out_reg_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.023    pe/ModMul_0/mul_z4/out_reg_i_3_n_0
    SLICE_X174Y86        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.139 r  pe/ModMul_0/mul_z4/out_reg_i_4__1/O[5]
                         net (fo=1, routed)           0.468     2.607    pe/ModMul_0/mul_z4/out_reg_i_4__1_n_10
    SLICE_X174Y97        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.762 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/CO[7]
                         net (fo=1, routed)           0.026     2.788    pe/ModMul_0/mul_z4/out_reg_i_2__1_n_0
    SLICE_X174Y98        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     2.851 r  pe/ModMul_0/mul_z4/out_reg_i_1__1/O[0]
                         net (fo=2, routed)           0.282     3.133    pe/ModMul_0/mul_w_mu_4/out_reg/A[14]
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y33       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.264     3.244    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.252ns (40.995%)  route 1.802ns (59.005%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[5])
                                                      0.216     0.276 r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=7, routed)           0.409     0.685    pe/ModMul_0/mul_z2/P[5]
    SLICE_X173Y83        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.833 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_35/O
                         net (fo=2, routed)           0.130     0.963    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_35_n_0
    SLICE_X174Y82        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     1.059 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_20/O
                         net (fo=2, routed)           0.212     1.271    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_20_n_0
    SLICE_X173Y84        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     1.360 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_27/O
                         net (fo=1, routed)           0.008     1.368    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_27_n_0
    SLICE_X173Y84        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.483 r  pe/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18/CO[7]
                         net (fo=1, routed)           0.026     1.509    pe/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18_n_0
    SLICE_X173Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     1.625 r  pe/ModMul_0/mul_z2/out_reg_i_60/O[7]
                         net (fo=2, routed)           0.324     1.949    pe/ModMul_0/mul_z0/z5_sub[2]
    SLICE_X174Y92        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.112     2.061 r  pe/ModMul_0/mul_z0/out_reg_i_36__2/O
                         net (fo=2, routed)           0.223     2.284    pe/ModMul_0/mul_z4/DI[1]
    SLICE_X174Y92        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     2.335 r  pe/ModMul_0/mul_z4/out_reg_i_44/O
                         net (fo=1, routed)           0.009     2.344    pe/ModMul_0/mul_z4/out_reg_i_44_n_0
    SLICE_X174Y92        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.530 r  pe/ModMul_0/mul_z4/out_reg_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     2.556    pe/ModMul_0/mul_z4/out_reg_i_3__1_n_0
    SLICE_X174Y93        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     2.679 r  pe/ModMul_0/mul_z4/out_reg_i_2/O[7]
                         net (fo=2, routed)           0.435     3.114    pe/ModMul_0/mul_w_mu_0/out_reg/A[15]
    DSP48E2_X24Y34       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_0/out_reg/CLK
    DSP48E2_X24Y34       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y34       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.271     3.237    pe/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.237    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 1.220ns (39.871%)  route 1.840ns (60.129%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.220     0.280 f  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=7, routed)           0.475     0.755    pe/ModMul_0/mul_z4/out_reg_i_18__0_0[20]
    SLICE_X173Y81        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     0.825 r  pe/ModMul_0/mul_z4/out_reg_i_166/O
                         net (fo=2, routed)           0.169     0.994    pe/ModMul_0/mul_z4/out_reg_i_166_n_0
    SLICE_X173Y81        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     1.117 r  pe/ModMul_0/mul_z4/out_reg_i_174/O
                         net (fo=1, routed)           0.011     1.128    pe/ModMul_0/mul_z4/out_reg_i_174_n_0
    SLICE_X173Y81        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.283 r  pe/ModMul_0/mul_z4/out_reg_i_61/CO[7]
                         net (fo=1, routed)           0.026     1.309    pe/ModMul_0/mul_z4/out_reg_i_61_n_0
    SLICE_X173Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.395 r  pe/ModMul_0/mul_z4/out_reg_i_18__0/O[4]
                         net (fo=1, routed)           0.298     1.693    pe/ModMul_0/mul_z4/z3_sub[28]
    SLICE_X174Y84        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     1.790 r  pe/ModMul_0/mul_z4/out_reg_i_11/O
                         net (fo=1, routed)           0.011     1.801    pe/ModMul_0/mul_z4/out_reg_i_11_n_0
    SLICE_X174Y84        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.956 r  pe/ModMul_0/mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     1.982    pe/ModMul_0/mul_z4/out_reg_i_4__0_n_0
    SLICE_X174Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.098 r  pe/ModMul_0/mul_z4/out_reg_i_3/O[7]
                         net (fo=1, routed)           0.487     2.585    pe/ModMul_0/mul_z4/out_reg_i_3_n_8
    SLICE_X174Y96        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.700 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.726    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X174Y97        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     2.809 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[1]
                         net (fo=2, routed)           0.311     3.120    pe/ModMul_0/mul_w_mu_4/out_reg/A[7]
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y33       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.256     3.252    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 1.247ns (40.807%)  route 1.809ns (59.193%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.220     0.280 f  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=7, routed)           0.475     0.755    pe/ModMul_0/mul_z4/out_reg_i_18__0_0[20]
    SLICE_X173Y81        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     0.825 r  pe/ModMul_0/mul_z4/out_reg_i_166/O
                         net (fo=2, routed)           0.169     0.994    pe/ModMul_0/mul_z4/out_reg_i_166_n_0
    SLICE_X173Y81        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     1.117 r  pe/ModMul_0/mul_z4/out_reg_i_174/O
                         net (fo=1, routed)           0.011     1.128    pe/ModMul_0/mul_z4/out_reg_i_174_n_0
    SLICE_X173Y81        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.283 r  pe/ModMul_0/mul_z4/out_reg_i_61/CO[7]
                         net (fo=1, routed)           0.026     1.309    pe/ModMul_0/mul_z4/out_reg_i_61_n_0
    SLICE_X173Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.395 r  pe/ModMul_0/mul_z4/out_reg_i_18__0/O[4]
                         net (fo=1, routed)           0.298     1.693    pe/ModMul_0/mul_z4/z3_sub[28]
    SLICE_X174Y84        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     1.790 r  pe/ModMul_0/mul_z4/out_reg_i_11/O
                         net (fo=1, routed)           0.011     1.801    pe/ModMul_0/mul_z4/out_reg_i_11_n_0
    SLICE_X174Y84        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.956 r  pe/ModMul_0/mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     1.982    pe/ModMul_0/mul_z4/out_reg_i_4__0_n_0
    SLICE_X174Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.098 r  pe/ModMul_0/mul_z4/out_reg_i_3/O[7]
                         net (fo=1, routed)           0.487     2.585    pe/ModMul_0/mul_z4/out_reg_i_3_n_8
    SLICE_X174Y96        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.700 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.726    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X174Y97        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     2.836 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[6]
                         net (fo=2, routed)           0.280     3.116    pe/ModMul_0/mul_w_mu_4/out_reg/A[12]
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y33       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.258     3.250    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 1.230ns (40.569%)  route 1.802ns (59.431%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.220     0.280 f  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=7, routed)           0.475     0.755    pe/ModMul_0/mul_z4/out_reg_i_18__0_0[20]
    SLICE_X173Y81        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     0.825 r  pe/ModMul_0/mul_z4/out_reg_i_166/O
                         net (fo=2, routed)           0.169     0.994    pe/ModMul_0/mul_z4/out_reg_i_166_n_0
    SLICE_X173Y81        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     1.117 r  pe/ModMul_0/mul_z4/out_reg_i_174/O
                         net (fo=1, routed)           0.011     1.128    pe/ModMul_0/mul_z4/out_reg_i_174_n_0
    SLICE_X173Y81        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.283 r  pe/ModMul_0/mul_z4/out_reg_i_61/CO[7]
                         net (fo=1, routed)           0.026     1.309    pe/ModMul_0/mul_z4/out_reg_i_61_n_0
    SLICE_X173Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.395 r  pe/ModMul_0/mul_z4/out_reg_i_18__0/O[4]
                         net (fo=1, routed)           0.298     1.693    pe/ModMul_0/mul_z4/z3_sub[28]
    SLICE_X174Y84        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     1.790 r  pe/ModMul_0/mul_z4/out_reg_i_11/O
                         net (fo=1, routed)           0.011     1.801    pe/ModMul_0/mul_z4/out_reg_i_11_n_0
    SLICE_X174Y84        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.956 r  pe/ModMul_0/mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     1.982    pe/ModMul_0/mul_z4/out_reg_i_4__0_n_0
    SLICE_X174Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.098 r  pe/ModMul_0/mul_z4/out_reg_i_3/O[7]
                         net (fo=1, routed)           0.487     2.585    pe/ModMul_0/mul_z4/out_reg_i_3_n_8
    SLICE_X174Y96        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.700 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.726    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X174Y97        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     2.819 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[4]
                         net (fo=2, routed)           0.273     3.092    pe/ModMul_0/mul_w_mu_4/out_reg/A[10]
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y33       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280     3.228    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.297ns (42.608%)  route 1.747ns (57.392%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[5])
                                                      0.216     0.276 r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=7, routed)           0.409     0.685    pe/ModMul_0/mul_z2/P[5]
    SLICE_X173Y83        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.833 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_35/O
                         net (fo=2, routed)           0.130     0.963    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_35_n_0
    SLICE_X174Y82        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     1.059 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_20/O
                         net (fo=2, routed)           0.212     1.271    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_20_n_0
    SLICE_X173Y84        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     1.360 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_27/O
                         net (fo=1, routed)           0.008     1.368    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_27_n_0
    SLICE_X173Y84        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.483 r  pe/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18/CO[7]
                         net (fo=1, routed)           0.026     1.509    pe/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18_n_0
    SLICE_X173Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     1.625 r  pe/ModMul_0/mul_z2/out_reg_i_60/O[7]
                         net (fo=2, routed)           0.324     1.949    pe/ModMul_0/mul_z0/z5_sub[2]
    SLICE_X174Y92        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.112     2.061 r  pe/ModMul_0/mul_z0/out_reg_i_36__2/O
                         net (fo=2, routed)           0.223     2.284    pe/ModMul_0/mul_z4/DI[1]
    SLICE_X174Y92        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     2.335 r  pe/ModMul_0/mul_z4/out_reg_i_44/O
                         net (fo=1, routed)           0.009     2.344    pe/ModMul_0/mul_z4/out_reg_i_44_n_0
    SLICE_X174Y92        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.530 r  pe/ModMul_0/mul_z4/out_reg_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     2.556    pe/ModMul_0/mul_z4/out_reg_i_3__1_n_0
    SLICE_X174Y93        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.571 r  pe/ModMul_0/mul_z4/out_reg_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.597    pe/ModMul_0/mul_z4/out_reg_i_2_n_0
    SLICE_X174Y94        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.612 r  pe/ModMul_0/mul_z4/out_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.638    pe/ModMul_0/mul_z4/out_reg_i_1_n_0
    SLICE_X174Y95        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.653 r  pe/ModMul_0/mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.679    pe/ModMul_0/mul_z4/out_reg_i_2__0_n_0
    SLICE_X174Y96        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     2.802 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/O[7]
                         net (fo=2, routed)           0.302     3.104    pe/ModMul_0/mul_w_mu_4/out_reg/A[5]
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X24Y33       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y33       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[5])
                                                     -0.267     3.241    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.241    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_2/out_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 1.282ns (42.143%)  route 1.760ns (57.857%))
  Logic Levels:           11  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[5])
                                                      0.216     0.276 r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=7, routed)           0.409     0.685    pe/ModMul_0/mul_z2/P[5]
    SLICE_X173Y83        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.833 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_35/O
                         net (fo=2, routed)           0.130     0.963    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_35_n_0
    SLICE_X174Y82        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     1.059 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_20/O
                         net (fo=2, routed)           0.212     1.271    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_20_n_0
    SLICE_X173Y84        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     1.360 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_27/O
                         net (fo=1, routed)           0.008     1.368    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_27_n_0
    SLICE_X173Y84        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.483 r  pe/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18/CO[7]
                         net (fo=1, routed)           0.026     1.509    pe/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18_n_0
    SLICE_X173Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     1.625 r  pe/ModMul_0/mul_z2/out_reg_i_60/O[7]
                         net (fo=2, routed)           0.324     1.949    pe/ModMul_0/mul_z0/z5_sub[2]
    SLICE_X174Y92        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.112     2.061 r  pe/ModMul_0/mul_z0/out_reg_i_36__2/O
                         net (fo=2, routed)           0.223     2.284    pe/ModMul_0/mul_z4/DI[1]
    SLICE_X174Y92        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     2.335 r  pe/ModMul_0/mul_z4/out_reg_i_44/O
                         net (fo=1, routed)           0.009     2.344    pe/ModMul_0/mul_z4/out_reg_i_44_n_0
    SLICE_X174Y92        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.530 r  pe/ModMul_0/mul_z4/out_reg_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     2.556    pe/ModMul_0/mul_z4/out_reg_i_3__1_n_0
    SLICE_X174Y93        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.571 r  pe/ModMul_0/mul_z4/out_reg_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.597    pe/ModMul_0/mul_z4/out_reg_i_2_n_0
    SLICE_X174Y94        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.612 r  pe/ModMul_0/mul_z4/out_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.638    pe/ModMul_0/mul_z4/out_reg_i_1_n_0
    SLICE_X174Y95        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     2.761 r  pe/ModMul_0/mul_z4/out_reg_i_2__0/O[5]
                         net (fo=2, routed)           0.341     3.102    pe/ModMul_0/mul_w_mu_2/out_reg/A[12]
    DSP48E2_X24Y32       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_2/out_reg/CLK
    DSP48E2_X24Y32       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y32       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.258     3.250    pe/ModMul_0/mul_w_mu_2/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -3.102    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 1.252ns (41.484%)  route 1.766ns (58.516%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.060     0.060    pe/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y28       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[5])
                                                      0.216     0.276 r  pe/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=7, routed)           0.409     0.685    pe/ModMul_0/mul_z2/P[5]
    SLICE_X173Y83        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.833 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_35/O
                         net (fo=2, routed)           0.130     0.963    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_35_n_0
    SLICE_X174Y82        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     1.059 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_20/O
                         net (fo=2, routed)           0.212     1.271    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_20_n_0
    SLICE_X173Y84        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     1.360 r  pe/ModMul_0/mul_z2/buffer[0][46]__0_i_27/O
                         net (fo=1, routed)           0.008     1.368    pe/ModMul_0/mul_z2/buffer[0][46]__0_i_27_n_0
    SLICE_X173Y84        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.483 r  pe/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18/CO[7]
                         net (fo=1, routed)           0.026     1.509    pe/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18_n_0
    SLICE_X173Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     1.625 r  pe/ModMul_0/mul_z2/out_reg_i_60/O[7]
                         net (fo=2, routed)           0.324     1.949    pe/ModMul_0/mul_z0/z5_sub[2]
    SLICE_X174Y92        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.112     2.061 r  pe/ModMul_0/mul_z0/out_reg_i_36__2/O
                         net (fo=2, routed)           0.223     2.284    pe/ModMul_0/mul_z4/DI[1]
    SLICE_X174Y92        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     2.335 r  pe/ModMul_0/mul_z4/out_reg_i_44/O
                         net (fo=1, routed)           0.009     2.344    pe/ModMul_0/mul_z4/out_reg_i_44_n_0
    SLICE_X174Y92        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.530 r  pe/ModMul_0/mul_z4/out_reg_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     2.556    pe/ModMul_0/mul_z4/out_reg_i_3__1_n_0
    SLICE_X174Y93        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     2.679 r  pe/ModMul_0/mul_z4/out_reg_i_2/O[5]
                         net (fo=2, routed)           0.399     3.078    pe/ModMul_0/mul_w_mu_0/out_reg/A[13]
    DSP48E2_X24Y34       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2506, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_0/out_reg/CLK
    DSP48E2_X24Y34       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y34       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272     3.236    pe/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.012     0.012    pe/q_delay_1/clk
    SLICE_X165Y87        FDRE                                         r  pe/q_delay_1/buffer_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y87        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/q_delay_1/buffer_reg[0][9]/Q
                         net (fo=1, routed)           0.033     0.084    pe/q_delay_1/buffer_reg_n_0_[0][9]
    SLICE_X165Y87        FDRE                                         r  pe/q_delay_1/buffer_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.018     0.018    pe/q_delay_1/clk
    SLICE_X165Y87        FDRE                                         r  pe/q_delay_1/buffer_reg[1][9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X165Y87        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    pe/q_delay_1/buffer_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.012     0.012    pe/q_delay_1/clk
    SLICE_X165Y87        FDRE                                         r  pe/q_delay_1/buffer_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y87        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/q_delay_1/buffer_reg[0][0]/Q
                         net (fo=1, routed)           0.034     0.085    pe/q_delay_1/buffer_reg_n_0_[0][0]
    SLICE_X165Y87        FDRE                                         r  pe/q_delay_1/buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.018     0.018    pe/q_delay_1/clk
    SLICE_X165Y87        FDRE                                         r  pe/q_delay_1/buffer_reg[1][0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X165Y87        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    pe/q_delay_1/buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pe/inv2_0/M_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/B0_DIV2_delay/buffer_reg[9][9]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/inv2_0/clk
    SLICE_X164Y98        FDRE                                         r  pe/inv2_0/M_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y98        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/inv2_0/M_reg[9]/Q
                         net (fo=1, routed)           0.057     0.108    pe/B0_DIV2_delay/Q[9]
    SLICE_X164Y96        SRL16E                                       r  pe/B0_DIV2_delay/buffer_reg[9][9]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.039     0.039    pe/B0_DIV2_delay/clk
    SLICE_X164Y96        SRL16E                                       r  pe/B0_DIV2_delay/buffer_reg[9][9]_srl10/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X164Y96        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.045     0.084    pe/B0_DIV2_delay/buffer_reg[9][9]_srl10
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/q_delay_1/clk
    SLICE_X162Y90        FDRE                                         r  pe/q_delay_1/buffer_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y90        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/q_delay_1/buffer_reg[0][10]/Q
                         net (fo=1, routed)           0.039     0.090    pe/q_delay_1/buffer_reg_n_0_[0][10]
    SLICE_X162Y90        FDRE                                         r  pe/q_delay_1/buffer_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.019     0.019    pe/q_delay_1/clk
    SLICE_X162Y90        FDRE                                         r  pe/q_delay_1/buffer_reg[1][10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X162Y90        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/q_delay_1/buffer_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/q_delay_1/clk
    SLICE_X167Y106       FDRE                                         r  pe/q_delay_1/buffer_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y106       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  pe/q_delay_1/buffer_reg[0][31]/Q
                         net (fo=1, routed)           0.038     0.090    pe/q_delay_1/buffer_reg_n_0_[0][31]
    SLICE_X167Y106       FDRE                                         r  pe/q_delay_1/buffer_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.019     0.019    pe/q_delay_1/clk
    SLICE_X167Y106       FDRE                                         r  pe/q_delay_1/buffer_reg[1][31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X167Y106       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/q_delay_1/buffer_reg[1][31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pe/ModAdd_0/Add_Mod_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/inv2_0/X_S1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.038ns (48.718%)  route 0.040ns (51.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/ModAdd_0/clk
    SLICE_X166Y102       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y102       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/ModAdd_0/Add_Mod_reg[31]/Q
                         net (fo=3, routed)           0.040     0.091    pe/inv2_0/Q[31]
    SLICE_X166Y102       FDCE                                         r  pe/inv2_0/X_S1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.019     0.019    pe/inv2_0/clk
    SLICE_X166Y102       FDCE                                         r  pe/inv2_0/X_S1_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X166Y102       FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/inv2_0/X_S1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pe/ModMul_0/q_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_q/buffer_reg[1][13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/ModMul_0/clk
    SLICE_X166Y90        FDCE                                         r  pe/ModMul_0/q_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y90        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  pe/ModMul_0/q_reg_reg[13]/Q
                         net (fo=1, routed)           0.057     0.111    pe/ModMul_0/delay_q/Q[13]
    SLICE_X166Y91        SRL16E                                       r  pe/ModMul_0/delay_q/buffer_reg[1][13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.039     0.039    pe/ModMul_0/delay_q/clk
    SLICE_X166Y91        SRL16E                                       r  pe/ModMul_0/delay_q/buffer_reg[1][13]_srl2/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X166Y91        SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.046     0.085    pe/ModMul_0/delay_q/buffer_reg[1][13]_srl2
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/q_delay_1/clk
    SLICE_X162Y90        FDRE                                         r  pe/q_delay_1/buffer_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y90        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/q_delay_1/buffer_reg[0][15]/Q
                         net (fo=1, routed)           0.041     0.092    pe/q_delay_1/buffer_reg_n_0_[0][15]
    SLICE_X162Y90        FDRE                                         r  pe/q_delay_1/buffer_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.019     0.019    pe/q_delay_1/clk
    SLICE_X162Y90        FDRE                                         r  pe/q_delay_1/buffer_reg[1][15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X162Y90        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/q_delay_1/buffer_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pe/ModMul_0/delay_q/buffer_reg[3][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_q_final/buffer_reg[2][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.621%)  route 0.077ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.012     0.012    pe/ModMul_0/delay_q/clk
    SLICE_X172Y107       FDRE                                         r  pe/ModMul_0/delay_q/buffer_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y107       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/ModMul_0/delay_q/buffer_reg[3][31]/Q
                         net (fo=1, routed)           0.077     0.128    pe/ModMul_0/delay_q_final/buffer_reg[3]_1[31]
    SLICE_X171Y107       SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.039     0.039    pe/ModMul_0/delay_q_final/clk
    SLICE_X171Y107       SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][31]_srl4/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X171Y107       SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.062     0.101    pe/ModMul_0/delay_q_final/buffer_reg[2][31]_srl4
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pe/ModMul_0/q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_q/buffer_reg[1][10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/ModMul_0/clk
    SLICE_X164Y91        FDCE                                         r  pe/ModMul_0/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y91        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  pe/ModMul_0/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.060     0.112    pe/ModMul_0/delay_q/Q[10]
    SLICE_X166Y91        SRL16E                                       r  pe/ModMul_0/delay_q/buffer_reg[1][10]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.039     0.039    pe/ModMul_0/delay_q/clk
    SLICE_X166Y91        SRL16E                                       r  pe/ModMul_0/delay_q/buffer_reg[1][10]_srl2/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X166Y91        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.046     0.085    pe/ModMul_0/delay_q/buffer_reg[1][10]_srl2
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.750 }
Period(ns):         3.500
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.500       2.436      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.750       1.218      SLICE_X167Y89  Buffer_unit/reg_file_unit/memory_reg_0_7_0_13/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            pe/mux_lat_sel_mu_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.423ns  (logic 0.110ns (26.005%)  route 0.313ns (73.995%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/mode[0]
    SLICE_X164Y108       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     0.110 r  pe/mux_lat_sel_mu_reg_i_1/O
                         net (fo=1, routed)           0.313     0.423    pe/mux_lat_sel_mu_reg_i_1_n_0
    SLICE_X165Y110       LDCE                                         r  pe/mux_lat_sel_mu_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            pe/mux_lat_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.372ns  (logic 0.089ns (23.925%)  route 0.283ns (76.075%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/mode[0]
    SLICE_X165Y110       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/mux_lat_sel_reg[4]_i_1/O
                         net (fo=1, routed)           0.283     0.372    pe/mux_lat_sel_reg[4]_i_1_n_0
    SLICE_X164Y108       LDCE                                         r  pe/mux_lat_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            pe/mux_lat_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.303ns  (logic 0.099ns (32.673%)  route 0.204ns (67.327%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/mode[0]
    SLICE_X164Y108       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     0.099 r  pe/mux_lat_sel_reg[2]_i_1/O
                         net (fo=1, routed)           0.204     0.303    pe/mux_lat_sel
    SLICE_X164Y108       LDCE                                         r  pe/mux_lat_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.172ns  (logic 0.135ns (78.488%)  route 0.037ns (21.512%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=297, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X162Y92        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     0.135 r  pe/B0_DIV2_delay/out[0]_INST_0/O
                         net (fo=1, unset)            0.037     0.172    out[0]
                                                                      r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.101ns  (logic 0.101ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=297, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X166Y99        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     0.101 r  pe/B0_DIV2_delay/out[16]_INST_0/O
                         net (fo=1, unset)            0.000     0.101    out[16]
                                                                      r  out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.101ns  (logic 0.101ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=297, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X166Y102       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     0.101 r  pe/B0_DIV2_delay/out[31]_INST_0/O
                         net (fo=1, unset)            0.000     0.101    out[31]
                                                                      r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=297, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X166Y99        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/B0_DIV2_delay/out[19]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[19]
                                                                      r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=297, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X166Y101       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/B0_DIV2_delay/out[22]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[22]
                                                                      r  out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=297, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X166Y101       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/B0_DIV2_delay/out[29]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[29]
                                                                      r  out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=297, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X162Y92        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/B0_DIV2_delay/out[2]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[2]
                                                                      r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X162Y92        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[10]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[10]
                                                                      r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X164Y93        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[11]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[11]
                                                                      r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X163Y96        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[12]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[12]
                                                                      r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X163Y96        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[13]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[13]
                                                                      r  out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X164Y94        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[14]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[14]
                                                                      r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X164Y93        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[15]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[15]
                                                                      r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X163Y99        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[17]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[17]
                                                                      r  out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X167Y98        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[18]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[18]
                                                                      r  out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X166Y99        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[19]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[19]
                                                                      r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=202, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X164Y94        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[1]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[1]
                                                                      r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.694ns  (logic 0.230ns (33.143%)  route 0.464ns (66.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.028     0.028    pe/ModAdd_0/clk
    SLICE_X168Y104       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y104       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  pe/ModAdd_0/Add_Mod_reg[47]/Q
                         net (fo=3, routed)           0.464     0.572    pe/B0_DIV2_delay/buffer_reg[0][47][47]
    SLICE_X164Y103       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     0.722 r  pe/B0_DIV2_delay/out[47]_INST_0/O
                         net (fo=1, unset)            0.000     0.722    out[47]
                                                                      r  out[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buffer_unit/fifo_control_unit/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            full_buffer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.683ns  (logic 0.335ns (49.065%)  route 0.348ns (50.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.030     0.030    Buffer_unit/fifo_control_unit/clk
    SLICE_X171Y89        FDCE                                         r  Buffer_unit/fifo_control_unit/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y89        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  Buffer_unit/fifo_control_unit/rd_ptr_reg[0]/Q
                         net (fo=53, routed)          0.249     0.357    Buffer_unit/fifo_control_unit/rd_ptr_reg[2]_0[0]
    SLICE_X171Y89        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     0.448 r  Buffer_unit/fifo_control_unit/full_buffer_INST_0_i_1/O
                         net (fo=2, routed)           0.059     0.507    Buffer_unit/fifo_control_unit/full00_in
    SLICE_X171Y89        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     0.673 r  Buffer_unit/fifo_control_unit/full_buffer_INST_0/O
                         net (fo=52, unset)           0.040     0.713    full_buffer
                                                                      r  full_buffer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.657ns  (logic 0.223ns (33.927%)  route 0.434ns (66.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X167Y97        FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y97        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  pe/ModAdd_0/Add_Mod_reg[11]/Q
                         net (fo=3, routed)           0.434     0.542    pe/B0_DIV2_delay/buffer_reg[0][47][11]
    SLICE_X164Y93        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     0.687 r  pe/B0_DIV2_delay/out[11]_INST_0/O
                         net (fo=1, unset)            0.000     0.687    out[11]
                                                                      r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.634ns  (logic 0.230ns (36.269%)  route 0.404ns (63.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.028     0.028    pe/ModAdd_0/clk
    SLICE_X168Y102       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y102       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  pe/ModAdd_0/Add_Mod_reg[36]/Q
                         net (fo=3, routed)           0.404     0.513    pe/B0_DIV2_delay/buffer_reg[0][47][36]
    SLICE_X162Y102       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     0.662 r  pe/B0_DIV2_delay/out[36]_INST_0/O
                         net (fo=1, unset)            0.000     0.662    out[36]
                                                                      r  out[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.631ns  (logic 0.236ns (37.392%)  route 0.395ns (62.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X167Y98        FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y98        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.108 r  pe/ModAdd_0/Add_Mod_reg[0]/Q
                         net (fo=3, routed)           0.358     0.466    pe/B0_DIV2_delay/buffer_reg[0][47][0]
    SLICE_X162Y92        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     0.624 r  pe/B0_DIV2_delay/out[0]_INST_0/O
                         net (fo=1, unset)            0.037     0.661    out[0]
                                                                      r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.573ns  (logic 0.225ns (39.265%)  route 0.348ns (60.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.028     0.028    pe/ModAdd_0/clk
    SLICE_X168Y103       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y103       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  pe/ModAdd_0/Add_Mod_reg[38]/Q
                         net (fo=3, routed)           0.348     0.456    pe/B0_DIV2_delay/buffer_reg[0][47][38]
    SLICE_X164Y103       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     0.601 r  pe/B0_DIV2_delay/out[38]_INST_0/O
                         net (fo=1, unset)            0.000     0.601    out[38]
                                                                      r  out[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.561ns  (logic 0.223ns (39.725%)  route 0.338ns (60.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X167Y97        FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y97        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  pe/ModAdd_0/Add_Mod_reg[9]/Q
                         net (fo=3, routed)           0.338     0.446    pe/B0_DIV2_delay/buffer_reg[0][47][9]
    SLICE_X162Y94        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     0.591 r  pe/B0_DIV2_delay/out[9]_INST_0/O
                         net (fo=1, unset)            0.000     0.591    out[9]
                                                                      r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.551ns  (logic 0.116ns (21.063%)  route 0.435ns (78.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.028     0.028    pe/ModAdd_0/clk
    SLICE_X168Y103       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y103       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  pe/ModAdd_0/Add_Mod_reg[33]/Q
                         net (fo=3, routed)           0.435     0.542    pe/B0_DIV2_delay/buffer_reg[0][47][33]
    SLICE_X162Y102       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     0.579 r  pe/B0_DIV2_delay/out[33]_INST_0/O
                         net (fo=1, unset)            0.000     0.579    out[33]
                                                                      r  out[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.545ns  (logic 0.223ns (40.884%)  route 0.322ns (59.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X166Y99        FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y99        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  pe/ModAdd_0/Add_Mod_reg[15]/Q
                         net (fo=3, routed)           0.322     0.430    pe/B0_DIV2_delay/buffer_reg[0][47][15]
    SLICE_X164Y93        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     0.575 r  pe/B0_DIV2_delay/out[15]_INST_0/O
                         net (fo=1, unset)            0.000     0.575    out[15]
                                                                      r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][21]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.531ns  (logic 0.224ns (42.172%)  route 0.307ns (57.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.030     0.030    pe/B0_DIV2_delay/clk
    SLICE_X166Y101       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][21]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y101       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  pe/B0_DIV2_delay/buffer_reg[10][21]__0/Q
                         net (fo=2, routed)           0.307     0.416    pe/B0_DIV2_delay/buffer_reg[10][21]__0_0
    SLICE_X166Y101       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.561 r  pe/B0_DIV2_delay/out[21]_INST_0/O
                         net (fo=1, unset)            0.000     0.561    out[21]
                                                                      r  out[21] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][19]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.053ns (50.745%)  route 0.051ns (49.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X166Y101       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y101       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][19]__0/Q
                         net (fo=2, routed)           0.051     0.103    pe/B0_DIV2_delay/buffer_reg[10][19]__0_0
    SLICE_X166Y99        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.117 r  pe/B0_DIV2_delay/out[19]_INST_0/O
                         net (fo=1, unset)            0.000     0.117    out[19]
                                                                      r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.054ns (51.584%)  route 0.051ns (48.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X163Y94        FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y94        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  pe/B0_DIV2_delay/buffer_reg[10][8]__0/Q
                         net (fo=2, routed)           0.051     0.104    pe/B0_DIV2_delay/buffer_reg[10][8]__0_0
    SLICE_X162Y94        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.118 r  pe/B0_DIV2_delay/out[8]_INST_0/O
                         net (fo=1, unset)            0.000     0.118    out[8]
                                                                      r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.107ns  (logic 0.054ns (50.460%)  route 0.053ns (49.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.012     0.012    pe/ModAdd_0/clk
    SLICE_X168Y101       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y101       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  pe/ModAdd_0/Add_Mod_reg[24]/Q
                         net (fo=3, routed)           0.053     0.105    pe/B0_DIV2_delay/buffer_reg[0][47][24]
    SLICE_X168Y99        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.119 r  pe/B0_DIV2_delay/out[24]_INST_0/O
                         net (fo=1, unset)            0.000     0.119    out[24]
                                                                      r  out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][32]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.053ns (49.219%)  route 0.055ns (50.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X163Y104       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][32]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y104       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][32]__0/Q
                         net (fo=2, routed)           0.055     0.107    pe/B0_DIV2_delay/buffer_reg[10][32]__0_0
    SLICE_X163Y104       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.121 r  pe/B0_DIV2_delay/out[32]_INST_0/O
                         net (fo=1, unset)            0.000     0.121    out[32]
                                                                      r  out[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.053ns (49.219%)  route 0.055ns (50.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X164Y94        FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y94        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][5]__0/Q
                         net (fo=2, routed)           0.055     0.107    pe/B0_DIV2_delay/buffer_reg[10][5]__0_0
    SLICE_X164Y93        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     0.121 r  pe/B0_DIV2_delay/out[5]_INST_0/O
                         net (fo=1, unset)            0.000     0.121    out[5]
                                                                      r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.052ns (47.951%)  route 0.056ns (52.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X164Y93        FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y93        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/B0_DIV2_delay/buffer_reg[10][11]__0/Q
                         net (fo=2, routed)           0.056     0.107    pe/B0_DIV2_delay/buffer_reg[10][11]__0_0
    SLICE_X164Y93        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.121 r  pe/B0_DIV2_delay/out[11]_INST_0/O
                         net (fo=1, unset)            0.000     0.121    out[11]
                                                                      r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][35]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.052ns (47.951%)  route 0.056ns (52.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X162Y102       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][35]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/B0_DIV2_delay/buffer_reg[10][35]__0/Q
                         net (fo=2, routed)           0.056     0.107    pe/B0_DIV2_delay/buffer_reg[10][35]__0_0
    SLICE_X162Y102       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.121 r  pe/B0_DIV2_delay/out[35]_INST_0/O
                         net (fo=1, unset)            0.000     0.121    out[35]
                                                                      r  out[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][34]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.109ns  (logic 0.054ns (49.686%)  route 0.055ns (50.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X163Y101       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][34]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y101       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  pe/B0_DIV2_delay/buffer_reg[10][34]__0/Q
                         net (fo=2, routed)           0.055     0.108    pe/B0_DIV2_delay/buffer_reg[10][34]__0_0
    SLICE_X163Y103       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.122 r  pe/B0_DIV2_delay/out[34]_INST_0/O
                         net (fo=1, unset)            0.000     0.122    out[34]
                                                                      r  out[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][38]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.052ns (47.409%)  route 0.058ns (52.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X164Y103       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][38]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y103       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/B0_DIV2_delay/buffer_reg[10][38]__0/Q
                         net (fo=2, routed)           0.058     0.109    pe/B0_DIV2_delay/buffer_reg[10][38]__0_0
    SLICE_X164Y103       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.123 r  pe/B0_DIV2_delay/out[38]_INST_0/O
                         net (fo=1, unset)            0.000     0.123    out[38]
                                                                      r  out[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.119ns  (logic 0.088ns (74.044%)  route 0.031ns (25.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.013     0.013    pe/ModAdd_0/clk
    SLICE_X166Y99        FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y99        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/ModAdd_0/Add_Mod_reg[27]/Q
                         net (fo=3, routed)           0.031     0.082    pe/B0_DIV2_delay/buffer_reg[0][47][27]
    SLICE_X166Y99        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     0.132 r  pe/B0_DIV2_delay/out[27]_INST_0/O
                         net (fo=1, unset)            0.000     0.132    out[27]
                                                                      r  out[27] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1888 Endpoints
Min Delay          1888 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.253ns  (logic 0.090ns (3.995%)  route 2.163ns (96.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.163     2.253    r_q/SR[0]
    SLICE_X165Y87        FDRE                                         r  r_q/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.020     0.020    r_q/clk
    SLICE_X165Y87        FDRE                                         r  r_q/out_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.253ns  (logic 0.090ns (3.995%)  route 2.163ns (96.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.163     2.253    r_q/SR[0]
    SLICE_X165Y87        FDRE                                         r  r_q/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.020     0.020    r_q/clk
    SLICE_X165Y87        FDRE                                         r  r_q/out_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q/out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.253ns  (logic 0.090ns (3.995%)  route 2.163ns (96.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.163     2.253    r_q/SR[0]
    SLICE_X165Y87        FDRE                                         r  r_q/out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.020     0.020    r_q/clk
    SLICE_X165Y87        FDRE                                         r  r_q/out_reg[9]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_Param/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.090ns (4.050%)  route 2.132ns (95.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.132     2.222    r_Param/SR[0]
    SLICE_X171Y83        FDRE                                         r  r_Param/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.021     0.021    r_Param/clk
    SLICE_X171Y83        FDRE                                         r  r_Param/out_reg[20]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_Param/out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.090ns (4.050%)  route 2.132ns (95.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.132     2.222    r_Param/SR[0]
    SLICE_X171Y83        FDRE                                         r  r_Param/out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.021     0.021    r_Param/clk
    SLICE_X171Y83        FDRE                                         r  r_Param/out_reg[21]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_Param/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.090ns (4.050%)  route 2.132ns (95.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.132     2.222    r_Param/SR[0]
    SLICE_X171Y83        FDRE                                         r  r_Param/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.021     0.021    r_Param/clk
    SLICE_X171Y83        FDRE                                         r  r_Param/out_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_Param/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.090ns (4.050%)  route 2.132ns (95.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.132     2.222    r_Param/SR[0]
    SLICE_X171Y83        FDRE                                         r  r_Param/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.021     0.021    r_Param/clk
    SLICE_X171Y83        FDRE                                         r  r_Param/out_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_Param/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.199ns  (logic 0.090ns (4.093%)  route 2.109ns (95.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.109     2.199    r_Param/SR[0]
    SLICE_X175Y84        FDRE                                         r  r_Param/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.021     0.021    r_Param/clk
    SLICE_X175Y84        FDRE                                         r  r_Param/out_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_Coeff/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.090ns (4.188%)  route 2.059ns (95.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.059     2.149    r_Coeff/SR[0]
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.020     0.020    r_Coeff/clk
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_Coeff/out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.090ns (4.188%)  route 2.059ns (95.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=27, unset)           0.000     0.000    r_mu/clr
    SLICE_X165Y108       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.090 r  r_mu/out[47]_i_1/O
                         net (fo=194, routed)         2.059     2.149    r_Coeff/SR[0]
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.020     0.020    r_Coeff/clk
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X171Y90        FDRE                                         r  r_Coeff/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X171Y90        FDRE                                         r  r_Coeff/out_reg[0]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[10]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X171Y90        FDRE                                         r  r_Coeff/out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X171Y90        FDRE                                         r  r_Coeff/out_reg[11]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[12]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X170Y89        FDRE                                         r  r_Coeff/out_reg[13]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X170Y92        FDRE                                         r  r_Coeff/out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.028     0.028    r_Coeff/clk
    SLICE_X170Y92        FDRE                                         r  r_Coeff/out_reg[14]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X170Y92        FDRE                                         r  r_Coeff/out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.028     0.028    r_Coeff/clk
    SLICE_X170Y92        FDRE                                         r  r_Coeff/out_reg[15]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X173Y93        FDRE                                         r  r_Coeff/out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X173Y93        FDRE                                         r  r_Coeff/out_reg[16]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X173Y92        FDRE                                         r  r_Coeff/out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X173Y92        FDRE                                         r  r_Coeff/out_reg[17]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X173Y92        FDRE                                         r  r_Coeff/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2506, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X173Y92        FDRE                                         r  r_Coeff/out_reg[18]/C





