// Seed: 1842708323
module module_0 (
    input wire id_0,
    output wire id_1,
    input supply0 id_2,
    input wire id_3,
    input tri id_4,
    input tri id_5,
    output uwire id_6,
    output tri1 id_7,
    input wor id_8,
    output uwire id_9,
    input wand id_10,
    output tri1 id_11,
    input supply0 id_12,
    output wire id_13,
    output wor id_14,
    input supply0 id_15,
    input tri id_16
);
  id_18(
      .id_0(1), .id_1(id_11)
  );
  wire id_19;
  tri1 id_20 = 1'h0;
  wire id_21;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output tri id_2,
    output wor id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    input wor id_8,
    output tri id_9,
    input uwire id_10
);
  assign id_9 = 1;
  module_0(
      id_0,
      id_3,
      id_7,
      id_7,
      id_7,
      id_6,
      id_4,
      id_9,
      id_0,
      id_2,
      id_10,
      id_9,
      id_6,
      id_3,
      id_4,
      id_6,
      id_10
  );
endmodule
