{"Source Block": ["oh/common/hdl/oh_fifo_generic.v@49:73@HdlStmProcess", "   assign empty     = (rd_count[AW-1:0] == 'b0);\n   assign full      = (wr_count[AW-1:0] == DEPTH);\n   assign prog_full = (wr_count[AW-1:0] >= PROG_FULL);   \n\n   // write side state machine\n   always @ ( posedge wr_clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n          wr_addr[AW-1:0]   <= 'd0;\n\t  wr_count[AW-1:0]  <= 'd0;\n       end \n     else if(wr_en & rd_en_sync) \n\t  wr_addr[AW-1:0] <= wr_addr[AW-1:0] + 'd1;\n     else if(wr_en) \n       begin\n\t  wr_addr[AW-1:0] <= wr_addr[AW-1:0]  + 'd1;\n\t  wr_count[AW-1:0]<= wr_count[AW-1:0] + 'd1;\t\n       end\n     else if(rd_en_sync) \n       wr_count[AW-1:0]<= wr_count[AW-1:0] - 'd1;\t\n\n   // read side state machine\n   always @ ( posedge rd_clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n"], "Clone Blocks": [["oh/common/hdl/oh_fifo_generic.v@66:90", "       end\n     else if(rd_en_sync) \n       wr_count[AW-1:0]<= wr_count[AW-1:0] - 'd1;\t\n\n   // read side state machine\n   always @ ( posedge rd_clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n          rd_addr[AW-1:0]   <= 'd0;\n\t  rd_count[AW-1:0]  <= 'd0;\n       end \n     else if(rd_en & wr_en_sync) \n       rd_addr[AW-1:0] <= rd_addr[AW-1:0] + 'd1;\n     else if(rd_en) \n       begin\n\t  rd_addr[AW-1:0] <= rd_addr[AW-1:0]  + 'd1;\n\t  rd_count[AW-1:0] <= rd_count[AW-1:0] - 'd1;\t\n       end\n     else if(wr_en_sync) \n       rd_count[AW-1:0] <= rd_count[AW-1:0] + 'd1;\t\n         \n   // clock domain synchronizers\n   oh_dsync wr_sync(.dout (wr_en_sync),\n\t\t    .clk  (rd_clk),\n\t\t    .din  (wr_en));\n"]], "Diff Content": {"Delete": [[56, "       begin\t   \n"], [57, "          wr_addr[AW-1:0]   <= 'd0;\n"], [58, "\t  wr_count[AW-1:0]  <= 'd0;\n"], [59, "       end \n"], [60, "     else if(wr_en & rd_en_sync) \n"], [61, "\t  wr_addr[AW-1:0] <= wr_addr[AW-1:0] + 'd1;\n"], [63, "       begin\n"], [64, "\t  wr_addr[AW-1:0] <= wr_addr[AW-1:0]  + 'd1;\n"], [65, "\t  wr_count[AW-1:0]<= wr_count[AW-1:0] + 'd1;\t\n"], [66, "       end\n"], [67, "     else if(rd_en_sync) \n"], [68, "       wr_count[AW-1:0]<= wr_count[AW-1:0] - 'd1;\t\n"]], "Add": [[61, "       wr_addr[AW:0]  <= 'b0;\n"], [68, "       wr_addr[AW:0]  <= wr_addr[AW:0]  + 'd1;\n"], [68, "   always @ (posedge wr_clk)\n"], [68, "     if(~nreset)\n"], [68, "       wr_addr_ahead[AW:0] <= 'b0;   \n"], [68, "     else if(~prog_full)\n"], [68, "       wr_addr_ahead[AW:0] <= wr_addr[AW:0]  + PROG_FULL;\n"], [68, "   oh_bin2gray #(.DW(AW+1))\n"], [68, "   wr_b2g (.gray   (wr_addr_gray[AW:0]),\n"], [68, "\t   .bin\t   (wr_addr[AW:0]));\n"], [68, "   oh_dsync  #(.DW(AW+1))\n"], [68, "   wr_sync(.dout (wr_addr_gray_sync[AW:0]),\n"], [68, "\t   .clk  (rd_clk),\n"], [68, "\t   .din  (wr_addr_gray[AW:0]));\n"]]}}