Analysis & Synthesis report for top
Tue May 05 16:48:42 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Logic Cells Representing Combinational Loops
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated
 19. Source assignments for multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |top
 21. Parameter Settings for User Entity Instance: active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST
 22. Parameter Settings for User Entity Instance: eptWireOR:wireOR
 23. Parameter Settings for User Entity Instance: row_length_receiver:Row_Length_Receiver
 24. Parameter Settings for User Entity Instance: value_index_receiver:Value_Index_Receiver
 25. Parameter Settings for User Entity Instance: cisr_decoder:CISR_Decoder
 26. Parameter Settings for User Entity Instance: multiplier1:Mul
 27. Parameter Settings for User Entity Instance: multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component
 30. Parameter Settings for User Entity Instance: multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component
 31. Parameter Settings for User Entity Instance: multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component
 32. Parameter Settings for User Entity Instance: multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "multiplier1:Mul|MULT:mul[3].mul"
 36. Port Connectivity Checks: "multiplier1:Mul|MULT:mul[2].mul"
 37. Port Connectivity Checks: "multiplier1:Mul|MULT:mul[1].mul"
 38. Port Connectivity Checks: "multiplier1:Mul|MULT:mul[0].mul"
 39. Port Connectivity Checks: "multiplier1:Mul|register:ready_store1"
 40. Port Connectivity Checks: "multiplier1:Mul|register:ready_store0"
 41. Port Connectivity Checks: "multiplier1:Mul|register:store[3].matrix_value_store1"
 42. Port Connectivity Checks: "multiplier1:Mul|register:store[3].row_id_store1"
 43. Port Connectivity Checks: "multiplier1:Mul|register:store[3].matrix_value_store0"
 44. Port Connectivity Checks: "multiplier1:Mul|register:store[3].row_id_store0"
 45. Port Connectivity Checks: "multiplier1:Mul|register:store[2].matrix_value_store1"
 46. Port Connectivity Checks: "multiplier1:Mul|register:store[2].row_id_store1"
 47. Port Connectivity Checks: "multiplier1:Mul|register:store[2].matrix_value_store0"
 48. Port Connectivity Checks: "multiplier1:Mul|register:store[2].row_id_store0"
 49. Port Connectivity Checks: "multiplier1:Mul|register:store[1].matrix_value_store1"
 50. Port Connectivity Checks: "multiplier1:Mul|register:store[1].row_id_store1"
 51. Port Connectivity Checks: "multiplier1:Mul|register:store[1].matrix_value_store0"
 52. Port Connectivity Checks: "multiplier1:Mul|register:store[1].row_id_store0"
 53. Port Connectivity Checks: "multiplier1:Mul|register:store[0].matrix_value_store1"
 54. Port Connectivity Checks: "multiplier1:Mul|register:store[0].row_id_store1"
 55. Port Connectivity Checks: "multiplier1:Mul|register:store[0].matrix_value_store0"
 56. Port Connectivity Checks: "multiplier1:Mul|register:store[0].row_id_store0"
 57. Port Connectivity Checks: "cisr_decoder:CISR_Decoder"
 58. Port Connectivity Checks: "row_length_receiver:Row_Length_Receiver"
 59. Port Connectivity Checks: "active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"
 60. Port Connectivity Checks: "led_controller:LED_Control"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages
 64. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 05 16:48:41 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,856                                       ;
;     Total combinational functions  ; 5,748                                       ;
;     Dedicated logic registers      ; 1,990                                       ;
; Total registers                    ; 1990                                        ;
; Total pins                         ; 59                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 24                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+-----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                        ; Library ;
+-----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; vector.mif                                    ; yes             ; User Memory Initialization File    ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/vector.mif                                    ;         ;
; src/pipelines/row_accumulator.sv              ; yes             ; User SystemVerilog HDL File        ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv              ;         ;
; src/pipelines/MULT.v                          ; yes             ; User Wizard-Generated File         ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v                          ;         ;
; src/pipelines/lib.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/lib.sv                          ;         ;
; ROM.v                                         ; yes             ; User Wizard-Generated File         ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v                                         ;         ;
; src/cisr_receivers.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv                         ;         ;
; src/active_transfer/ft_245_state_machine.v    ; yes             ; User Verilog HDL File              ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v    ;         ;
; src/active_transfer/eptWireOR.v               ; yes             ; User Verilog HDL File              ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/eptWireOR.v               ;         ;
; src/active_transfer/endpoint_registers.vqm    ; yes             ; User Verilog Quartus Mapping File  ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm    ;         ;
; src/active_transfer/active_trigger.vqm        ; yes             ; User Verilog Quartus Mapping File  ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm        ;         ;
; src/active_transfer/active_transfer_library.v ; yes             ; User Verilog HDL File              ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v ;         ;
; src/active_transfer/active_block.vqm          ; yes             ; User Verilog Quartus Mapping File  ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm          ;         ;
; src/peripherals/led_controller.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/peripherals/led_controller.sv             ;         ;
; src/top.sv                                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv                                    ;         ;
; src/define.v                                  ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/define.v                                  ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; aglobal191.inc                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                               ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; db/altsyncram_nt32.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/altsyncram_nt32.tdf                        ;         ;
; lpm_mult.tdf                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                 ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;         ;
; multcore.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                 ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                 ;         ;
; altshift.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                 ;         ;
; db/mult_tfn.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf                               ;         ;
+-----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 6,856       ;
;                                             ;             ;
; Total combinational functions               ; 5748        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3013        ;
;     -- 3 input functions                    ; 1341        ;
;     -- <=2 input functions                  ; 1394        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 4320        ;
;     -- arithmetic mode                      ; 1428        ;
;                                             ;             ;
; Total registers                             ; 1990        ;
;     -- Dedicated logic registers            ; 1990        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 59          ;
; Total memory bits                           ; 65536       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 24          ;
;                                             ;             ;
; Maximum fan-out node                        ; aa[1]~input ;
; Maximum fan-out                             ; 2054        ;
; Total fan-out                               ; 28451       ;
; Average fan-out                             ; 3.56        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name             ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |top                                                    ; 5748 (171)          ; 1990 (20)                 ; 65536       ; 24           ; 0       ; 12        ; 59   ; 0            ; |top                                                                                                   ; top                     ; work         ;
;    |active_block:BLOCK_TRANSFER_INST|                   ; 33 (33)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|active_block:BLOCK_TRANSFER_INST                                                                  ; active_block            ; work         ;
;    |active_transfer_library:Active_Transfer_Controller| ; 208 (0)             ; 119 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|active_transfer_library:Active_Transfer_Controller                                                ; active_transfer_library ; work         ;
;       |endpoint_registers:ENDPOINT_REGISTERS_INST|      ; 162 (162)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST     ; endpoint_registers      ; work         ;
;       |ft_245_state_machine:FT_245_STATE_MACHINE_INST|  ; 46 (46)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST ; ft_245_state_machine    ; work         ;
;    |active_trigger:ACTIVE_TRIGGER_INST|                 ; 28 (28)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|active_trigger:ACTIVE_TRIGGER_INST                                                                ; active_trigger          ; work         ;
;    |cisr_decoder:CISR_Decoder|                          ; 3672 (3672)         ; 690 (690)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cisr_decoder:CISR_Decoder                                                                         ; cisr_decoder            ; work         ;
;    |led_controller:LED_Control|                         ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_controller:LED_Control                                                                        ; led_controller          ; work         ;
;    |multiplier1:Mul|                                    ; 1229 (1117)         ; 708 (194)                 ; 65536       ; 24           ; 0       ; 12        ; 0    ; 0            ; |top|multiplier1:Mul                                                                                   ; multiplier1             ; work         ;
;       |MULT:mul[0].mul|                                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[0].mul                                                                   ; MULT                    ; work         ;
;          |lpm_mult:lpm_mult_component|                  ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component                                       ; lpm_mult                ; work         ;
;             |mult_tfn:auto_generated|                   ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated               ; mult_tfn                ; work         ;
;       |MULT:mul[1].mul|                                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[1].mul                                                                   ; MULT                    ; work         ;
;          |lpm_mult:lpm_mult_component|                  ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component                                       ; lpm_mult                ; work         ;
;             |mult_tfn:auto_generated|                   ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated               ; mult_tfn                ; work         ;
;       |MULT:mul[2].mul|                                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[2].mul                                                                   ; MULT                    ; work         ;
;          |lpm_mult:lpm_mult_component|                  ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component                                       ; lpm_mult                ; work         ;
;             |mult_tfn:auto_generated|                   ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated               ; mult_tfn                ; work         ;
;       |MULT:mul[3].mul|                                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[3].mul                                                                   ; MULT                    ; work         ;
;          |lpm_mult:lpm_mult_component|                  ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component                                       ; lpm_mult                ; work         ;
;             |mult_tfn:auto_generated|                   ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated               ; mult_tfn                ; work         ;
;       |ROM:mem0|                                        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|ROM:mem0                                                                          ; ROM                     ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component                                          ; altsyncram              ; work         ;
;             |altsyncram_nt32:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated           ; altsyncram_nt32         ; work         ;
;       |ROM:mem1|                                        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|ROM:mem1                                                                          ; ROM                     ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component                                          ; altsyncram              ; work         ;
;             |altsyncram_nt32:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated           ; altsyncram_nt32         ; work         ;
;       |register:ready_store0|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:ready_store0                                                             ; register                ; work         ;
;       |register:ready_store1|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:ready_store1                                                             ; register                ; work         ;
;       |register:store[0].matrix_value_store0|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[0].matrix_value_store0                                             ; register                ; work         ;
;       |register:store[0].matrix_value_store1|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[0].matrix_value_store1                                             ; register                ; work         ;
;       |register:store[0].row_id_store0|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[0].row_id_store0                                                   ; register                ; work         ;
;       |register:store[0].row_id_store1|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[0].row_id_store1                                                   ; register                ; work         ;
;       |register:store[1].matrix_value_store0|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[1].matrix_value_store0                                             ; register                ; work         ;
;       |register:store[1].matrix_value_store1|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[1].matrix_value_store1                                             ; register                ; work         ;
;       |register:store[1].row_id_store0|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[1].row_id_store0                                                   ; register                ; work         ;
;       |register:store[1].row_id_store1|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[1].row_id_store1                                                   ; register                ; work         ;
;       |register:store[2].matrix_value_store0|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[2].matrix_value_store0                                             ; register                ; work         ;
;       |register:store[2].matrix_value_store1|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[2].matrix_value_store1                                             ; register                ; work         ;
;       |register:store[2].row_id_store0|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[2].row_id_store0                                                   ; register                ; work         ;
;       |register:store[2].row_id_store1|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[2].row_id_store1                                                   ; register                ; work         ;
;       |register:store[3].matrix_value_store0|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[3].matrix_value_store0                                             ; register                ; work         ;
;       |register:store[3].matrix_value_store1|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[3].matrix_value_store1                                             ; register                ; work         ;
;       |register:store[3].row_id_store0|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[3].row_id_store0                                                   ; register                ; work         ;
;       |register:store[3].row_id_store1|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplier1:Mul|register:store[3].row_id_store1                                                   ; register                ; work         ;
;    |row_length_receiver:Row_Length_Receiver|            ; 82 (50)             ; 172 (141)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|row_length_receiver:Row_Length_Receiver                                                           ; row_length_receiver     ; work         ;
;       |active_block:Block_Receiver|                     ; 32 (32)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver                               ; active_block            ; work         ;
;    |value_index_receiver:Value_Index_Receiver|          ; 293 (261)           ; 213 (182)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|value_index_receiver:Value_Index_Receiver                                                         ; value_index_receiver    ; work         ;
;       |active_block:Block_Receiver|                     ; 32 (32)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver                             ; active_block            ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+----------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; vector.mif ;
; multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; vector.mif ;
+----------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------+
; Altera ; LPM_MULT     ; 19.1    ; N/A          ; N/A          ; |top|multiplier1:Mul|MULT:mul[0].mul ; src/pipelines/MULT.v ;
; Altera ; LPM_MULT     ; 19.1    ; N/A          ; N/A          ; |top|multiplier1:Mul|MULT:mul[1].mul ; src/pipelines/MULT.v ;
; Altera ; LPM_MULT     ; 19.1    ; N/A          ; N/A          ; |top|multiplier1:Mul|MULT:mul[2].mul ; src/pipelines/MULT.v ;
; Altera ; LPM_MULT     ; 19.1    ; N/A          ; N/A          ; |top|multiplier1:Mul|MULT:mul[3].mul ; src/pipelines/MULT.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                               ; Latch Enable Signal                                                                                        ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------+
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N               ; GND                                                                                                        ; yes                    ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] ; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] ; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY        ; GND                                                                                                        ; yes                    ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] ; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] ; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] ; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] ; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] ; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] ; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; Number of user-specified and inferred latches = 10                                                                       ;                                                                                                            ;                        ;
+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                      ;
+---------------------------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                                               ;   ;
+---------------------------------------------------------------------------------------------------------------+---+
; active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy~0 ;   ;
; Number of logic cells representing combinational loops                                                        ; 1 ;
+---------------------------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; multiplier1:Mul|state[1..31]                                                                                                ; Stuck at GND due to stuck port data_in                                         ;
; active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]        ; Stuck at GND due to stuck port reg_out                                         ;
; led_controller:LED_Control|out_to_led[0..3]                                                                                 ; Stuck at VCC due to stuck port data_in                                         ;
; active_block:BLOCK_TRANSFER_INST|state_in[1,2]                                                                              ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|ept_length[7]~reg0                                                                         ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|state_in[3,5]                                                                              ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[0..7]                                                              ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|ept_length[4]~reg0                                                                         ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|ept_length[3]~reg0                                                                         ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|ept_length[2]~reg0                                                                         ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|ept_length[1]~reg0                                                                         ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|ept_length[0]~reg0                                                                         ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|ept_length[6]~reg0                                                                         ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|ept_length[5]~reg0                                                                         ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|state_in[0,4]                                                                              ; Lost fanout                                                                    ;
; active_block:BLOCK_TRANSFER_INST|transfer_received~reg0                                                                     ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|data_count[0..7]                                      ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|block_transfer_state.END_TRANSFER                     ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|block_transfer_state_counter[0]                       ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|block_transfer_state.IDLE                             ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|block_transfer_state.SEND_COMMAND                     ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|block_transfer_state.TRANSFER_BYTE                    ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|uc_out[0]~reg0                                        ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|uc_out[1]~reg0                                        ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|uc_out[2]~reg0                                        ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|uc_out[3]~reg0                                        ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|uc_out[4]~reg0                                        ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|uc_out[5]~reg0                                        ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|uc_out[6]~reg0                                        ; Lost fanout                                                                    ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|uc_out[7]~reg0                                        ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|data_count[0..7]                                        ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|block_transfer_state.END_TRANSFER                       ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|block_transfer_state_counter[0]                         ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|block_transfer_state.IDLE                               ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|block_transfer_state.SEND_COMMAND                       ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|block_transfer_state.TRANSFER_BYTE                      ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|uc_out[0]~reg0                                          ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|uc_out[1]~reg0                                          ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|uc_out[2]~reg0                                          ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|uc_out[3]~reg0                                          ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|uc_out[4]~reg0                                          ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|uc_out[5]~reg0                                          ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|uc_out[6]~reg0                                          ; Lost fanout                                                                    ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|uc_out[7]~reg0                                          ; Lost fanout                                                                    ;
; num_bytes_out[0..2,5..7]                                                                                                    ; Stuck at GND due to stuck port data_in                                         ;
; active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0..2,5..7] ; Stuck at GND due to stuck port reg_out                                         ;
; cisr_decoder:CISR_Decoder|state[2..9,11..31]                                                                                ; Merged with cisr_decoder:CISR_Decoder|state[10]                                ;
; value_index_receiver:Value_Index_Receiver|block_transfer_state[2..9,11..31]                                                 ; Merged with value_index_receiver:Value_Index_Receiver|block_transfer_state[10] ;
; num_bytes_out[3,4]                                                                                                          ; Merged with block_out_start                                                    ;
; block_transfer_state[3..9,11..31]                                                                                           ; Merged with block_transfer_state[10]                                           ;
; row_length_receiver:Row_Length_Receiver|block_transfer_state[2..9,11..31]                                                   ; Merged with row_length_receiver:Row_Length_Receiver|block_transfer_state[10]   ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[5]                  ; Stuck at GND due to stuck port data_in                                         ;
; value_index_receiver:Value_Index_Receiver|curr_byte_in_word[0]                                                              ; Merged with value_index_receiver:Value_Index_Receiver|byte_in_count[0]         ;
; row_length_receiver:Row_Length_Receiver|curr_byte_in_word[0]                                                                ; Merged with row_length_receiver:Row_Length_Receiver|byte_in_count[0]           ;
; value_index_receiver:Value_Index_Receiver|curr_byte_in_word[1]                                                              ; Merged with value_index_receiver:Value_Index_Receiver|byte_in_count[1]         ;
; row_length_receiver:Row_Length_Receiver|curr_byte_in_word[1]                                                                ; Merged with row_length_receiver:Row_Length_Receiver|byte_in_count[1]           ;
; cisr_decoder:CISR_Decoder|state[10]                                                                                         ; Stuck at GND due to stuck port data_in                                         ;
; value_index_receiver:Value_Index_Receiver|block_transfer_state[10]                                                          ; Stuck at GND due to stuck port data_in                                         ;
; row_length_receiver:Row_Length_Receiver|block_transfer_state[10]                                                            ; Stuck at GND due to stuck port data_in                                         ;
; block_transfer_state[10]                                                                                                    ; Stuck at GND due to stuck port data_in                                         ;
; Total Number of Removed Registers = 239                                                                                     ;                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                              ;
+-------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+
; active_block:BLOCK_TRANSFER_INST|state_in[5]                                                          ; Lost Fanouts              ; active_block:BLOCK_TRANSFER_INST|transfer_received_count[0],                                                        ;
;                                                                                                       ;                           ; active_block:BLOCK_TRANSFER_INST|transfer_received_count[1],                                                        ;
;                                                                                                       ;                           ; active_block:BLOCK_TRANSFER_INST|transfer_received_count[2],                                                        ;
;                                                                                                       ;                           ; active_block:BLOCK_TRANSFER_INST|transfer_received_count[3],                                                        ;
;                                                                                                       ;                           ; active_block:BLOCK_TRANSFER_INST|transfer_received_count[4],                                                        ;
;                                                                                                       ;                           ; active_block:BLOCK_TRANSFER_INST|transfer_received_count[5],                                                        ;
;                                                                                                       ;                           ; active_block:BLOCK_TRANSFER_INST|transfer_received_count[6],                                                        ;
;                                                                                                       ;                           ; active_block:BLOCK_TRANSFER_INST|transfer_received_count[7],                                                        ;
;                                                                                                       ;                           ; active_block:BLOCK_TRANSFER_INST|ept_length[6]~reg0,                                                                ;
;                                                                                                       ;                           ; active_block:BLOCK_TRANSFER_INST|ept_length[5]~reg0                                                                 ;
; active_block:BLOCK_TRANSFER_INST|state_in[1]                                                          ; Lost Fanouts              ; active_block:BLOCK_TRANSFER_INST|state_in[0]                                                                        ;
; active_block:BLOCK_TRANSFER_INST|state_in[3]                                                          ; Lost Fanouts              ; active_block:BLOCK_TRANSFER_INST|state_in[4]                                                                        ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|data_count[0]                   ; Lost Fanouts              ; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|block_transfer_state.TRANSFER_BYTE            ;
; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|block_transfer_state_counter[0] ; Lost Fanouts              ; value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|block_transfer_state.SEND_COMMAND             ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|data_count[0]                     ; Lost Fanouts              ; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|block_transfer_state.TRANSFER_BYTE              ;
; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|block_transfer_state_counter[0]   ; Lost Fanouts              ; row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|block_transfer_state.SEND_COMMAND               ;
; num_bytes_out[0]                                                                                      ; Stuck at GND              ; active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0] ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                     ;
; num_bytes_out[7]                                                                                      ; Stuck at GND              ; active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7] ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                     ;
; num_bytes_out[6]                                                                                      ; Stuck at GND              ; active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6] ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                     ;
; num_bytes_out[5]                                                                                      ; Stuck at GND              ; active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5] ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                     ;
; num_bytes_out[2]                                                                                      ; Stuck at GND              ; active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2] ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                     ;
; num_bytes_out[1]                                                                                      ; Stuck at GND              ; active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1] ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1990  ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 279   ;
; Number of registers using Asynchronous Clear ; 1962  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1135  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR        ; 4       ;
; led_controller:LED_Control|out_to_led[4]                                                                        ; 1       ;
; led_controller:LED_Control|out_to_led[5]                                                                        ; 1       ;
; led_controller:LED_Control|out_to_led[6]                                                                        ; 1       ;
; led_controller:LED_Control|out_to_led[7]                                                                        ; 1       ;
; led_controller:LED_Control|out_to_led[8]                                                                        ; 1       ;
; led_controller:LED_Control|out_to_led[9]                                                                        ; 1       ;
; led_controller:LED_Control|out_to_led[10]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[11]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[12]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[13]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[14]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[15]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[16]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[17]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[18]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[19]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[20]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[21]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[22]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[23]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[24]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[25]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[26]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[27]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[28]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[29]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[30]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[31]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[32]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[33]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[34]                                                                       ; 1       ;
; led_controller:LED_Control|out_to_led[35]                                                                       ; 1       ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]      ; 8       ;
; active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg ; 4       ;
; cisr_decoder:CISR_Decoder|row_len_fifo_counter[0]                                                               ; 8       ;
; Total number of inverted registers = 36                                                                         ;         ;
+-----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[6] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|multiplier1:Mul|accum[0][29]                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|multiplier1:Mul|accum[1][14]                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|multiplier1:Mul|accum[2][3]                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|multiplier1:Mul|accum[3][22]                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|multiplier1:Mul|accum[4][28]                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|multiplier1:Mul|accum[5][27]                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|block_transfer_state[1]                                                                                                 ;
; 12:1               ; 32 bits   ; 256 LEs       ; 160 LEs              ; 96 LEs                 ; Yes        ; |top|cisr_decoder:CISR_Decoder|next_row_id[24]                                                                               ;
; 12:1               ; 32 bits   ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |top|cisr_decoder:CISR_Decoder|row_id[0][10]                                                                                 ;
; 12:1               ; 32 bits   ; 256 LEs       ; 160 LEs              ; 96 LEs                 ; Yes        ; |top|cisr_decoder:CISR_Decoder|row_id[1][23]                                                                                 ;
; 12:1               ; 32 bits   ; 256 LEs       ; 160 LEs              ; 96 LEs                 ; Yes        ; |top|cisr_decoder:CISR_Decoder|row_id[2][16]                                                                                 ;
; 12:1               ; 32 bits   ; 256 LEs       ; 160 LEs              ; 96 LEs                 ; Yes        ; |top|cisr_decoder:CISR_Decoder|row_id[3][18]                                                                                 ;
; 14:1               ; 32 bits   ; 288 LEs       ; 96 LEs               ; 192 LEs                ; Yes        ; |top|cisr_decoder:CISR_Decoder|row_len_fifo[0][0][3]                                                                         ;
; 14:1               ; 32 bits   ; 288 LEs       ; 96 LEs               ; 192 LEs                ; Yes        ; |top|cisr_decoder:CISR_Decoder|row_len_fifo[0][1][16]                                                                        ;
; 14:1               ; 32 bits   ; 288 LEs       ; 96 LEs               ; 192 LEs                ; Yes        ; |top|cisr_decoder:CISR_Decoder|row_len_fifo[0][2][2]                                                                         ;
; 14:1               ; 32 bits   ; 288 LEs       ; 96 LEs               ; 192 LEs                ; Yes        ; |top|cisr_decoder:CISR_Decoder|row_len_fifo[0][3][30]                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |top|multiplier1:Mul|Mux13                                                                                                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |top|multiplier1:Mul|Mux51                                                                                                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |top|multiplier1:Mul|Mux79                                                                                                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |top|multiplier1:Mul|Mux116                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|cisr_decoder:CISR_Decoder|next_row_id                                                                                   ;
; 32:1               ; 8 bits    ; 168 LEs       ; 128 LEs              ; 40 LEs                 ; No         ; |top|Mux5                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; NUM_CHANNELS   ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                         ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IDLE                    ; 0     ; Signed Integer                                                                                               ;
; ASSERT_RD_N             ; 1     ; Signed Integer                                                                                               ;
; WAIT_FOR_RD_COMPLETION  ; 2     ; Signed Integer                                                                                               ;
; WAIT_FOR_DE_ASSERT_RD_N ; 3     ; Signed Integer                                                                                               ;
; DE_ASSERT_RD_N          ; 4     ; Signed Integer                                                                                               ;
; CHECK_TXE               ; 5     ; Signed Integer                                                                                               ;
; ASSERT_WR               ; 6     ; Signed Integer                                                                                               ;
; WAIT_FOR_WR_COMPLETION  ; 7     ; Signed Integer                                                                                               ;
; DE_ASSERT_WR            ; 8     ; Signed Integer                                                                                               ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eptWireOR:wireOR ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 5     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_length_receiver:Row_Length_Receiver ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; NUM_CHANNELS   ; 4     ; Signed Integer                                              ;
; ADDRESS        ; 001   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: value_index_receiver:Value_Index_Receiver ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; NUM_CHANNELS   ; 4     ; Signed Integer                                                ;
; ADDRESS        ; 010   ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cisr_decoder:CISR_Decoder ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; NUM_CHANNELS       ; 4     ; Signed Integer                            ;
; ROW_LEN_FIFO_DEPTH ; 4     ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier1:Mul ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; NUM_CHANNELS   ; 4     ; Signed Integer                      ;
; MATRIX_SIZE    ; 6     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; vector.mif           ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_nt32      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; vector.mif           ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_nt32      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                     ;
+------------------------------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 32           ; Signed Integer                           ;
; LPM_WIDTHB                                     ; 32           ; Signed Integer                           ;
; LPM_WIDTHP                                     ; 64           ; Signed Integer                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                  ;
; LATENCY                                        ; 0            ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_tfn     ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                  ;
+------------------------------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                     ;
+------------------------------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 32           ; Signed Integer                           ;
; LPM_WIDTHB                                     ; 32           ; Signed Integer                           ;
; LPM_WIDTHP                                     ; 64           ; Signed Integer                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                  ;
; LATENCY                                        ; 0            ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_tfn     ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                  ;
+------------------------------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                     ;
+------------------------------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 32           ; Signed Integer                           ;
; LPM_WIDTHB                                     ; 32           ; Signed Integer                           ;
; LPM_WIDTHP                                     ; 64           ; Signed Integer                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                  ;
; LATENCY                                        ; 0            ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_tfn     ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                  ;
+------------------------------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                     ;
+------------------------------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 32           ; Signed Integer                           ;
; LPM_WIDTHB                                     ; 32           ; Signed Integer                           ;
; LPM_WIDTHP                                     ; 64           ; Signed Integer                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                  ;
; LATENCY                                        ; 0            ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_tfn     ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                  ;
+------------------------------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                      ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 4                                                           ;
; Entity Instance                       ; multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                          ;
;     -- LPM_WIDTHB                     ; 32                                                          ;
;     -- LPM_WIDTHP                     ; 64                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                          ;
;     -- LPM_WIDTHB                     ; 32                                                          ;
;     -- LPM_WIDTHP                     ; 64                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                          ;
;     -- LPM_WIDTHB                     ; 32                                                          ;
;     -- LPM_WIDTHP                     ; 64                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                          ;
;     -- LPM_WIDTHB                     ; 32                                                          ;
;     -- LPM_WIDTHP                     ; 64                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|MULT:mul[3].mul"                                                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "result[63..32]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|MULT:mul[2].mul"                                                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "result[63..32]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|MULT:mul[1].mul"                                                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "result[63..32]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|MULT:mul[0].mul"                                                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "result[63..32]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:ready_store1"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; en       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clear    ; Input  ; Info     ; Stuck at GND                                                                        ;
; D[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:ready_store0"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; en       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clear    ; Input  ; Info     ; Stuck at GND                                                                        ;
; D[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[3].matrix_value_store1" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                           ;
; clear ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[3].row_id_store1" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                     ;
; clear ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[3].matrix_value_store0" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                           ;
; clear ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[3].row_id_store0" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                     ;
; clear ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[2].matrix_value_store1" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                           ;
; clear ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[2].row_id_store1" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                     ;
; clear ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[2].matrix_value_store0" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                           ;
; clear ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[2].row_id_store0" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                     ;
; clear ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[1].matrix_value_store1" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                           ;
; clear ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[1].row_id_store1" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                     ;
; clear ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[1].matrix_value_store0" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                           ;
; clear ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[1].row_id_store0" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                     ;
; clear ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[0].matrix_value_store1" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                           ;
; clear ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[0].row_id_store1" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                     ;
; clear ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[0].matrix_value_store0" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                           ;
; clear ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier1:Mul|register:store[0].row_id_store0" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                     ;
; clear ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "cisr_decoder:CISR_Decoder"              ;
+-----------------------+--------+----------+------------------------+
; Port                  ; Type   ; Severity ; Details                ;
+-----------------------+--------+----------+------------------------+
; row_len_fifo_overflow ; Output ; Info     ; Explicitly unconnected ;
+-----------------------+--------+----------+------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "row_length_receiver:Row_Length_Receiver" ;
+------+--------+----------+------------------------------------------+
; Port ; Type   ; Severity ; Details                                  ;
+------+--------+----------+------------------------------------------+
; done ; Output ; Info     ; Explicitly unconnected                   ;
+------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ENDPOINT_BUSY  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; FT_245_SM_BUSY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "led_controller:LED_Control" ;
+------------------+-------+----------+------------------+
; Port             ; Type  ; Severity ; Details          ;
+------------------+-------+----------+------------------+
; led_data_ld      ; Input ; Info     ; Stuck at VCC     ;
; led_data[35..32] ; Input ; Info     ; Stuck at GND     ;
+------------------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ff         ; 1990                        ;
;     CLR               ; 837                         ;
;     CLR SLD           ; 15                          ;
;     ENA               ; 15                          ;
;     ENA CLR           ; 774                         ;
;     ENA CLR SCLR      ; 34                          ;
;     ENA CLR SLD       ; 302                         ;
;     ENA SLD           ; 10                          ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 9                           ;
; cycloneiii_lcell_comb ; 5815                        ;
;     arith             ; 1428                        ;
;         2 data inputs ; 1176                        ;
;         3 data inputs ; 252                         ;
;     normal            ; 4387                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 115                         ;
;         2 data inputs ; 168                         ;
;         3 data inputs ; 1089                        ;
;         4 data inputs ; 3013                        ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 78.70                       ;
; Average LUT depth     ; 36.57                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:58     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue May 05 16:47:25 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/pipelines/row_accumulator.sv
    Info (12023): Found entity 1: multiplier1 File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/pipelines/mult.v
    Info (12023): Found entity 1: MULT File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/pipelines/lib.sv
    Info (12023): Found entity 1: register File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/lib.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v Line: 40
Info (12021): Found 3 design units, including 3 entities, in source file src/cisr_receivers.sv
    Info (12023): Found entity 1: row_length_receiver File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 1
    Info (12023): Found entity 2: value_index_receiver File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 118
    Info (12023): Found entity 3: cisr_decoder File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 251
Info (12021): Found 1 design units, including 1 entities, in source file src/active_transfer/ft_245_state_machine.v
    Info (12023): Found entity 1: ft_245_state_machine File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/active_transfer/eptwireor.v
    Info (12023): Found entity 1: eptWireOR File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/eptWireOR.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/active_transfer/endpoint_registers.vqm
    Info (12023): Found entity 1: endpoint_registers File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/active_transfer/active_trigger.vqm
    Info (12023): Found entity 1: active_trigger File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/active_transfer/active_transfer_library.v
    Info (12023): Found entity 1: active_transfer_library File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file src/active_transfer/active_transfer.vqm
    Info (12023): Found entity 1: active_transfer File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer.vqm Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/active_transfer/active_control_register.vqm
    Info (12023): Found entity 1: active_control_register File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_control_register.vqm Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/active_transfer/active_block.vqm
    Info (12023): Found entity 1: active_block File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/peripherals/led_controller.sv
    Info (12023): Found entity 1: led_controller File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/peripherals/led_controller.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file src/top.sv
    Info (12023): Found entity 1: top File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 21
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(45): object "trigger_out" assigned a value but never read File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 45
Warning (10036): Verilog HDL or VHDL warning at top.sv(46): object "rst_trigger" assigned a value but never read File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 46
Warning (10230): Verilog HDL assignment warning at top.sv(260): truncated value with size 32 to match size of target (8) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 260
Warning (10230): Verilog HDL assignment warning at top.sv(272): truncated value with size 32 to match size of target (8) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 272
Warning (10034): Output port "SD_CLK" at top.sv(37) has no driver File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 37
Info (12128): Elaborating entity "led_controller" for hierarchy "led_controller:LED_Control" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 82
Info (12128): Elaborating entity "active_transfer_library" for hierarchy "active_transfer_library:Active_Transfer_Controller" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 98
Info (12128): Elaborating entity "ft_245_state_machine" for hierarchy "active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v Line: 98
Warning (10858): Verilog HDL warning at ft_245_state_machine.v(96): object usb_rxf_reg used but never assigned File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at ft_245_state_machine.v(162): variable "USB_DATA_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 162
Warning (10235): Verilog HDL Always Construct warning at ft_245_state_machine.v(164): variable "USB_REGISTER_DECODE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 164
Warning (10240): Verilog HDL Always Construct warning at ft_245_state_machine.v(157): inferring latch(es) for variable "USB_REGISTER_DECODE", which holds its previous value in one or more paths through the always construct File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 157
Warning (10240): Verilog HDL Always Construct warning at ft_245_state_machine.v(340): inferring latch(es) for variable "USB_RD_N", which holds its previous value in one or more paths through the always construct File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 340
Warning (10235): Verilog HDL Always Construct warning at ft_245_state_machine.v(423): variable "USB_WR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 423
Info (10041): Inferred latch for "USB_RD_N" at ft_245_state_machine.v(340) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 340
Info (10041): Inferred latch for "USB_REGISTER_DECODE[0]" at ft_245_state_machine.v(161) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 161
Info (10041): Inferred latch for "USB_REGISTER_DECODE[1]" at ft_245_state_machine.v(161) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 161
Info (10041): Inferred latch for "USB_REGISTER_DECODE[2]" at ft_245_state_machine.v(161) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 161
Info (10041): Inferred latch for "USB_REGISTER_DECODE[3]" at ft_245_state_machine.v(161) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 161
Info (10041): Inferred latch for "USB_REGISTER_DECODE[4]" at ft_245_state_machine.v(161) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 161
Info (10041): Inferred latch for "USB_REGISTER_DECODE[5]" at ft_245_state_machine.v(161) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 161
Info (10041): Inferred latch for "USB_REGISTER_DECODE[6]" at ft_245_state_machine.v(161) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 161
Info (10041): Inferred latch for "USB_REGISTER_DECODE[7]" at ft_245_state_machine.v(161) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 161
Info (10041): Inferred latch for "DATA_BYTE_READY" at ft_245_state_machine.v(118) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 118
Info (12128): Elaborating entity "endpoint_registers" for hierarchy "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v Line: 117
Info (12128): Elaborating entity "eptWireOR" for hierarchy "eptWireOR:wireOR" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 102
Info (12128): Elaborating entity "active_trigger" for hierarchy "active_trigger:ACTIVE_TRIGGER_INST" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 114
Info (12128): Elaborating entity "row_length_receiver" for hierarchy "row_length_receiver:Row_Length_Receiver" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 129
Warning (10230): Verilog HDL assignment warning at cisr_receivers.sv(88): truncated value with size 32 to match size of target (2) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 88
Warning (10230): Verilog HDL assignment warning at cisr_receivers.sv(91): truncated value with size 32 to match size of target (8) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 91
Info (12128): Elaborating entity "active_block" for hierarchy "row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 42
Info (12128): Elaborating entity "value_index_receiver" for hierarchy "value_index_receiver:Value_Index_Receiver" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 139
Warning (10230): Verilog HDL assignment warning at cisr_receivers.sv(223): truncated value with size 32 to match size of target (2) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 223
Warning (10230): Verilog HDL assignment warning at cisr_receivers.sv(226): truncated value with size 32 to match size of target (8) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 226
Info (12128): Elaborating entity "cisr_decoder" for hierarchy "cisr_decoder:CISR_Decoder" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 157
Warning (10230): Verilog HDL assignment warning at cisr_receivers.sv(301): truncated value with size 32 to match size of target (16) File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 301
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "row_len_fifo" into its bus
Info (12128): Elaborating entity "multiplier1" for hierarchy "multiplier1:Mul" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 169
Info (12128): Elaborating entity "ROM" for hierarchy "multiplier1:Mul|ROM:mem0" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v Line: 94
Info (12130): Elaborated megafunction instantiation "multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v Line: 94
Info (12133): Instantiated megafunction "multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "vector.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nt32.tdf
    Info (12023): Found entity 1: altsyncram_nt32 File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/altsyncram_nt32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nt32" for hierarchy "multiplier1:Mul|ROM:mem0|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "register" for hierarchy "multiplier1:Mul|register:store[0].row_id_store0" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv Line: 45
Info (12128): Elaborating entity "MULT" for hierarchy "multiplier1:Mul|MULT:mul[0].mul" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv Line: 94
Info (12128): Elaborating entity "lpm_mult" for hierarchy "multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v Line: 60
Info (12130): Elaborated megafunction instantiation "multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v Line: 60
Info (12133): Instantiated megafunction "multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tfn.tdf
    Info (12023): Found entity 1: mult_tfn File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf Line: 31
Info (12128): Elaborating entity "mult_tfn" for hierarchy "multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Warning (12020): Port "transfer_to_host" on the entity instantiation of "Block_Receiver" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 158
Warning (12020): Port "uc_length" on the entity instantiation of "Block_Receiver" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 158
Warning (12020): Port "transfer_to_host" on the entity instantiation of "Block_Receiver" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 42
Warning (12020): Port "uc_length" on the entity instantiation of "Block_Receiver" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv Line: 42
Warning (12020): Port "trigger_to_host" on the entity instantiation of "ACTIVE_TRIGGER_INST" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 114
Info (13014): Ignored 760 buffer(s)
    Info (13019): Ignored 760 SOFT buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf Line: 67
        Warning (14320): Synthesized away node "multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf Line: 91
        Warning (14320): Synthesized away node "multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf Line: 67
        Warning (14320): Synthesized away node "multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf Line: 91
        Warning (14320): Synthesized away node "multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf Line: 67
        Warning (14320): Synthesized away node "multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf Line: 91
        Warning (14320): Synthesized away node "multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf Line: 67
        Warning (14320): Synthesized away node "multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf Line: 91
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 38
Info (13000): Registers with preset signals will power-up high File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "bc_out[0]" is stuck at GND File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 27
    Warning (13410): Pin "LED[0]" is stuck at VCC File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 31
    Warning (13410): Pin "LED[1]" is stuck at VCC File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 31
    Warning (13410): Pin "LED[2]" is stuck at VCC File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 31
    Warning (13410): Pin "LED[3]" is stuck at VCC File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 31
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (17049): 65 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 357
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 359
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 357
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 359
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 359
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 358
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 359
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 358
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 359
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 359
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 359
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 359
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[4]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm Line: 109
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[5]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm Line: 109
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[2]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm Line: 109
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[3]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm Line: 109
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[7]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm Line: 109
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[6]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm Line: 109
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[0]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm Line: 109
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[1]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm Line: 109
    Info (17048): Logic cell "value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|transfer_to_device[2]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 48
    Info (17048): Logic cell "value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|transfer_to_device[6]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 48
    Info (17048): Logic cell "value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|transfer_to_device[7]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 48
    Info (17048): Logic cell "value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|ept_length[0]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 44
    Info (17048): Logic cell "value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver|ept_length[4]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 44
    Info (17048): Logic cell "row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|transfer_to_device[2]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 48
    Info (17048): Logic cell "row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|transfer_to_device[6]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 48
    Info (17048): Logic cell "row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|transfer_to_device[7]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 48
    Info (17048): Logic cell "row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|ept_length[0]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 44
    Info (17048): Logic cell "row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver|ept_length[4]~reg0_ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm Line: 44
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 348
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 348
    Info (17048): Logic cell "active_transfer_library:Active_Transfer_Controller|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]~ICOMBOUT" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm Line: 348
Info (144001): Generated suppressed messages file C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SD_DATA[0]" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 40
    Warning (15610): No output dependent on input pin "SD_DATA[1]" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 40
    Warning (15610): No output dependent on input pin "SD_DATA[2]" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 40
    Warning (15610): No output dependent on input pin "SD_DATA[3]" File: C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv Line: 40
Info (21057): Implemented 7045 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 6898 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 24 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Tue May 05 16:48:42 2020
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:01:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.map.smsg.


