Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan  6 15:33:01 2025
| Host         : DESKTOP-87K58HJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   1           
SYNTH-10   Warning           Wide multiplier                                         7           
TIMING-20  Warning           Non-clocked latch                                       173         
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (173)
5. checking no_input_delay (9)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (3129)
---------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/alu/div/ready_o_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/alu/div_stall_reg/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/cp0_reg/cause_o_reg[8]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/cp0_reg/cause_o_reg[9]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/cp0_reg/status_o_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/cp0_reg/status_o_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/cp0_reg/status_o_reg[8]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/cp0_reg/status_o_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[26]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[27]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[28]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[29]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[30]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[31]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2D/q_reg[5]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2M/q_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r2M/q_reg[1]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r4M/q_reg[0]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r4M/q_reg[1]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r4M/q_reg[2]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r4M/q_reg[3]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r4M/q_reg[4]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r4M/q_reg[5]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r5M/q_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r5M/q_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r5M/q_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r5M/q_reg[3]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/r5M/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/regE/q_reg[4]_rep/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/regE/q_reg[5]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/regE/q_reg[6]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/regE/q_reg[7]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/regE/q_reg[8]_rep/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu/mips/datapath/regM/q_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: cpu_resetn_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (173)
--------------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.207       -1.752                     20                 5702        0.076        0.000                      0                 5702        3.000        0.000                       0                  1984  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 16.667}     33.333          30.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll          0.480        0.000                      0                 5313        0.076        0.000                      0                 5313       15.417        0.000                       0                  1879  
  timer_clk_clk_pll        4.351        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          0.543        0.000                      0                   33        0.176        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll       -0.207       -1.752                     20                   65        0.167        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         11.398        0.000                      0                  225       15.601        0.000                      0                  225  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/regW/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/hilo_reg/hilo_reg_reg[63]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        16.129ns  (logic 9.290ns (57.597%)  route 6.839ns (42.403%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.575ns = ( 33.908 - 33.333 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.629    17.148    cpu/mips/datapath/regW/n_0_2942_BUFG
    SLICE_X28Y68         FDCE                                         r  cpu/mips/datapath/regW/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.419    17.567 r  cpu/mips/datapath/regW/q_reg[1]/Q
                         net (fo=60, routed)          1.169    18.736    cpu/mips/datapath/resmux/q_reg[0][0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.290    19.026 r  cpu/mips/datapath/resmux/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           1.013    20.039    cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_2[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.371 r  cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_3/O
                         net (fo=2, routed)           0.467    20.838    cpu/mips/datapath/alusrcbmux/srcb2E[8]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.962 r  cpu/mips/datapath/alusrcbmux/b_save_reg[9]_i_2/O
                         net (fo=32, routed)          0.714    21.677    cpu/mips/datapath/alu/srcb4E[8]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[47])
                                                      3.656    25.333 r  cpu/mips/datapath/alu/hilo_out0__1/P[47]
                         net (fo=36, routed)          1.218    26.551    cpu/mips/datapath/alu/hilo_out0__1_n_63
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[1])
                                                      1.820    28.371 r  cpu/mips/datapath/alu/hilo_out0__2/P[1]
                         net (fo=2, routed)           0.766    29.137    cpu/mips/datapath/alu/p_1_in[18]
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    29.261 r  cpu/mips/datapath/alu/hilo_reg[19]_i_13/O
                         net (fo=1, routed)           0.000    29.261    cpu/mips/datapath/alu/hilo_reg[19]_i_13_n_5
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.659 r  cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.659    cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6_n_5
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.773 r  cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.773    cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6_n_5
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.887 r  cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.887    cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6_n_5
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.001 r  cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.001    cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5_n_5
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.115 r  cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6/CO[3]
                         net (fo=1, routed)           0.009    30.124    cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6_n_5
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.238    cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6_n_5
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.352    cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5_n_5
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.466    cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5_n_5
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.580    cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5_n_5
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  cpu/mips/datapath/alu/hilo_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.694    cpu/mips/datapath/alu/hilo_reg_reg[55]_i_6_n_5
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  cpu/mips/datapath/alu/hilo_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    cpu/mips/datapath/alu/hilo_reg_reg[59]_i_6_n_5
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.121 r  cpu/mips/datapath/alu/hilo_reg_reg[62]_i_5/O[3]
                         net (fo=2, routed)           0.574    31.695    cpu/mips/datapath/alu/hilo_out0__2_10[3]
    SLICE_X9Y80          LUT4 (Prop_lut4_I0_O)        0.306    32.001 r  cpu/mips/datapath/alu/hilo_reg[63]_i_8/O
                         net (fo=1, routed)           0.151    32.152    cpu/mips/datapath/alu/div/hilo_reg[63]_i_4
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    32.276 r  cpu/mips/datapath/alu/div/hilo_reg[63]_i_6/O
                         net (fo=1, routed)           0.305    32.582    cpu/mips/datapath/regE/hilo_reg_reg[63]_3
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    32.706 r  cpu/mips/datapath/regE/hilo_reg[63]_i_4/O
                         net (fo=1, routed)           0.452    33.158    cpu/mips/datapath/regE/hilo_reg[63]_i_4_n_5
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.120    33.278 r  cpu/mips/datapath/regE/hilo_reg[63]_i_2/O
                         net (fo=1, routed)           0.000    33.278    cpu/mips/datapath/hilo_reg/D[63]
    SLICE_X9Y78          FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    31.697    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    31.797 f  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    32.308    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.399 f  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.509    33.908    cpu/mips/datapath/hilo_reg/n_0_2942_BUFG
    SLICE_X9Y78          FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[63]/C  (IS_INVERTED)
                         clock pessimism             -0.133    33.775    
                         clock uncertainty           -0.095    33.680    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.078    33.758    cpu/mips/datapath/hilo_reg/hilo_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         33.758    
                         arrival time                         -33.278    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/regW/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/hilo_reg/hilo_reg_reg[36]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        15.934ns  (logic 8.499ns (53.339%)  route 7.435ns (46.661%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.575ns = ( 33.908 - 33.333 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.629    17.148    cpu/mips/datapath/regW/n_0_2942_BUFG
    SLICE_X28Y68         FDCE                                         r  cpu/mips/datapath/regW/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.419    17.567 r  cpu/mips/datapath/regW/q_reg[1]/Q
                         net (fo=60, routed)          1.169    18.736    cpu/mips/datapath/resmux/q_reg[0][0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.290    19.026 r  cpu/mips/datapath/resmux/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           1.013    20.039    cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_2[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.371 r  cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_3/O
                         net (fo=2, routed)           0.467    20.838    cpu/mips/datapath/alusrcbmux/srcb2E[8]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.962 r  cpu/mips/datapath/alusrcbmux/b_save_reg[9]_i_2/O
                         net (fo=32, routed)          0.714    21.677    cpu/mips/datapath/alu/srcb4E[8]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[47])
                                                      3.656    25.333 r  cpu/mips/datapath/alu/hilo_out0__1/P[47]
                         net (fo=36, routed)          0.992    26.325    cpu/mips/datapath/alu/hilo_out0__1_n_63
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[40]_P[1])
                                                      1.820    28.145 r  cpu/mips/datapath/alu/hilo_out0__5/P[1]
                         net (fo=2, routed)           0.791    28.936    cpu/mips/datapath/alu/hilo_out0__5_n_109
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.124    29.060 r  cpu/mips/datapath/alu/hilo_reg[19]_i_10/O
                         net (fo=1, routed)           0.000    29.060    cpu/mips/datapath/alu/hilo_reg[19]_i_10_n_5
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.440 r  cpu/mips/datapath/alu/hilo_reg_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.440    cpu/mips/datapath/alu/hilo_reg_reg[19]_i_5_n_5
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.557 r  cpu/mips/datapath/alu/hilo_reg_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.557    cpu/mips/datapath/alu/hilo_reg_reg[23]_i_5_n_5
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.674 r  cpu/mips/datapath/alu/hilo_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.674    cpu/mips/datapath/alu/hilo_reg_reg[27]_i_5_n_5
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.791 r  cpu/mips/datapath/alu/hilo_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.791    cpu/mips/datapath/alu/hilo_reg_reg[31]_i_6_n_5
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.908 r  cpu/mips/datapath/alu/hilo_reg_reg[32]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.908    cpu/mips/datapath/alu/hilo_reg_reg[32]_i_5_n_5
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.127 r  cpu/mips/datapath/alu/hilo_reg_reg[39]_i_5/O[0]
                         net (fo=2, routed)           0.836    30.963    cpu/mips/datapath/alu/hilo_out0__5_5[0]
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.295    31.258 r  cpu/mips/datapath/alu/hilo_reg[36]_i_6/O
                         net (fo=1, routed)           0.405    31.663    cpu/mips/datapath/alu/div/hilo_reg[36]_i_2
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    31.787 r  cpu/mips/datapath/alu/div/hilo_reg[36]_i_4/O
                         net (fo=1, routed)           0.407    32.194    cpu/mips/datapath/regE/hilo_reg_reg[36]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    32.318 r  cpu/mips/datapath/regE/hilo_reg[36]_i_2/O
                         net (fo=1, routed)           0.640    32.958    cpu/mips/datapath/regE/hilo_reg[36]_i_2_n_5
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.124    33.082 r  cpu/mips/datapath/regE/hilo_reg[36]_i_1/O
                         net (fo=1, routed)           0.000    33.082    cpu/mips/datapath/hilo_reg/D[36]
    SLICE_X9Y78          FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    31.697    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    31.797 f  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    32.308    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.399 f  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.509    33.908    cpu/mips/datapath/hilo_reg/n_0_2942_BUFG
    SLICE_X9Y78          FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[36]/C  (IS_INVERTED)
                         clock pessimism             -0.133    33.775    
                         clock uncertainty           -0.095    33.680    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.034    33.714    cpu/mips/datapath/hilo_reg/hilo_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         33.714    
                         arrival time                         -33.082    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/regW/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/hilo_reg/hilo_reg_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        15.699ns  (logic 9.188ns (58.525%)  route 6.511ns (41.475%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.576ns = ( 33.909 - 33.333 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.629    17.148    cpu/mips/datapath/regW/n_0_2942_BUFG
    SLICE_X28Y68         FDCE                                         r  cpu/mips/datapath/regW/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.419    17.567 r  cpu/mips/datapath/regW/q_reg[1]/Q
                         net (fo=60, routed)          1.169    18.736    cpu/mips/datapath/resmux/q_reg[0][0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.290    19.026 r  cpu/mips/datapath/resmux/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           1.013    20.039    cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_2[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.371 r  cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_3/O
                         net (fo=2, routed)           0.467    20.838    cpu/mips/datapath/alusrcbmux/srcb2E[8]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.962 r  cpu/mips/datapath/alusrcbmux/b_save_reg[9]_i_2/O
                         net (fo=32, routed)          0.714    21.677    cpu/mips/datapath/alu/srcb4E[8]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[47])
                                                      3.656    25.333 r  cpu/mips/datapath/alu/hilo_out0__1/P[47]
                         net (fo=36, routed)          1.218    26.551    cpu/mips/datapath/alu/hilo_out0__1_n_63
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[1])
                                                      1.820    28.371 r  cpu/mips/datapath/alu/hilo_out0__2/P[1]
                         net (fo=2, routed)           0.766    29.137    cpu/mips/datapath/alu/p_1_in[18]
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    29.261 r  cpu/mips/datapath/alu/hilo_reg[19]_i_13/O
                         net (fo=1, routed)           0.000    29.261    cpu/mips/datapath/alu/hilo_reg[19]_i_13_n_5
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.659 r  cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.659    cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6_n_5
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.773 r  cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.773    cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6_n_5
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.887 r  cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.887    cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6_n_5
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.001 r  cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.001    cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5_n_5
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.115 r  cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6/CO[3]
                         net (fo=1, routed)           0.009    30.124    cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6_n_5
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.238    cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6_n_5
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.352    cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5_n_5
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.466    cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5_n_5
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.580    cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5_n_5
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  cpu/mips/datapath/alu/hilo_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.694    cpu/mips/datapath/alu/hilo_reg_reg[55]_i_6_n_5
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  cpu/mips/datapath/alu/hilo_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    cpu/mips/datapath/alu/hilo_reg_reg[59]_i_6_n_5
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.142 r  cpu/mips/datapath/alu/hilo_reg_reg[62]_i_5/O[1]
                         net (fo=2, routed)           0.599    31.741    cpu/mips/datapath/alu/hilo_out0__2_10[1]
    SLICE_X13Y80         LUT4 (Prop_lut4_I2_O)        0.303    32.044 r  cpu/mips/datapath/alu/hilo_reg[61]_i_5/O
                         net (fo=1, routed)           0.154    32.198    cpu/mips/datapath/alu/div/hilo_reg_reg[61]_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.124    32.322 r  cpu/mips/datapath/alu/div/hilo_reg[61]_i_3/O
                         net (fo=1, routed)           0.401    32.724    cpu/mips/datapath/regE/hilo_reg_reg[61]
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.124    32.848 r  cpu/mips/datapath/regE/hilo_reg[61]_i_1/O
                         net (fo=1, routed)           0.000    32.848    cpu/mips/datapath/hilo_reg/D[61]
    SLICE_X13Y79         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    31.697    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    31.797 f  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    32.308    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.399 f  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.510    33.909    cpu/mips/datapath/hilo_reg/n_0_2942_BUFG
    SLICE_X13Y79         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[61]/C  (IS_INVERTED)
                         clock pessimism             -0.133    33.776    
                         clock uncertainty           -0.095    33.681    
    SLICE_X13Y79         FDRE (Setup_fdre_C_D)        0.032    33.713    cpu/mips/datapath/hilo_reg/hilo_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         33.713    
                         arrival time                         -32.848    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/regW/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/hilo_reg/hilo_reg_reg[51]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        15.625ns  (logic 8.704ns (55.706%)  route 6.921ns (44.294%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.570ns = ( 33.903 - 33.333 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.629    17.148    cpu/mips/datapath/regW/n_0_2942_BUFG
    SLICE_X28Y68         FDCE                                         r  cpu/mips/datapath/regW/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.419    17.567 r  cpu/mips/datapath/regW/q_reg[1]/Q
                         net (fo=60, routed)          1.169    18.736    cpu/mips/datapath/resmux/q_reg[0][0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.290    19.026 r  cpu/mips/datapath/resmux/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           1.013    20.039    cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_2[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.371 r  cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_3/O
                         net (fo=2, routed)           0.467    20.838    cpu/mips/datapath/alusrcbmux/srcb2E[8]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.962 r  cpu/mips/datapath/alusrcbmux/b_save_reg[9]_i_2/O
                         net (fo=32, routed)          0.714    21.677    cpu/mips/datapath/alu/srcb4E[8]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[47])
                                                      3.656    25.333 r  cpu/mips/datapath/alu/hilo_out0__1/P[47]
                         net (fo=36, routed)          1.218    26.551    cpu/mips/datapath/alu/hilo_out0__1_n_63
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[1])
                                                      1.820    28.371 r  cpu/mips/datapath/alu/hilo_out0__2/P[1]
                         net (fo=2, routed)           0.766    29.137    cpu/mips/datapath/alu/p_1_in[18]
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    29.261 r  cpu/mips/datapath/alu/hilo_reg[19]_i_13/O
                         net (fo=1, routed)           0.000    29.261    cpu/mips/datapath/alu/hilo_reg[19]_i_13_n_5
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.659 r  cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.659    cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6_n_5
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.773 r  cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.773    cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6_n_5
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.887 r  cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.887    cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6_n_5
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.001 r  cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.001    cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5_n_5
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.115 r  cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6/CO[3]
                         net (fo=1, routed)           0.009    30.124    cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6_n_5
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.238    cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6_n_5
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.352    cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5_n_5
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.466    cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5_n_5
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.779 r  cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5/O[3]
                         net (fo=2, routed)           0.925    31.704    cpu/mips/datapath/regE/hilo_reg_reg[51]_1[3]
    SLICE_X12Y74         LUT6 (Prop_lut6_I3_O)        0.306    32.010 r  cpu/mips/datapath/regE/hilo_reg[51]_i_2/O
                         net (fo=1, routed)           0.639    32.649    cpu/mips/datapath/regE/hilo_reg[51]_i_2_n_5
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    32.773 r  cpu/mips/datapath/regE/hilo_reg[51]_i_1/O
                         net (fo=1, routed)           0.000    32.773    cpu/mips/datapath/hilo_reg/D[51]
    SLICE_X13Y74         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    31.697    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    31.797 f  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    32.308    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.399 f  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.504    33.903    cpu/mips/datapath/hilo_reg/n_0_2942_BUFG
    SLICE_X13Y74         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[51]/C  (IS_INVERTED)
                         clock pessimism             -0.133    33.770    
                         clock uncertainty           -0.095    33.675    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)        0.032    33.707    cpu/mips/datapath/hilo_reg/hilo_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         33.707    
                         arrival time                         -32.773    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/regW/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/hilo_reg/hilo_reg_reg[53]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        15.626ns  (logic 8.958ns (57.326%)  route 6.668ns (42.674%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.578ns = ( 33.911 - 33.333 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.629    17.148    cpu/mips/datapath/regW/n_0_2942_BUFG
    SLICE_X28Y68         FDCE                                         r  cpu/mips/datapath/regW/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.419    17.567 r  cpu/mips/datapath/regW/q_reg[1]/Q
                         net (fo=60, routed)          1.169    18.736    cpu/mips/datapath/resmux/q_reg[0][0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.290    19.026 r  cpu/mips/datapath/resmux/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           1.013    20.039    cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_2[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.371 r  cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_3/O
                         net (fo=2, routed)           0.467    20.838    cpu/mips/datapath/alusrcbmux/srcb2E[8]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.962 r  cpu/mips/datapath/alusrcbmux/b_save_reg[9]_i_2/O
                         net (fo=32, routed)          0.714    21.677    cpu/mips/datapath/alu/srcb4E[8]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[47])
                                                      3.656    25.333 r  cpu/mips/datapath/alu/hilo_out0__1/P[47]
                         net (fo=36, routed)          0.992    26.325    cpu/mips/datapath/alu/hilo_out0__1_n_63
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[40]_P[1])
                                                      1.820    28.145 r  cpu/mips/datapath/alu/hilo_out0__5/P[1]
                         net (fo=2, routed)           0.791    28.936    cpu/mips/datapath/alu/hilo_out0__5_n_109
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.124    29.060 r  cpu/mips/datapath/alu/hilo_reg[19]_i_10/O
                         net (fo=1, routed)           0.000    29.060    cpu/mips/datapath/alu/hilo_reg[19]_i_10_n_5
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.440 r  cpu/mips/datapath/alu/hilo_reg_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.440    cpu/mips/datapath/alu/hilo_reg_reg[19]_i_5_n_5
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.557 r  cpu/mips/datapath/alu/hilo_reg_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.557    cpu/mips/datapath/alu/hilo_reg_reg[23]_i_5_n_5
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.674 r  cpu/mips/datapath/alu/hilo_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.674    cpu/mips/datapath/alu/hilo_reg_reg[27]_i_5_n_5
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.791 r  cpu/mips/datapath/alu/hilo_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.791    cpu/mips/datapath/alu/hilo_reg_reg[31]_i_6_n_5
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.908 r  cpu/mips/datapath/alu/hilo_reg_reg[32]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.908    cpu/mips/datapath/alu/hilo_reg_reg[32]_i_5_n_5
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.025 r  cpu/mips/datapath/alu/hilo_reg_reg[39]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.025    cpu/mips/datapath/alu/hilo_reg_reg[39]_i_5_n_5
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.142 r  cpu/mips/datapath/alu/hilo_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu/mips/datapath/alu/hilo_reg_reg[43]_i_6_n_5
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.259 r  cpu/mips/datapath/alu/hilo_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.259    cpu/mips/datapath/alu/hilo_reg_reg[47]_i_6_n_5
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.376 r  cpu/mips/datapath/alu/hilo_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.009    30.385    cpu/mips/datapath/alu/hilo_reg_reg[51]_i_6_n_5
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.708 r  cpu/mips/datapath/alu/hilo_reg_reg[55]_i_5/O[1]
                         net (fo=2, routed)           0.716    31.423    cpu/mips/datapath/alu/hilo_out0__5_9[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I0_O)        0.306    31.729 r  cpu/mips/datapath/alu/hilo_reg[53]_i_5/O
                         net (fo=1, routed)           0.492    32.221    cpu/mips/datapath/alu/div/hilo_reg_reg[53]_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    32.345 r  cpu/mips/datapath/alu/div/hilo_reg[53]_i_3/O
                         net (fo=1, routed)           0.306    32.651    cpu/mips/datapath/regE/hilo_reg_reg[53]
    SLICE_X10Y78         LUT6 (Prop_lut6_I1_O)        0.124    32.775 r  cpu/mips/datapath/regE/hilo_reg[53]_i_1/O
                         net (fo=1, routed)           0.000    32.775    cpu/mips/datapath/hilo_reg/D[53]
    SLICE_X10Y78         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    31.697    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    31.797 f  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    32.308    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.399 f  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.512    33.911    cpu/mips/datapath/hilo_reg/n_0_2942_BUFG
    SLICE_X10Y78         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[53]/C  (IS_INVERTED)
                         clock pessimism             -0.133    33.778    
                         clock uncertainty           -0.095    33.683    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.082    33.765    cpu/mips/datapath/hilo_reg/hilo_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         33.765    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/regW/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/hilo_reg/hilo_reg_reg[57]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        15.600ns  (logic 9.075ns (58.175%)  route 6.525ns (41.825%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.579ns = ( 33.912 - 33.333 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.629    17.148    cpu/mips/datapath/regW/n_0_2942_BUFG
    SLICE_X28Y68         FDCE                                         r  cpu/mips/datapath/regW/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.419    17.567 r  cpu/mips/datapath/regW/q_reg[1]/Q
                         net (fo=60, routed)          1.169    18.736    cpu/mips/datapath/resmux/q_reg[0][0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.290    19.026 r  cpu/mips/datapath/resmux/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           1.013    20.039    cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_2[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.371 r  cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_3/O
                         net (fo=2, routed)           0.467    20.838    cpu/mips/datapath/alusrcbmux/srcb2E[8]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.962 r  cpu/mips/datapath/alusrcbmux/b_save_reg[9]_i_2/O
                         net (fo=32, routed)          0.714    21.677    cpu/mips/datapath/alu/srcb4E[8]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[47])
                                                      3.656    25.333 r  cpu/mips/datapath/alu/hilo_out0__1/P[47]
                         net (fo=36, routed)          0.992    26.325    cpu/mips/datapath/alu/hilo_out0__1_n_63
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[40]_P[1])
                                                      1.820    28.145 r  cpu/mips/datapath/alu/hilo_out0__5/P[1]
                         net (fo=2, routed)           0.791    28.936    cpu/mips/datapath/alu/hilo_out0__5_n_109
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.124    29.060 r  cpu/mips/datapath/alu/hilo_reg[19]_i_10/O
                         net (fo=1, routed)           0.000    29.060    cpu/mips/datapath/alu/hilo_reg[19]_i_10_n_5
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.440 r  cpu/mips/datapath/alu/hilo_reg_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.440    cpu/mips/datapath/alu/hilo_reg_reg[19]_i_5_n_5
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.557 r  cpu/mips/datapath/alu/hilo_reg_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.557    cpu/mips/datapath/alu/hilo_reg_reg[23]_i_5_n_5
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.674 r  cpu/mips/datapath/alu/hilo_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.674    cpu/mips/datapath/alu/hilo_reg_reg[27]_i_5_n_5
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.791 r  cpu/mips/datapath/alu/hilo_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.791    cpu/mips/datapath/alu/hilo_reg_reg[31]_i_6_n_5
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.908 r  cpu/mips/datapath/alu/hilo_reg_reg[32]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.908    cpu/mips/datapath/alu/hilo_reg_reg[32]_i_5_n_5
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.025 r  cpu/mips/datapath/alu/hilo_reg_reg[39]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.025    cpu/mips/datapath/alu/hilo_reg_reg[39]_i_5_n_5
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.142 r  cpu/mips/datapath/alu/hilo_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu/mips/datapath/alu/hilo_reg_reg[43]_i_6_n_5
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.259 r  cpu/mips/datapath/alu/hilo_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.259    cpu/mips/datapath/alu/hilo_reg_reg[47]_i_6_n_5
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.376 r  cpu/mips/datapath/alu/hilo_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.009    30.385    cpu/mips/datapath/alu/hilo_reg_reg[51]_i_6_n_5
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.502 r  cpu/mips/datapath/alu/hilo_reg_reg[55]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.502    cpu/mips/datapath/alu/hilo_reg_reg[55]_i_5_n_5
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.825 r  cpu/mips/datapath/alu/hilo_reg_reg[59]_i_5/O[1]
                         net (fo=2, routed)           0.743    31.567    cpu/mips/datapath/alu/hilo_out0__5_10[1]
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.306    31.873 r  cpu/mips/datapath/alu/hilo_reg[57]_i_5/O
                         net (fo=1, routed)           0.161    32.034    cpu/mips/datapath/alu/div/hilo_reg_reg[57]_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.124    32.158 r  cpu/mips/datapath/alu/div/hilo_reg[57]_i_3/O
                         net (fo=1, routed)           0.466    32.624    cpu/mips/datapath/regE/hilo_reg_reg[57]
    SLICE_X10Y80         LUT6 (Prop_lut6_I1_O)        0.124    32.748 r  cpu/mips/datapath/regE/hilo_reg[57]_i_1/O
                         net (fo=1, routed)           0.000    32.748    cpu/mips/datapath/hilo_reg/D[57]
    SLICE_X10Y80         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    31.697    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    31.797 f  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    32.308    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.399 f  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.513    33.912    cpu/mips/datapath/hilo_reg/n_0_2942_BUFG
    SLICE_X10Y80         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[57]/C  (IS_INVERTED)
                         clock pessimism             -0.133    33.779    
                         clock uncertainty           -0.095    33.684    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.084    33.768    cpu/mips/datapath/hilo_reg/hilo_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         33.768    
                         arrival time                         -32.748    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/pcreg/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        12.235ns  (logic 0.456ns (3.727%)  route 11.779ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        -2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 31.573 - 33.333 ) 
    Source Clock Delay      (SCD):    0.478ns = ( 17.144 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.625    17.144    cpu/mips/datapath/pcreg/n_0_2942_BUFG
    SLICE_X49Y65         FDCE                                         r  cpu/mips/datapath/pcreg/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDCE (Prop_fdce_C_Q)         0.456    17.600 r  cpu/mips/datapath/pcreg/q_reg[12]/Q
                         net (fo=119, routed)        11.779    29.380    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.732    31.573    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    31.066    
                         clock uncertainty           -0.095    30.971    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    30.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.405    
                         arrival time                         -29.380    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/regW/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/hilo_reg/hilo_reg_reg[54]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        15.535ns  (logic 8.864ns (57.060%)  route 6.671ns (42.940%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.572ns = ( 33.905 - 33.333 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.629    17.148    cpu/mips/datapath/regW/n_0_2942_BUFG
    SLICE_X28Y68         FDCE                                         r  cpu/mips/datapath/regW/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.419    17.567 r  cpu/mips/datapath/regW/q_reg[1]/Q
                         net (fo=60, routed)          1.169    18.736    cpu/mips/datapath/resmux/q_reg[0][0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.290    19.026 r  cpu/mips/datapath/resmux/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           1.013    20.039    cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_2[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.371 r  cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_3/O
                         net (fo=2, routed)           0.467    20.838    cpu/mips/datapath/alusrcbmux/srcb2E[8]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.962 r  cpu/mips/datapath/alusrcbmux/b_save_reg[9]_i_2/O
                         net (fo=32, routed)          0.714    21.677    cpu/mips/datapath/alu/srcb4E[8]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[47])
                                                      3.656    25.333 r  cpu/mips/datapath/alu/hilo_out0__1/P[47]
                         net (fo=36, routed)          1.218    26.551    cpu/mips/datapath/alu/hilo_out0__1_n_63
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[1])
                                                      1.820    28.371 r  cpu/mips/datapath/alu/hilo_out0__2/P[1]
                         net (fo=2, routed)           0.766    29.137    cpu/mips/datapath/alu/p_1_in[18]
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    29.261 r  cpu/mips/datapath/alu/hilo_reg[19]_i_13/O
                         net (fo=1, routed)           0.000    29.261    cpu/mips/datapath/alu/hilo_reg[19]_i_13_n_5
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.659 r  cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.659    cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6_n_5
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.773 r  cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.773    cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6_n_5
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.887 r  cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.887    cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6_n_5
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.001 r  cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.001    cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5_n_5
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.115 r  cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6/CO[3]
                         net (fo=1, routed)           0.009    30.124    cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6_n_5
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.238    cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6_n_5
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.352    cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5_n_5
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.466    cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5_n_5
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.580    cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5_n_5
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.819 r  cpu/mips/datapath/alu/hilo_reg_reg[55]_i_6/O[2]
                         net (fo=2, routed)           0.589    31.408    cpu/mips/datapath/alu/hilo_out0__2_8[2]
    SLICE_X14Y78         LUT4 (Prop_lut4_I0_O)        0.302    31.710 r  cpu/mips/datapath/alu/hilo_reg[54]_i_5/O
                         net (fo=1, routed)           0.292    32.002    cpu/mips/datapath/alu/div/hilo_reg_reg[54]_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.126 r  cpu/mips/datapath/alu/div/hilo_reg[54]_i_3/O
                         net (fo=1, routed)           0.433    32.559    cpu/mips/datapath/regE/hilo_reg_reg[54]
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.683 r  cpu/mips/datapath/regE/hilo_reg[54]_i_1/O
                         net (fo=1, routed)           0.000    32.683    cpu/mips/datapath/hilo_reg/D[54]
    SLICE_X15Y76         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    31.697    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    31.797 f  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    32.308    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.399 f  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.506    33.905    cpu/mips/datapath/hilo_reg/n_0_2942_BUFG
    SLICE_X15Y76         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[54]/C  (IS_INVERTED)
                         clock pessimism             -0.133    33.772    
                         clock uncertainty           -0.095    33.677    
    SLICE_X15Y76         FDRE (Setup_fdre_C_D)        0.032    33.709    cpu/mips/datapath/hilo_reg/hilo_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         33.709    
                         arrival time                         -32.683    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/regW/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/hilo_reg/hilo_reg_reg[52]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        15.572ns  (logic 8.844ns (56.793%)  route 6.728ns (43.207%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.570ns = ( 33.903 - 33.333 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.629    17.148    cpu/mips/datapath/regW/n_0_2942_BUFG
    SLICE_X28Y68         FDCE                                         r  cpu/mips/datapath/regW/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.419    17.567 r  cpu/mips/datapath/regW/q_reg[1]/Q
                         net (fo=60, routed)          1.169    18.736    cpu/mips/datapath/resmux/q_reg[0][0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.290    19.026 r  cpu/mips/datapath/resmux/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           1.013    20.039    cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_2[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.371 r  cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_3/O
                         net (fo=2, routed)           0.467    20.838    cpu/mips/datapath/alusrcbmux/srcb2E[8]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.962 r  cpu/mips/datapath/alusrcbmux/b_save_reg[9]_i_2/O
                         net (fo=32, routed)          0.714    21.677    cpu/mips/datapath/alu/srcb4E[8]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[47])
                                                      3.656    25.333 r  cpu/mips/datapath/alu/hilo_out0__1/P[47]
                         net (fo=36, routed)          1.218    26.551    cpu/mips/datapath/alu/hilo_out0__1_n_63
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[1])
                                                      1.820    28.371 r  cpu/mips/datapath/alu/hilo_out0__2/P[1]
                         net (fo=2, routed)           0.766    29.137    cpu/mips/datapath/alu/p_1_in[18]
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    29.261 r  cpu/mips/datapath/alu/hilo_reg[19]_i_13/O
                         net (fo=1, routed)           0.000    29.261    cpu/mips/datapath/alu/hilo_reg[19]_i_13_n_5
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.659 r  cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.659    cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6_n_5
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.773 r  cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.773    cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6_n_5
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.887 r  cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.887    cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6_n_5
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.001 r  cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.001    cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5_n_5
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.115 r  cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6/CO[3]
                         net (fo=1, routed)           0.009    30.124    cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6_n_5
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.238    cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6_n_5
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.352    cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5_n_5
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.466    cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5_n_5
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.580    cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5_n_5
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.802 r  cpu/mips/datapath/alu/hilo_reg_reg[55]_i_6/O[0]
                         net (fo=2, routed)           0.450    31.252    cpu/mips/datapath/alu/hilo_out0__2_8[0]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.299    31.551 r  cpu/mips/datapath/alu/hilo_reg[52]_i_5/O
                         net (fo=1, routed)           0.171    31.722    cpu/mips/datapath/alu/div/hilo_reg_reg[52]_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    31.846 r  cpu/mips/datapath/alu/div/hilo_reg[52]_i_3/O
                         net (fo=1, routed)           0.751    32.597    cpu/mips/datapath/regE/hilo_reg_reg[52]
    SLICE_X12Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.721 r  cpu/mips/datapath/regE/hilo_reg[52]_i_1/O
                         net (fo=1, routed)           0.000    32.721    cpu/mips/datapath/hilo_reg/D[52]
    SLICE_X12Y75         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    31.697    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    31.797 f  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    32.308    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.399 f  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.504    33.903    cpu/mips/datapath/hilo_reg/n_0_2942_BUFG
    SLICE_X12Y75         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[52]/C  (IS_INVERTED)
                         clock pessimism             -0.133    33.770    
                         clock uncertainty           -0.095    33.675    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)        0.082    33.757    cpu/mips/datapath/hilo_reg/hilo_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         33.757    
                         arrival time                         -32.721    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 cpu/mips/datapath/regW/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/hilo_reg/hilo_reg_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        15.571ns  (logic 8.942ns (57.426%)  route 6.629ns (42.574%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.572ns = ( 33.905 - 33.333 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.629    17.148    cpu/mips/datapath/regW/n_0_2942_BUFG
    SLICE_X28Y68         FDCE                                         r  cpu/mips/datapath/regW/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.419    17.567 r  cpu/mips/datapath/regW/q_reg[1]/Q
                         net (fo=60, routed)          1.169    18.736    cpu/mips/datapath/resmux/q_reg[0][0]
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.290    19.026 r  cpu/mips/datapath/resmux/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           1.013    20.039    cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_2[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.332    20.371 r  cpu/mips/datapath/forwardbemux/b_save_reg[9]_i_3/O
                         net (fo=2, routed)           0.467    20.838    cpu/mips/datapath/alusrcbmux/srcb2E[8]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.962 r  cpu/mips/datapath/alusrcbmux/b_save_reg[9]_i_2/O
                         net (fo=32, routed)          0.714    21.677    cpu/mips/datapath/alu/srcb4E[8]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[47])
                                                      3.656    25.333 r  cpu/mips/datapath/alu/hilo_out0__1/P[47]
                         net (fo=36, routed)          1.218    26.551    cpu/mips/datapath/alu/hilo_out0__1_n_63
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[1])
                                                      1.820    28.371 r  cpu/mips/datapath/alu/hilo_out0__2/P[1]
                         net (fo=2, routed)           0.766    29.137    cpu/mips/datapath/alu/p_1_in[18]
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    29.261 r  cpu/mips/datapath/alu/hilo_reg[19]_i_13/O
                         net (fo=1, routed)           0.000    29.261    cpu/mips/datapath/alu/hilo_reg[19]_i_13_n_5
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.659 r  cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.659    cpu/mips/datapath/alu/hilo_reg_reg[19]_i_6_n_5
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.773 r  cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.773    cpu/mips/datapath/alu/hilo_reg_reg[23]_i_6_n_5
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.887 r  cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.887    cpu/mips/datapath/alu/hilo_reg_reg[27]_i_6_n_5
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.001 r  cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.001    cpu/mips/datapath/alu/hilo_reg_reg[31]_i_5_n_5
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.115 r  cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6/CO[3]
                         net (fo=1, routed)           0.009    30.124    cpu/mips/datapath/alu/hilo_reg_reg[32]_i_6_n_5
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.238    cpu/mips/datapath/alu/hilo_reg_reg[39]_i_6_n_5
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.352    cpu/mips/datapath/alu/hilo_reg_reg[43]_i_5_n_5
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.466    cpu/mips/datapath/alu/hilo_reg_reg[47]_i_5_n_5
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.580    cpu/mips/datapath/alu/hilo_reg_reg[51]_i_5_n_5
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.893 r  cpu/mips/datapath/alu/hilo_reg_reg[55]_i_6/O[3]
                         net (fo=2, routed)           0.624    31.517    cpu/mips/datapath/alu/hilo_out0__2_8[3]
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.306    31.823 r  cpu/mips/datapath/alu/hilo_reg[55]_i_7/O
                         net (fo=1, routed)           0.294    32.118    cpu/mips/datapath/alu/div/hilo_reg_reg[55]_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.242 r  cpu/mips/datapath/alu/div/hilo_reg[55]_i_3/O
                         net (fo=1, routed)           0.354    32.596    cpu/mips/datapath/regE/hilo_reg_reg[55]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.720 r  cpu/mips/datapath/regE/hilo_reg[55]_i_1/O
                         net (fo=1, routed)           0.000    32.720    cpu/mips/datapath/hilo_reg/D[55]
    SLICE_X12Y76         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    31.697    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    31.797 f  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    32.308    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.399 f  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.506    33.905    cpu/mips/datapath/hilo_reg/n_0_2942_BUFG
    SLICE_X12Y76         FDRE                                         r  cpu/mips/datapath/hilo_reg/hilo_reg_reg[55]/C  (IS_INVERTED)
                         clock pessimism             -0.133    33.772    
                         clock uncertainty           -0.095    33.677    
    SLICE_X12Y76         FDRE (Setup_fdre_C_D)        0.082    33.759    cpu/mips/datapath/hilo_reg/hilo_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         33.759    
                         arrival time                         -32.720    
  -------------------------------------------------------------------
                         slack                                  1.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cpu/mips/datapath/alu/div/dividend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/alu/div/dividend_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.726%)  route 0.220ns (51.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns = ( 17.693 - 16.667 ) 
    Source Clock Delay      (SCD):    0.459ns = ( 17.126 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    16.916 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    17.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    15.034 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    15.548    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.574 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.710    16.284    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    16.329 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    16.543    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.569 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.557    17.126    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X50Y67         FDRE                                         r  cpu/mips/datapath/alu/div/dividend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164    17.290 r  cpu/mips/datapath/alu/div/dividend_reg[1]/Q
                         net (fo=3, routed)           0.220    17.510    cpu/mips/datapath/alu/div/dividend_reg_n_5_[1]
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.045    17.555 r  cpu/mips/datapath/alu/div/dividend[2]_i_1/O
                         net (fo=1, routed)           0.000    17.555    cpu/mips/datapath/alu/div/dividend[2]_i_1_n_5
    SLICE_X52Y67         FDRE                                         r  cpu/mips/datapath/alu/div/dividend_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    17.611    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    14.948 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    15.508    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.537 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.010    16.547    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    16.603 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    16.841    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.870 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.824    17.693    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X52Y67         FDRE                                         r  cpu/mips/datapath/alu/div/dividend_reg[2]/C
                         clock pessimism             -0.306    17.388    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.091    17.479    cpu/mips/datapath/alu/div/dividend_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.479    
                         arrival time                          17.555    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/mips/datapath/regE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/regM/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.804%)  route 0.259ns (58.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns = ( 17.700 - 16.667 ) 
    Source Clock Delay      (SCD):    0.462ns = ( 17.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    16.916 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    17.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    15.034 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    15.548    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.574 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.710    16.284    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    16.329 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    16.543    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.569 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.560    17.129    cpu/mips/datapath/regE/n_0_2942_BUFG
    SLICE_X52Y60         FDRE                                         r  cpu/mips/datapath/regE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141    17.270 r  cpu/mips/datapath/regE/q_reg[0]/Q
                         net (fo=1, routed)           0.259    17.529    cpu/mips/datapath/regE/q_reg_n_5_[0]
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.045    17.574 r  cpu/mips/datapath/regE/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    17.574    cpu/mips/datapath/regM/q_reg[4]_0[0]
    SLICE_X51Y61         FDCE                                         r  cpu/mips/datapath/regM/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    17.611    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    14.948 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    15.508    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.537 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.010    16.547    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    16.603 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    16.841    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.870 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.831    17.700    cpu/mips/datapath/regM/n_0_2942_BUFG
    SLICE_X51Y61         FDCE                                         r  cpu/mips/datapath/regM/q_reg[0]/C
                         clock pessimism             -0.306    17.395    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.092    17.487    cpu/mips/datapath/regM/q_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.487    
                         arrival time                          17.574    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cpu/mips/datapath/alu/div/dividend_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/alu/div/result_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.251%)  route 0.265ns (58.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns = ( 17.689 - 16.667 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 17.119 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    16.916 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    17.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    15.034 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    15.548    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.574 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.710    16.284    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    16.329 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    16.543    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.569 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.550    17.119    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X52Y73         FDRE                                         r  cpu/mips/datapath/alu/div/dividend_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.141    17.260 r  cpu/mips/datapath/alu/div/dividend_reg[26]/Q
                         net (fo=3, routed)           0.265    17.524    cpu/mips/datapath/alu/div/dividend_reg_n_5_[26]
    SLICE_X49Y73         LUT3 (Prop_lut3_I2_O)        0.045    17.569 r  cpu/mips/datapath/alu/div/result_o[26]_i_1/O
                         net (fo=1, routed)           0.000    17.569    cpu/mips/datapath/alu/div/result_o[26]_i_1_n_5
    SLICE_X49Y73         FDRE                                         r  cpu/mips/datapath/alu/div/result_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    17.611    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    14.948 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    15.508    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.537 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.010    16.547    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    16.603 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    16.841    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.870 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.820    17.689    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X49Y73         FDRE                                         r  cpu/mips/datapath/alu/div/result_o_reg[26]/C
                         clock pessimism             -0.306    17.384    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.091    17.475    cpu/mips/datapath/alu/div/result_o_reg[26]
  -------------------------------------------------------------------
                         required time                        -17.475    
                         arrival time                          17.569    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu/mips/datapath/regE/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/regM/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.185ns (39.243%)  route 0.286ns (60.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns = ( 17.700 - 16.667 ) 
    Source Clock Delay      (SCD):    0.462ns = ( 17.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    16.916 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    17.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    15.034 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    15.548    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.574 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.710    16.284    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    16.329 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    16.543    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.569 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.560    17.129    cpu/mips/datapath/regE/n_0_2942_BUFG
    SLICE_X53Y61         FDRE                                         r  cpu/mips/datapath/regE/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141    17.270 r  cpu/mips/datapath/regE/q_reg[1]/Q
                         net (fo=1, routed)           0.286    17.556    cpu/mips/datapath/regE/cp0_writeE
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.044    17.600 r  cpu/mips/datapath/regE/q[1]_i_1__4/O
                         net (fo=1, routed)           0.000    17.600    cpu/mips/datapath/regM/q_reg[4]_0[1]
    SLICE_X51Y61         FDCE                                         r  cpu/mips/datapath/regM/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    17.611    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    14.948 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    15.508    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.537 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.010    16.547    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    16.603 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    16.841    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.870 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.831    17.700    cpu/mips/datapath/regM/n_0_2942_BUFG
    SLICE_X51Y61         FDCE                                         r  cpu/mips/datapath/regM/q_reg[1]/C
                         clock pessimism             -0.306    17.395    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.107    17.502    cpu/mips/datapath/regM/q_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.502    
                         arrival time                          17.600    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cpu/mips/datapath/r8E/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r4M/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.194%)  route 0.289ns (60.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns = ( 17.700 - 16.667 ) 
    Source Clock Delay      (SCD):    0.462ns = ( 17.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    16.916 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    17.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    15.034 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    15.548    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.574 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.710    16.284    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    16.329 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    16.543    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.569 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.560    17.129    cpu/mips/datapath/r8E/n_0_2942_BUFG
    SLICE_X52Y61         FDRE                                         r  cpu/mips/datapath/r8E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.141    17.270 r  cpu/mips/datapath/r8E/q_reg[1]/Q
                         net (fo=1, routed)           0.289    17.558    cpu/mips/datapath/r8E/opE[1]
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.045    17.603 r  cpu/mips/datapath/r8E/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    17.603    cpu/mips/datapath/r4M/q_reg[5]_0[1]
    SLICE_X51Y61         FDCE                                         r  cpu/mips/datapath/r4M/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    17.611    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    14.948 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    15.508    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.537 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.010    16.547    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    16.603 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    16.841    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.870 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.831    17.700    cpu/mips/datapath/r4M/n_0_2942_BUFG
    SLICE_X51Y61         FDCE                                         r  cpu/mips/datapath/r4M/q_reg[1]/C
                         clock pessimism             -0.306    17.395    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.107    17.502    cpu/mips/datapath/r4M/q_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.502    
                         arrival time                          17.603    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/mips/datapath/alu/div/dividend_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/alu/div/result_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        0.484ns  (logic 0.183ns (37.826%)  route 0.301ns (62.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns = ( 17.694 - 16.667 ) 
    Source Clock Delay      (SCD):    0.456ns = ( 17.123 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    16.916 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    17.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    15.034 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    15.548    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.574 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.710    16.284    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    16.329 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    16.543    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.569 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.554    17.123    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X52Y69         FDRE                                         r  cpu/mips/datapath/alu/div/dividend_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.141    17.264 r  cpu/mips/datapath/alu/div/dividend_reg[9]/Q
                         net (fo=3, routed)           0.301    17.564    cpu/mips/datapath/alu/div/dividend_reg_n_5_[9]
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.042    17.606 r  cpu/mips/datapath/alu/div/result_o[9]_i_1/O
                         net (fo=1, routed)           0.000    17.606    cpu/mips/datapath/alu/div/result_o[9]_i_1_n_5
    SLICE_X48Y69         FDRE                                         r  cpu/mips/datapath/alu/div/result_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    17.611    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    14.948 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    15.508    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.537 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.010    16.547    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    16.603 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    16.841    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.870 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.825    17.694    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X48Y69         FDRE                                         r  cpu/mips/datapath/alu/div/result_o_reg[9]/C
                         clock pessimism             -0.306    17.389    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.107    17.496    cpu/mips/datapath/alu/div/result_o_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.496    
                         arrival time                          17.606    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cpu/mips/datapath/alu/div/dividend_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/alu/div/dividend_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.645%)  route 0.259ns (55.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns = ( 17.693 - 16.667 ) 
    Source Clock Delay      (SCD):    0.459ns = ( 17.126 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    16.916 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    17.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    15.034 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    15.548    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.574 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.710    16.284    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    16.329 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    16.543    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.569 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.557    17.126    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X50Y67         FDRE                                         r  cpu/mips/datapath/alu/div/dividend_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164    17.290 r  cpu/mips/datapath/alu/div/dividend_reg[6]/Q
                         net (fo=3, routed)           0.259    17.549    cpu/mips/datapath/alu/div/dividend_reg_n_5_[6]
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.045    17.594 r  cpu/mips/datapath/alu/div/dividend[7]_i_1/O
                         net (fo=1, routed)           0.000    17.594    cpu/mips/datapath/alu/div/dividend[7]_i_1_n_5
    SLICE_X52Y67         FDRE                                         r  cpu/mips/datapath/alu/div/dividend_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    17.611    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    14.948 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    15.508    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.537 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.010    16.547    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    16.603 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    16.841    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.870 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.824    17.693    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X52Y67         FDRE                                         r  cpu/mips/datapath/alu/div/dividend_reg[7]/C
                         clock pessimism             -0.306    17.388    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.092    17.480    cpu/mips/datapath/alu/div/dividend_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.480    
                         arrival time                          17.594    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/mips/datapath/alu/div/dividend_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/alu/div/result_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll fall@16.667ns)
  Data Path Delay:        0.489ns  (logic 0.183ns (37.436%)  route 0.306ns (62.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns = ( 17.694 - 16.667 ) 
    Source Clock Delay      (SCD):    0.458ns = ( 17.125 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    16.916 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    17.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    15.034 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    15.548    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    15.574 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.710    16.284    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    16.329 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    16.543    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.569 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.556    17.125    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X52Y67         FDRE                                         r  cpu/mips/datapath/alu/div/dividend_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.141    17.266 r  cpu/mips/datapath/alu/div/dividend_reg[7]/Q
                         net (fo=3, routed)           0.306    17.571    cpu/mips/datapath/alu/div/dividend_reg_n_5_[7]
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.042    17.613 r  cpu/mips/datapath/alu/div/result_o[7]_i_1/O
                         net (fo=1, routed)           0.000    17.613    cpu/mips/datapath/alu/div/result_o[7]_i_1_n_5
    SLICE_X49Y69         FDRE                                         r  cpu/mips/datapath/alu/div/result_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    17.611    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    14.948 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    15.508    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.537 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.010    16.547    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    16.603 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    16.841    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.870 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         0.825    17.694    cpu/mips/datapath/alu/div/n_0_2942_BUFG
    SLICE_X49Y69         FDRE                                         r  cpu/mips/datapath/alu/div/result_o_reg[7]/C
                         clock pessimism             -0.306    17.389    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.107    17.496    cpu/mips/datapath/alu/div/result_o_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.496    
                         arrival time                          17.613    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.570    -0.523    confreg/cpu_clk
    SLICE_X33Y51         FDRE                                         r  confreg/timer_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  confreg/timer_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.326    confreg/timer_r1[22]
    SLICE_X33Y51         FDRE                                         r  confreg/timer_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.841    -0.289    confreg/cpu_clk
    SLICE_X33Y51         FDRE                                         r  confreg/timer_r2_reg[22]/C
                         clock pessimism             -0.234    -0.523    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.078    -0.445    confreg/timer_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.636    -0.457    confreg/cpu_clk
    SLICE_X37Y47         FDRE                                         r  confreg/timer_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  confreg/timer_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.260    confreg/timer_r1[6]
    SLICE_X37Y47         FDRE                                         r  confreg/timer_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.910    -0.220    confreg/cpu_clk
    SLICE_X37Y47         FDRE                                         r  confreg/timer_r2_reg[6]/C
                         clock pessimism             -0.236    -0.457    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.078    -0.379    confreg/timer_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X1Y32    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X1Y33    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X1Y13    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X1Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X1Y7     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X1Y8     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X1Y9     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X1Y10    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X2Y3     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         33.333      30.441     RAMB36_X2Y4     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X30Y64    cpu/mips/datapath/rf/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 2.118ns (37.515%)  route 3.528ns (62.485%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.839 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.839    confreg/timer_reg[20]_i_1_n_5
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.956 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.956    confreg/timer_reg[24]_i_1_n_5
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.279 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.279    confreg/timer_reg[28]_i_1_n_11
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.426     7.598    
                         clock uncertainty           -0.077     7.521    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.109     7.630    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 2.110ns (37.427%)  route 3.528ns (62.573%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.839 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.839    confreg/timer_reg[20]_i_1_n_5
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.956 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.956    confreg/timer_reg[24]_i_1_n_5
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.271 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.271    confreg/timer_reg[28]_i_1_n_9
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.426     7.598    
                         clock uncertainty           -0.077     7.521    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.109     7.630    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 2.034ns (36.572%)  route 3.528ns (63.428%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.839 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.839    confreg/timer_reg[20]_i_1_n_5
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.956 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.956    confreg/timer_reg[24]_i_1_n_5
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.195 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.195    confreg/timer_reg[28]_i_1_n_10
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.426     7.598    
                         clock uncertainty           -0.077     7.521    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.109     7.630    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 2.014ns (36.343%)  route 3.528ns (63.657%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.839 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.839    confreg/timer_reg[20]_i_1_n_5
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.956 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.956    confreg/timer_reg[24]_i_1_n_5
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.175    confreg/timer_reg[28]_i_1_n_12
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.426     7.598    
                         clock uncertainty           -0.077     7.521    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.109     7.630    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.001ns (36.193%)  route 3.528ns (63.807%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.839 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.839    confreg/timer_reg[20]_i_1_n_5
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.162 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.162    confreg/timer_reg[24]_i_1_n_11
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.993ns (36.101%)  route 3.528ns (63.899%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.839 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.839    confreg/timer_reg[20]_i_1_n_5
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.154 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.154    confreg/timer_reg[24]_i_1_n_9
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.917ns (35.209%)  route 3.528ns (64.791%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.839 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.839    confreg/timer_reg[20]_i_1_n_5
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.078 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.078    confreg/timer_reg[24]_i_1_n_10
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.897ns (34.970%)  route 3.528ns (65.030%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.839 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.839    confreg/timer_reg[20]_i_1_n_5
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.058 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.058    confreg/timer_reg[24]_i_1_n_12
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.884ns (34.814%)  route 3.528ns (65.186%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.045 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.045    confreg/timer_reg[20]_i_1_n_11
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.876ns (34.717%)  route 3.528ns (65.283%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.631    -2.367    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.527     1.616    confreg/write_timer_begin_r2
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.740    confreg/timer[0]_i_6_n_5
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.253 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    confreg/timer_reg[0]_i_1_n_5
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.370 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    confreg/timer_reg[4]_i_1_n_5
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.487 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.487    confreg/timer_reg[8]_i_1_n_5
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.605    confreg/timer_reg[12]_i_1_n_5
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.722 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    confreg/timer_reg[16]_i_1_n_5
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.037 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.037    confreg/timer_reg[20]_i_1_n_9
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  4.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.637    -0.456    confreg/timer_clk
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.259    confreg/conf_wdata_r1[8]
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.911    -0.219    confreg/timer_clk
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.236    -0.456    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.078    -0.378    confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.568    -0.525    confreg/timer_clk
    SLICE_X37Y56         FDRE                                         r  confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.328    confreg/conf_wdata_r1[31]
    SLICE_X37Y56         FDRE                                         r  confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.839    -0.291    confreg/timer_clk
    SLICE_X37Y56         FDRE                                         r  confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.234    -0.525    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.078    -0.447    confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.635    -0.458    confreg/timer_clk
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.261    confreg/conf_wdata_r1[6]
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.909    -0.221    confreg/timer_clk
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.236    -0.458    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.380    confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.260    confreg/conf_wdata_r1[9]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.236    -0.457    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.379    confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.637    -0.456    confreg/timer_clk
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.259    confreg/conf_wdata_r1[14]
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.911    -0.219    confreg/timer_clk
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism             -0.236    -0.456    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.076    -0.380    confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.568    -0.525    confreg/timer_clk
    SLICE_X37Y56         FDRE                                         r  confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.328    confreg/conf_wdata_r1[30]
    SLICE_X37Y56         FDRE                                         r  confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.839    -0.291    confreg/timer_clk
    SLICE_X37Y56         FDRE                                         r  confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.234    -0.525    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.076    -0.449    confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.635    -0.458    confreg/timer_clk
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.261    confreg/conf_wdata_r1[4]
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.909    -0.221    confreg/timer_clk
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.236    -0.458    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.382    confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.260    confreg/conf_wdata_r1[15]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.236    -0.457    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.381    confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.637    -0.456    confreg/timer_clk
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.259    confreg/conf_wdata_r1[10]
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.911    -0.219    confreg/timer_clk
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.236    -0.456    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.075    -0.381    confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.635    -0.458    confreg/timer_clk
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.261    confreg/conf_wdata_r1[0]
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.909    -0.221    confreg/timer_clk
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.236    -0.458    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.383    confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y46    confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y48    confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47    confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47    confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y48    confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y48    confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47    confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y51    confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46    confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46    confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y48    confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y48    confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y48    confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y48    confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y48    confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y48    confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y48    confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y48    confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.130ns  (logic 0.518ns (24.319%)  route 1.612ns (75.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 31.359 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    27.814    confreg/timer_clk
    SLICE_X34Y49         FDRE                                         r  confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518    28.332 r  confreg/timer_reg[12]/Q
                         net (fo=2, routed)           1.612    29.944    confreg/timer_reg[12]
    SLICE_X31Y50         FDRE                                         r  confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.518    31.359    confreg/cpu_clk
    SLICE_X31Y50         FDRE                                         r  confreg/timer_r1_reg[12]/C
                         clock pessimism             -0.591    30.769    
                         clock uncertainty           -0.215    30.554    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.067    30.487    confreg/timer_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         30.487    
                         arrival time                         -29.944    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.287ns  (logic 0.518ns (22.650%)  route 1.769ns (77.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 31.525 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    27.814    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    28.332 r  confreg/timer_reg[10]/Q
                         net (fo=2, routed)           1.769    30.101    confreg/timer_reg[10]
    SLICE_X31Y47         FDRE                                         r  confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.684    31.525    confreg/cpu_clk
    SLICE_X31Y47         FDRE                                         r  confreg/timer_r1_reg[10]/C
                         clock pessimism             -0.591    30.935    
                         clock uncertainty           -0.215    30.719    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)       -0.067    30.652    confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         30.652    
                         arrival time                         -30.101    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.289ns  (logic 0.518ns (22.635%)  route 1.771ns (77.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 31.358 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 27.641 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    27.641    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518    28.159 r  confreg/timer_reg[27]/Q
                         net (fo=2, routed)           1.771    29.929    confreg/timer_reg[27]
    SLICE_X32Y54         FDRE                                         r  confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.517    31.358    confreg/cpu_clk
    SLICE_X32Y54         FDRE                                         r  confreg/timer_r1_reg[27]/C
                         clock pessimism             -0.591    30.768    
                         clock uncertainty           -0.215    30.553    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)       -0.067    30.486    confreg/timer_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         30.486    
                         arrival time                         -29.929    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.259ns  (logic 0.518ns (22.933%)  route 1.741ns (77.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 31.358 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 27.641 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    27.641    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518    28.159 r  confreg/timer_reg[26]/Q
                         net (fo=2, routed)           1.741    29.900    confreg/timer_reg[26]
    SLICE_X36Y52         FDRE                                         r  confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.517    31.358    confreg/cpu_clk
    SLICE_X36Y52         FDRE                                         r  confreg/timer_r1_reg[26]/C
                         clock pessimism             -0.591    30.768    
                         clock uncertainty           -0.215    30.553    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.081    30.472    confreg/timer_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         30.472    
                         arrival time                         -29.900    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.258ns  (logic 0.518ns (22.942%)  route 1.740ns (77.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 27.640 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.638    27.640    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518    28.158 r  confreg/timer_reg[31]/Q
                         net (fo=2, routed)           1.740    29.898    confreg/timer_reg[31]
    SLICE_X35Y53         FDRE                                         r  confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    confreg/cpu_clk
    SLICE_X35Y53         FDRE                                         r  confreg/timer_r1_reg[31]/C
                         clock pessimism             -0.591    30.767    
                         clock uncertainty           -0.215    30.552    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)       -0.081    30.471    confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         30.471    
                         arrival time                         -29.898    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.265ns  (logic 0.518ns (22.872%)  route 1.747ns (77.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 31.358 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 27.641 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    27.641    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518    28.159 r  confreg/timer_reg[24]/Q
                         net (fo=2, routed)           1.747    29.906    confreg/timer_reg[24]
    SLICE_X36Y52         FDRE                                         r  confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.517    31.358    confreg/cpu_clk
    SLICE_X36Y52         FDRE                                         r  confreg/timer_r1_reg[24]/C
                         clock pessimism             -0.591    30.768    
                         clock uncertainty           -0.215    30.553    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.067    30.486    confreg/timer_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         30.486    
                         arrival time                         -29.906    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.243ns  (logic 0.518ns (23.090%)  route 1.725ns (76.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 31.358 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 27.640 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.638    27.640    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518    28.158 r  confreg/timer_reg[30]/Q
                         net (fo=2, routed)           1.725    29.883    confreg/timer_reg[30]
    SLICE_X32Y54         FDRE                                         r  confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.517    31.358    confreg/cpu_clk
    SLICE_X32Y54         FDRE                                         r  confreg/timer_r1_reg[30]/C
                         clock pessimism             -0.591    30.768    
                         clock uncertainty           -0.215    30.553    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)       -0.081    30.472    confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         30.472    
                         arrival time                         -29.883    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.242ns  (logic 0.518ns (23.105%)  route 1.724ns (76.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 31.524 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    27.814    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    28.332 r  confreg/timer_reg[11]/Q
                         net (fo=2, routed)           1.724    30.056    confreg/timer_reg[11]
    SLICE_X35Y48         FDRE                                         r  confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.683    31.524    confreg/cpu_clk
    SLICE_X35Y48         FDRE                                         r  confreg/timer_r1_reg[11]/C
                         clock pessimism             -0.591    30.934    
                         clock uncertainty           -0.215    30.718    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.067    30.651    confreg/timer_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         30.651    
                         arrival time                         -30.056    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.189ns  (logic 0.518ns (23.669%)  route 1.671ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 31.525 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    27.814    confreg/timer_clk
    SLICE_X34Y49         FDRE                                         r  confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518    28.332 r  confreg/timer_reg[15]/Q
                         net (fo=2, routed)           1.671    30.002    confreg/timer_reg[15]
    SLICE_X31Y47         FDRE                                         r  confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.684    31.525    confreg/cpu_clk
    SLICE_X31Y47         FDRE                                         r  confreg/timer_r1_reg[15]/C
                         clock pessimism             -0.591    30.935    
                         clock uncertainty           -0.215    30.719    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)       -0.081    30.638    confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         30.638    
                         arrival time                         -30.002    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (cpu_clk_clk_pll rise@33.333ns - timer_clk_clk_pll rise@30.000ns)
  Data Path Delay:        2.177ns  (logic 0.518ns (23.794%)  route 1.659ns (76.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 31.521 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.187ns = ( 27.813 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    32.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    24.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    25.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.811    27.813    confreg/timer_clk
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    28.331 r  confreg/timer_reg[2]/Q
                         net (fo=2, routed)           1.659    29.990    confreg/timer_reg[2]
    SLICE_X39Y46         FDRE                                         r  confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.680    31.521    confreg/cpu_clk
    SLICE_X39Y46         FDRE                                         r  confreg/timer_r1_reg[2]/C
                         clock pessimism             -0.591    30.931    
                         clock uncertainty           -0.215    30.715    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)       -0.081    30.634    confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         30.634    
                         arrival time                         -29.990    
  -------------------------------------------------------------------
                         slack                                  0.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.164ns (21.077%)  route 0.614ns (78.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.614     0.254    confreg/timer_reg[19]
    SLICE_X31Y50         FDRE                                         r  confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.841    -0.289    confreg/cpu_clk
    SLICE_X31Y50         FDRE                                         r  confreg/timer_r1_reg[19]/C
                         clock pessimism              0.086    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.066     0.078    confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.542%)  route 0.597ns (78.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.597     0.305    confreg/timer_reg[4]
    SLICE_X37Y47         FDRE                                         r  confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.910    -0.220    confreg/cpu_clk
    SLICE_X37Y47         FDRE                                         r  confreg/timer_r1_reg[4]/C
                         clock pessimism              0.086    -0.134    
                         clock uncertainty            0.215     0.081    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.047     0.128    confreg/timer_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.164ns (21.579%)  route 0.596ns (78.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.596     0.236    confreg/timer_reg[20]
    SLICE_X33Y51         FDRE                                         r  confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.841    -0.289    confreg/cpu_clk
    SLICE_X33Y51         FDRE                                         r  confreg/timer_r1_reg[20]/C
                         clock pessimism              0.086    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.047     0.059    confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.164ns (20.930%)  route 0.620ns (79.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.620     0.259    confreg/timer_reg[23]
    SLICE_X36Y51         FDRE                                         r  confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.840    -0.290    confreg/cpu_clk
    SLICE_X36Y51         FDRE                                         r  confreg/timer_r1_reg[23]/C
                         clock pessimism              0.086    -0.204    
                         clock uncertainty            0.215     0.011    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.070     0.081    confreg/timer_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.164ns (20.999%)  route 0.617ns (79.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.635    -0.458    confreg/timer_clk
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.294 r  confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.617     0.323    confreg/timer_reg[2]
    SLICE_X39Y46         FDRE                                         r  confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.908    -0.222    confreg/cpu_clk
    SLICE_X39Y46         FDRE                                         r  confreg/timer_r1_reg[2]/C
                         clock pessimism              0.086    -0.136    
                         clock uncertainty            0.215     0.079    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.066     0.145    confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.840%)  route 0.649ns (82.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.530    confreg/timer_clk
    SLICE_X48Y57         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.649     0.260    confreg/write_timer_begin_r2
    SLICE_X47Y55         FDRE                                         r  confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.835    -0.295    confreg/cpu_clk
    SLICE_X47Y55         FDRE                                         r  confreg/write_timer_end_r1_reg/C
                         clock pessimism              0.086    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.075     0.081    confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.164ns (20.930%)  route 0.620ns (79.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X34Y49         FDRE                                         r  confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.620     0.327    confreg/timer_reg[13]
    SLICE_X30Y48         FDRE                                         r  confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.911    -0.219    confreg/cpu_clk
    SLICE_X30Y48         FDRE                                         r  confreg/timer_r1_reg[13]/C
                         clock pessimism              0.086    -0.133    
                         clock uncertainty            0.215     0.082    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.059     0.141    confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.793%)  route 0.625ns (79.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.625     0.332    confreg/timer_reg[7]
    SLICE_X41Y49         FDRE                                         r  confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.909    -0.221    confreg/cpu_clk
    SLICE_X41Y49         FDRE                                         r  confreg/timer_r1_reg[7]/C
                         clock pessimism              0.086    -0.135    
                         clock uncertainty            0.215     0.080    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.066     0.146    confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.361%)  route 0.538ns (76.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X34Y49         FDRE                                         r  confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.538     0.245    confreg/timer_reg[14]
    SLICE_X33Y51         FDRE                                         r  confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.841    -0.289    confreg/cpu_clk
    SLICE_X33Y51         FDRE                                         r  confreg/timer_r1_reg[14]/C
                         clock pessimism              0.086    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.046     0.058    confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.254%)  route 0.608ns (78.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.608     0.247    confreg/timer_reg[22]
    SLICE_X33Y51         FDRE                                         r  confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.841    -0.289    confreg/cpu_clk
    SLICE_X33Y51         FDRE                                         r  confreg/timer_r1_reg[22]/C
                         clock pessimism              0.086    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.047     0.059    confreg/timer_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :           20  Failing Endpoints,  Worst Slack       -0.207ns,  Total Violation       -1.752ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.760ns  (logic 0.718ns (26.014%)  route 2.042ns (73.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 68.190 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.606    67.067    confreg/SR[0]
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.682    68.190    confreg/timer_clk
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[0]/C
                         clock pessimism             -0.591    67.599    
                         clock uncertainty           -0.215    67.384    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    66.860    confreg/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         66.860    
                         arrival time                         -67.067    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.760ns  (logic 0.718ns (26.014%)  route 2.042ns (73.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 68.190 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.606    67.067    confreg/SR[0]
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.682    68.190    confreg/timer_clk
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[1]/C
                         clock pessimism             -0.591    67.599    
                         clock uncertainty           -0.215    67.384    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    66.860    confreg/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         66.860    
                         arrival time                         -67.067    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.760ns  (logic 0.718ns (26.014%)  route 2.042ns (73.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 68.190 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.606    67.067    confreg/SR[0]
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.682    68.190    confreg/timer_clk
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[2]/C
                         clock pessimism             -0.591    67.599    
                         clock uncertainty           -0.215    67.384    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    66.860    confreg/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         66.860    
                         arrival time                         -67.067    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.760ns  (logic 0.718ns (26.014%)  route 2.042ns (73.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 68.190 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.606    67.067    confreg/SR[0]
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.682    68.190    confreg/timer_clk
    SLICE_X34Y46         FDRE                                         r  confreg/timer_reg[3]/C
                         clock pessimism             -0.591    67.599    
                         clock uncertainty           -0.215    67.384    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    66.860    confreg/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         66.860    
                         arrival time                         -67.067    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.478ns  (logic 0.718ns (28.978%)  route 1.760ns (71.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 68.025 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.324    66.784    confreg/SR[0]
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517    68.025    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[16]/C
                         clock pessimism             -0.591    67.435    
                         clock uncertainty           -0.215    67.219    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    66.695    confreg/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         66.695    
                         arrival time                         -66.784    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.478ns  (logic 0.718ns (28.978%)  route 1.760ns (71.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 68.025 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.324    66.784    confreg/SR[0]
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517    68.025    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[17]/C
                         clock pessimism             -0.591    67.435    
                         clock uncertainty           -0.215    67.219    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    66.695    confreg/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         66.695    
                         arrival time                         -66.784    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.478ns  (logic 0.718ns (28.978%)  route 1.760ns (71.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 68.025 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.324    66.784    confreg/SR[0]
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517    68.025    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[18]/C
                         clock pessimism             -0.591    67.435    
                         clock uncertainty           -0.215    67.219    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    66.695    confreg/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         66.695    
                         arrival time                         -66.784    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.478ns  (logic 0.718ns (28.978%)  route 1.760ns (71.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 68.025 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.324    66.784    confreg/SR[0]
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517    68.025    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[19]/C
                         clock pessimism             -0.591    67.435    
                         clock uncertainty           -0.215    67.219    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    66.695    confreg/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         66.695    
                         arrival time                         -66.784    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.622ns  (logic 0.718ns (27.383%)  route 1.904ns (72.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 68.191 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.468    66.929    confreg/SR[0]
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.683    68.191    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[10]/C
                         clock pessimism             -0.591    67.600    
                         clock uncertainty           -0.215    67.385    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    66.861    confreg/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         66.861    
                         arrival time                         -66.929    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (timer_clk_clk_pll rise@70.000ns - cpu_clk_clk_pll rise@66.667ns)
  Data Path Delay:        2.622ns  (logic 0.718ns (27.383%)  route 1.904ns (72.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 68.191 - 70.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 64.307 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     66.667    66.667 r  
    E3                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    68.148 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    69.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    60.859 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    62.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.668 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    64.307    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    64.726 f  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    65.161    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    65.460 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.468    66.929    confreg/SR[0]
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    72.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870    64.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    66.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.683    68.191    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[11]/C
                         clock pessimism             -0.591    67.600    
                         clock uncertainty           -0.215    67.385    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    66.861    confreg/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         66.861    
                         arrival time                         -66.929    
  -------------------------------------------------------------------
                         slack                                 -0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.841%)  route 0.587ns (78.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.566    -0.527    confreg/cpu_clk
    SLICE_X38Y56         FDRE                                         r  confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.587     0.224    confreg/conf_wdata_r_reg_n_5_[31]
    SLICE_X37Y56         FDRE                                         r  confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.839    -0.291    confreg/timer_clk
    SLICE_X37Y56         FDRE                                         r  confreg/conf_wdata_r1_reg[31]/C
                         clock pessimism              0.086    -0.205    
                         clock uncertainty            0.215     0.010    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.047     0.057    confreg/conf_wdata_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.708%)  route 0.613ns (81.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.636    -0.457    confreg/cpu_clk
    SLICE_X33Y46         FDRE                                         r  confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.613     0.297    confreg/conf_wdata_r_reg_n_5_[0]
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.909    -0.221    confreg/timer_clk
    SLICE_X35Y46         FDRE                                         r  confreg/conf_wdata_r1_reg[0]/C
                         clock pessimism              0.086    -0.135    
                         clock uncertainty            0.215     0.080    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.046     0.126    confreg/conf_wdata_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.626%)  route 0.616ns (81.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.637    -0.456    confreg/cpu_clk
    SLICE_X31Y48         FDRE                                         r  confreg/conf_wdata_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  confreg/conf_wdata_r_reg[10]/Q
                         net (fo=1, routed)           0.616     0.301    confreg/conf_wdata_r_reg_n_5_[10]
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.911    -0.219    confreg/timer_clk
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[10]/C
                         clock pessimism              0.086    -0.133    
                         clock uncertainty            0.215     0.082    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.046     0.128    confreg/conf_wdata_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.571%)  route 0.618ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.637    -0.456    confreg/cpu_clk
    SLICE_X31Y48         FDRE                                         r  confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.618     0.304    confreg/conf_wdata_r_reg_n_5_[14]
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.911    -0.219    confreg/timer_clk
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[14]/C
                         clock pessimism              0.086    -0.133    
                         clock uncertainty            0.215     0.082    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.047     0.129    confreg/conf_wdata_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.503%)  route 0.621ns (81.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.637    -0.456    confreg/cpu_clk
    SLICE_X33Y47         FDRE                                         r  confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.621     0.306    confreg/conf_wdata_r_reg_n_5_[15]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
                         clock pessimism              0.086    -0.134    
                         clock uncertainty            0.215     0.081    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.047     0.128    confreg/conf_wdata_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.724%)  route 0.627ns (79.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.570    -0.523    confreg/cpu_clk
    SLICE_X30Y52         FDRE                                         r  confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.627     0.268    confreg/conf_wdata_r_reg_n_5_[22]
    SLICE_X30Y51         FDRE                                         r  confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.289    confreg/timer_clk
    SLICE_X30Y51         FDRE                                         r  confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism              0.086    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.076     0.088    confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.409%)  route 0.625ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.637    -0.456    confreg/cpu_clk
    SLICE_X31Y48         FDRE                                         r  confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.625     0.310    confreg/conf_wdata_r_reg_n_5_[13]
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.911    -0.219    confreg/timer_clk
    SLICE_X33Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[13]/C
                         clock pessimism              0.086    -0.133    
                         clock uncertainty            0.215     0.082    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.047     0.129    confreg/conf_wdata_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.164ns (20.685%)  route 0.629ns (79.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.570    -0.523    confreg/cpu_clk
    SLICE_X30Y52         FDRE                                         r  confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.629     0.270    confreg/conf_wdata_r_reg_n_5_[16]
    SLICE_X30Y51         FDRE                                         r  confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.289    confreg/timer_clk
    SLICE_X30Y51         FDRE                                         r  confreg/conf_wdata_r1_reg[16]/C
                         clock pessimism              0.086    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.075     0.087    confreg/conf_wdata_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.736%)  route 0.654ns (82.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.569    -0.524    confreg/cpu_clk
    SLICE_X33Y54         FDRE                                         r  confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.654     0.271    confreg/conf_wdata_r_reg_n_5_[27]
    SLICE_X34Y54         FDRE                                         r  confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.839    -0.291    confreg/timer_clk
    SLICE_X34Y54         FDRE                                         r  confreg/conf_wdata_r1_reg[27]/C
                         clock pessimism              0.086    -0.205    
                         clock uncertainty            0.215     0.010    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.076     0.086    confreg/conf_wdata_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.274%)  route 0.631ns (81.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.570    -0.523    confreg/cpu_clk
    SLICE_X31Y52         FDRE                                         r  confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.631     0.248    confreg/conf_wdata_r_reg_n_5_[21]
    SLICE_X32Y52         FDRE                                         r  confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.289    confreg/timer_clk
    SLICE_X32Y52         FDRE                                         r  confreg/conf_wdata_r1_reg[21]/C
                         clock pessimism              0.086    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.047     0.059    confreg/conf_wdata_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       11.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.398ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r2W/q_reg[22]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.718ns (9.965%)  route 6.487ns (90.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.583ns = ( 17.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        6.051     4.845    cpu/mips/datapath/r2W/AR[0]
    SLICE_X15Y62         FDCE                                         f  cpu/mips/datapath/r2W/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.517    17.250    cpu/mips/datapath/r2W/n_0_2942_BUFG
    SLICE_X15Y62         FDCE                                         r  cpu/mips/datapath/r2W/q_reg[22]/C
                         clock pessimism             -0.506    16.743    
                         clock uncertainty           -0.095    16.648    
    SLICE_X15Y62         FDCE (Recov_fdce_C_CLR)     -0.405    16.243    cpu/mips/datapath/r2W/q_reg[22]
  -------------------------------------------------------------------
                         required time                         16.243    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 11.398    

Slack (MET) :             11.398ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r2W/q_reg[23]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.718ns (9.965%)  route 6.487ns (90.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.583ns = ( 17.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        6.051     4.845    cpu/mips/datapath/r2W/AR[0]
    SLICE_X15Y62         FDCE                                         f  cpu/mips/datapath/r2W/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.517    17.250    cpu/mips/datapath/r2W/n_0_2942_BUFG
    SLICE_X15Y62         FDCE                                         r  cpu/mips/datapath/r2W/q_reg[23]/C
                         clock pessimism             -0.506    16.743    
                         clock uncertainty           -0.095    16.648    
    SLICE_X15Y62         FDCE (Recov_fdce_C_CLR)     -0.405    16.243    cpu/mips/datapath/r2W/q_reg[23]
  -------------------------------------------------------------------
                         required time                         16.243    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 11.398    

Slack (MET) :             11.442ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r2W/q_reg[15]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.718ns (9.965%)  route 6.487ns (90.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.583ns = ( 17.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        6.051     4.845    cpu/mips/datapath/r2W/AR[0]
    SLICE_X14Y62         FDCE                                         f  cpu/mips/datapath/r2W/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.517    17.250    cpu/mips/datapath/r2W/n_0_2942_BUFG
    SLICE_X14Y62         FDCE                                         r  cpu/mips/datapath/r2W/q_reg[15]/C
                         clock pessimism             -0.506    16.743    
                         clock uncertainty           -0.095    16.648    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.361    16.287    cpu/mips/datapath/r2W/q_reg[15]
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 11.442    

Slack (MET) :             11.442ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r2W/q_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.718ns (9.965%)  route 6.487ns (90.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.583ns = ( 17.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        6.051     4.845    cpu/mips/datapath/r2W/AR[0]
    SLICE_X14Y62         FDCE                                         f  cpu/mips/datapath/r2W/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.517    17.250    cpu/mips/datapath/r2W/n_0_2942_BUFG
    SLICE_X14Y62         FDCE                                         r  cpu/mips/datapath/r2W/q_reg[7]/C
                         clock pessimism             -0.506    16.743    
                         clock uncertainty           -0.095    16.648    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.361    16.287    cpu/mips/datapath/r2W/q_reg[7]
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 11.442    

Slack (MET) :             11.484ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r2W/q_reg[14]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.718ns (9.965%)  route 6.487ns (90.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.583ns = ( 17.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        6.051     4.845    cpu/mips/datapath/r2W/AR[0]
    SLICE_X14Y62         FDCE                                         f  cpu/mips/datapath/r2W/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.517    17.250    cpu/mips/datapath/r2W/n_0_2942_BUFG
    SLICE_X14Y62         FDCE                                         r  cpu/mips/datapath/r2W/q_reg[14]/C
                         clock pessimism             -0.506    16.743    
                         clock uncertainty           -0.095    16.648    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319    16.329    cpu/mips/datapath/r2W/q_reg[14]
  -------------------------------------------------------------------
                         required time                         16.329    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 11.484    

Slack (MET) :             11.484ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r2W/q_reg[6]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.718ns (9.965%)  route 6.487ns (90.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.583ns = ( 17.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        6.051     4.845    cpu/mips/datapath/r2W/AR[0]
    SLICE_X14Y62         FDCE                                         f  cpu/mips/datapath/r2W/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.517    17.250    cpu/mips/datapath/r2W/n_0_2942_BUFG
    SLICE_X14Y62         FDCE                                         r  cpu/mips/datapath/r2W/q_reg[6]/C
                         clock pessimism             -0.506    16.743    
                         clock uncertainty           -0.095    16.648    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319    16.329    cpu/mips/datapath/r2W/q_reg[6]
  -------------------------------------------------------------------
                         required time                         16.329    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 11.484    

Slack (MET) :             11.538ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r1W/q_reg[18]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 0.718ns (10.164%)  route 6.346ns (89.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.582ns = ( 17.249 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        5.910     4.704    cpu/mips/datapath/r1W/AR[0]
    SLICE_X15Y63         FDCE                                         f  cpu/mips/datapath/r1W/q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.516    17.249    cpu/mips/datapath/r1W/n_0_2942_BUFG
    SLICE_X15Y63         FDCE                                         r  cpu/mips/datapath/r1W/q_reg[18]/C
                         clock pessimism             -0.506    16.742    
                         clock uncertainty           -0.095    16.647    
    SLICE_X15Y63         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    cpu/mips/datapath/r1W/q_reg[18]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 11.538    

Slack (MET) :             11.538ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r1W/q_reg[19]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 0.718ns (10.164%)  route 6.346ns (89.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.582ns = ( 17.249 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        5.910     4.704    cpu/mips/datapath/r1W/AR[0]
    SLICE_X15Y63         FDCE                                         f  cpu/mips/datapath/r1W/q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.516    17.249    cpu/mips/datapath/r1W/n_0_2942_BUFG
    SLICE_X15Y63         FDCE                                         r  cpu/mips/datapath/r1W/q_reg[19]/C
                         clock pessimism             -0.506    16.742    
                         clock uncertainty           -0.095    16.647    
    SLICE_X15Y63         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    cpu/mips/datapath/r1W/q_reg[19]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 11.538    

Slack (MET) :             11.538ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r1W/q_reg[22]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 0.718ns (10.164%)  route 6.346ns (89.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.582ns = ( 17.249 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        5.910     4.704    cpu/mips/datapath/r1W/AR[0]
    SLICE_X15Y63         FDCE                                         f  cpu/mips/datapath/r1W/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.516    17.249    cpu/mips/datapath/r1W/n_0_2942_BUFG
    SLICE_X15Y63         FDCE                                         r  cpu/mips/datapath/r1W/q_reg[22]/C
                         clock pessimism             -0.506    16.742    
                         clock uncertainty           -0.095    16.647    
    SLICE_X15Y63         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    cpu/mips/datapath/r1W/q_reg[22]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 11.538    

Slack (MET) :             11.538ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r1W/q_reg[23]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 0.718ns (10.164%)  route 6.346ns (89.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.582ns = ( 17.249 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.638    -2.360    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.436    -1.505    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.299    -1.206 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        5.910     4.704    cpu/mips/datapath/r1W/AR[0]
    SLICE_X15Y63         FDCE                                         f  cpu/mips/datapath/r1W/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    19.319    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    11.449 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.083    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.174 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.856    15.031    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    15.131 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.641    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.732 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.516    17.249    cpu/mips/datapath/r1W/n_0_2942_BUFG
    SLICE_X15Y63         FDCE                                         r  cpu/mips/datapath/r1W/q_reg[23]/C
                         clock pessimism             -0.506    16.742    
                         clock uncertainty           -0.095    16.647    
    SLICE_X15Y63         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    cpu/mips/datapath/r1W/q_reg[23]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 11.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.601ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r8M/q_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        1.844ns  (logic 0.578ns (31.343%)  route 1.266ns (68.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns = ( 17.154 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        0.899    33.202    cpu/mips/datapath/r8M/AR[0]
    SLICE_X38Y59         FDCE                                         f  cpu/mips/datapath/r8M/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.635    17.154    cpu/mips/datapath/r8M/n_0_2942_BUFG
    SLICE_X38Y59         FDCE                                         r  cpu/mips/datapath/r8M/q_reg[0]/C
                         clock pessimism              0.506    17.661    
                         clock uncertainty            0.095    17.756    
    SLICE_X38Y59         FDCE (Remov_fdce_C_CLR)     -0.155    17.601    cpu/mips/datapath/r8M/q_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.601    
                         arrival time                          33.202    
  -------------------------------------------------------------------
                         slack                                 15.601    

Slack (MET) :             15.601ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r8M/q_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        1.844ns  (logic 0.578ns (31.343%)  route 1.266ns (68.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns = ( 17.154 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        0.899    33.202    cpu/mips/datapath/r8M/AR[0]
    SLICE_X38Y59         FDCE                                         f  cpu/mips/datapath/r8M/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.635    17.154    cpu/mips/datapath/r8M/n_0_2942_BUFG
    SLICE_X38Y59         FDCE                                         r  cpu/mips/datapath/r8M/q_reg[1]/C
                         clock pessimism              0.506    17.661    
                         clock uncertainty            0.095    17.756    
    SLICE_X38Y59         FDCE (Remov_fdce_C_CLR)     -0.155    17.601    cpu/mips/datapath/r8M/q_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.601    
                         arrival time                          33.202    
  -------------------------------------------------------------------
                         slack                                 15.601    

Slack (MET) :             15.601ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r8M/q_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        1.844ns  (logic 0.578ns (31.343%)  route 1.266ns (68.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns = ( 17.154 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        0.899    33.202    cpu/mips/datapath/r8M/AR[0]
    SLICE_X38Y59         FDCE                                         f  cpu/mips/datapath/r8M/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.635    17.154    cpu/mips/datapath/r8M/n_0_2942_BUFG
    SLICE_X38Y59         FDCE                                         r  cpu/mips/datapath/r8M/q_reg[2]/C
                         clock pessimism              0.506    17.661    
                         clock uncertainty            0.095    17.756    
    SLICE_X38Y59         FDCE (Remov_fdce_C_CLR)     -0.155    17.601    cpu/mips/datapath/r8M/q_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.601    
                         arrival time                          33.202    
  -------------------------------------------------------------------
                         slack                                 15.601    

Slack (MET) :             15.601ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r8M/q_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        1.844ns  (logic 0.578ns (31.343%)  route 1.266ns (68.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns = ( 17.154 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        0.899    33.202    cpu/mips/datapath/r8M/AR[0]
    SLICE_X38Y59         FDCE                                         f  cpu/mips/datapath/r8M/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.635    17.154    cpu/mips/datapath/r8M/n_0_2942_BUFG
    SLICE_X38Y59         FDCE                                         r  cpu/mips/datapath/r8M/q_reg[3]/C
                         clock pessimism              0.506    17.661    
                         clock uncertainty            0.095    17.756    
    SLICE_X38Y59         FDCE (Remov_fdce_C_CLR)     -0.155    17.601    cpu/mips/datapath/r8M/q_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.601    
                         arrival time                          33.202    
  -------------------------------------------------------------------
                         slack                                 15.601    

Slack (MET) :             15.726ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r8M/q_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        1.969ns  (logic 0.578ns (29.349%)  route 1.391ns (70.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns = ( 17.154 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.025    33.327    cpu/mips/datapath/r8M/AR[0]
    SLICE_X38Y60         FDCE                                         f  cpu/mips/datapath/r8M/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.635    17.154    cpu/mips/datapath/r8M/n_0_2942_BUFG
    SLICE_X38Y60         FDCE                                         r  cpu/mips/datapath/r8M/q_reg[4]/C
                         clock pessimism              0.506    17.661    
                         clock uncertainty            0.095    17.756    
    SLICE_X38Y60         FDCE (Remov_fdce_C_CLR)     -0.155    17.601    cpu/mips/datapath/r8M/q_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.601    
                         arrival time                          33.327    
  -------------------------------------------------------------------
                         slack                                 15.726    

Slack (MET) :             15.905ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r7M/q_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        2.095ns  (logic 0.578ns (27.593%)  route 1.517ns (72.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 17.153 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.150    33.452    cpu/mips/datapath/r7M/AR[0]
    SLICE_X39Y61         FDCE                                         f  cpu/mips/datapath/r7M/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.634    17.153    cpu/mips/datapath/r7M/n_0_2942_BUFG
    SLICE_X39Y61         FDCE                                         r  cpu/mips/datapath/r7M/q_reg[0]/C
                         clock pessimism              0.506    17.660    
                         clock uncertainty            0.095    17.755    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.208    17.547    cpu/mips/datapath/r7M/q_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.547    
                         arrival time                          33.452    
  -------------------------------------------------------------------
                         slack                                 15.905    

Slack (MET) :             15.905ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r7M/q_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        2.095ns  (logic 0.578ns (27.593%)  route 1.517ns (72.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 17.153 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.150    33.452    cpu/mips/datapath/r7M/AR[0]
    SLICE_X39Y61         FDCE                                         f  cpu/mips/datapath/r7M/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.634    17.153    cpu/mips/datapath/r7M/n_0_2942_BUFG
    SLICE_X39Y61         FDCE                                         r  cpu/mips/datapath/r7M/q_reg[1]/C
                         clock pessimism              0.506    17.660    
                         clock uncertainty            0.095    17.755    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.208    17.547    cpu/mips/datapath/r7M/q_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.547    
                         arrival time                          33.452    
  -------------------------------------------------------------------
                         slack                                 15.905    

Slack (MET) :             15.905ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r7M/q_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        2.095ns  (logic 0.578ns (27.593%)  route 1.517ns (72.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 17.153 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.150    33.452    cpu/mips/datapath/r7M/AR[0]
    SLICE_X39Y61         FDCE                                         f  cpu/mips/datapath/r7M/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.634    17.153    cpu/mips/datapath/r7M/n_0_2942_BUFG
    SLICE_X39Y61         FDCE                                         r  cpu/mips/datapath/r7M/q_reg[2]/C
                         clock pessimism              0.506    17.660    
                         clock uncertainty            0.095    17.755    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.208    17.547    cpu/mips/datapath/r7M/q_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.547    
                         arrival time                          33.452    
  -------------------------------------------------------------------
                         slack                                 15.905    

Slack (MET) :             15.905ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r7M/q_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        2.095ns  (logic 0.578ns (27.593%)  route 1.517ns (72.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 17.153 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.150    33.452    cpu/mips/datapath/r7M/AR[0]
    SLICE_X39Y61         FDCE                                         f  cpu/mips/datapath/r7M/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.634    17.153    cpu/mips/datapath/r7M/n_0_2942_BUFG
    SLICE_X39Y61         FDCE                                         r  cpu/mips/datapath/r7M/q_reg[3]/C
                         clock pessimism              0.506    17.660    
                         clock uncertainty            0.095    17.755    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.208    17.547    cpu/mips/datapath/r7M/q_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.547    
                         arrival time                          33.452    
  -------------------------------------------------------------------
                         slack                                 15.905    

Slack (MET) :             15.905ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/mips/datapath/r7M/q_reg[6]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -16.667ns  (cpu_clk_clk_pll fall@16.667ns - cpu_clk_clk_pll rise@33.333ns)
  Data Path Delay:        2.095ns  (logic 0.578ns (27.593%)  route 1.517ns (72.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 17.153 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.976ns = ( 31.357 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.516    31.357    cpu_clk
    SLICE_X36Y56         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.337    31.694 r  cpu_resetn_reg/Q
                         net (fo=56, routed)          0.367    32.061    confreg/cpu_resetn
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.241    32.302 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=1047, routed)        1.150    33.452    cpu/mips/datapath/r7M/AR[0]
    SLICE_X39Y61         FDCE                                         f  cpu/mips/datapath/r7M/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    19.465    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    10.859 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    12.572    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.668 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1001, routed)        2.064    14.732    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.856 r  n_0_2942_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    15.423    n_0_2942_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.519 r  n_0_2942_BUFG_inst/O
                         net (fo=876, routed)         1.634    17.153    cpu/mips/datapath/r7M/n_0_2942_BUFG
    SLICE_X39Y61         FDCE                                         r  cpu/mips/datapath/r7M/q_reg[6]/C
                         clock pessimism              0.506    17.660    
                         clock uncertainty            0.095    17.755    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.208    17.547    cpu/mips/datapath/r7M/q_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.547    
                         arrival time                          33.452    
  -------------------------------------------------------------------
                         slack                                 15.905    





