 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : fsm_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:06:15 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_3_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_3_/Q (DFFR_X1)                 0.05      0.14       0.14 r
  state[3] (net)                11                   0.00       0.14 r
  U120/ZN (OAI21_X1)                       0.02      0.04       0.18 f
  n96 (net)                      1                   0.00       0.18 f
  U121/ZN (OAI221_X1)                      0.04      0.04       0.22 r
  n101 (net)                     1                   0.00       0.22 r
  U127/ZN (NAND2_X1)                       0.01      0.03       0.25 f
  next_state[0] (net)            1                   0.00       0.25 f
  state_reg_0_/D (DFFR_X1)                 0.01      0.01       0.26 f
  data arrival time                                             0.26

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_0_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.26
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.20


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/QN (DFFR_X1)                0.06      0.12       0.12 r
  n85 (net)                     12                   0.00       0.12 r
  U112/ZN (NAND4_X1)                       0.02      0.06       0.18 f
  n89 (net)                      1                   0.00       0.18 f
  U113/ZN (OAI21_X1)                       0.02      0.04       0.22 r
  n90 (net)                      1                   0.00       0.22 r
  U114/ZN (NAND2_X1)                       0.01      0.03       0.25 f
  next_state[3] (net)            1                   0.00       0.25 f
  state_reg_3_/D (DFFR_X1)                 0.01      0.01       0.26 f
  data arrival time                                             0.26

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_3_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.26
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.20


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/QN (DFFR_X1)                0.02      0.08       0.08 f
  n88 (net)                      3                   0.00       0.08 f
  U84/Z (BUF_X2)                           0.01      0.05       0.13 f
  n79 (net)                      6                   0.00       0.13 f
  U115/ZN (OAI22_X1)                       0.03      0.05       0.18 r
  n93 (net)                      1                   0.00       0.18 r
  U116/ZN (NAND3_X1)                       0.01      0.04       0.22 f
  n94 (net)                      1                   0.00       0.22 f
  U118/ZN (OAI211_X1)                      0.02      0.04       0.25 r
  next_state[1] (net)            1                   0.00       0.25 r
  state_reg_1_/D (DFFR_X1)                 0.02      0.01       0.26 r
  data arrival time                                             0.26

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_1_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.26
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.20


  Startpoint: state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_3_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_3_/Q (DFFR_X1)                 0.02      0.11       0.11 f
  state[3] (net)                11                   0.00       0.11 f
  U94/ZN (AND2_X1)                         0.01      0.05       0.16 f
  n71 (net)                      1                   0.00       0.16 f
  U96/ZN (NOR3_X1)                         0.03      0.06       0.22 r
  n105 (net)                     1                   0.00       0.22 r
  U131/ZN (NAND2_X1)                       0.01      0.03       0.25 f
  next_state[2] (net)            1                   0.00       0.25 f
  state_reg_2_/D (DFFR_X1)                 0.01      0.01       0.25 f
  data arrival time                                             0.25

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_2_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.25
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.19


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 3                   0.00       0.11 r
  U90/ZN (AND2_X1)                         0.01      0.05       0.16 r
  n68 (net)                      2                   0.00       0.16 r
  U83/ZN (NAND3_X2)                        0.02      0.05       0.21 f
  n82 (net)                      7                   0.00       0.21 f
  U149/Z (MUX2_X1)                         0.01      0.08       0.29 f
  n124 (net)                     1                   0.00       0.29 f
  U151/ZN (NAND2_X1)                       0.01      0.02       0.31 r
  data_out[6] (net)              1                   0.00       0.31 r
  data_out[6] (out)                        0.01      0.00       0.32 r
  data arrival time                                             0.32

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 3                   0.00       0.11 r
  U90/ZN (AND2_X1)                         0.01      0.05       0.16 r
  n68 (net)                      2                   0.00       0.16 r
  U83/ZN (NAND3_X2)                        0.02      0.05       0.21 f
  n82 (net)                      7                   0.00       0.21 f
  U146/Z (MUX2_X1)                         0.01      0.08       0.29 f
  n122 (net)                     1                   0.00       0.29 f
  U148/ZN (NAND2_X1)                       0.01      0.02       0.31 r
  data_out[5] (net)              1                   0.00       0.31 r
  data_out[5] (out)                        0.01      0.00       0.32 r
  data arrival time                                             0.32

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 3                   0.00       0.11 r
  U90/ZN (AND2_X1)                         0.01      0.05       0.16 r
  n68 (net)                      2                   0.00       0.16 r
  U83/ZN (NAND3_X2)                        0.02      0.05       0.21 f
  n82 (net)                      7                   0.00       0.21 f
  U141/Z (MUX2_X1)                         0.01      0.08       0.29 f
  n117 (net)                     1                   0.00       0.29 f
  U143/ZN (NAND2_X1)                       0.01      0.02       0.31 r
  data_out[3] (net)              1                   0.00       0.31 r
  data_out[3] (out)                        0.01      0.00       0.32 r
  data arrival time                                             0.32

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 3                   0.00       0.11 r
  U90/ZN (AND2_X1)                         0.01      0.05       0.16 r
  n68 (net)                      2                   0.00       0.16 r
  U83/ZN (NAND3_X2)                        0.02      0.05       0.21 f
  n82 (net)                      7                   0.00       0.21 f
  U138/Z (MUX2_X1)                         0.01      0.08       0.29 f
  n115 (net)                     1                   0.00       0.29 f
  U140/ZN (NAND2_X1)                       0.01      0.02       0.31 r
  data_out[2] (net)              1                   0.00       0.31 r
  data_out[2] (out)                        0.01      0.00       0.32 r
  data arrival time                                             0.32

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 3                   0.00       0.11 r
  U90/ZN (AND2_X1)                         0.01      0.05       0.16 r
  n68 (net)                      2                   0.00       0.16 r
  U83/ZN (NAND3_X2)                        0.02      0.05       0.21 f
  n82 (net)                      7                   0.00       0.21 f
  U134/Z (MUX2_X1)                         0.01      0.08       0.29 f
  n113 (net)                     1                   0.00       0.29 f
  U137/ZN (NAND2_X1)                       0.01      0.02       0.31 r
  data_out[1] (net)              1                   0.00       0.31 r
  data_out[1] (out)                        0.01      0.00       0.32 r
  data arrival time                                             0.32

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 3                   0.00       0.11 r
  U90/ZN (AND2_X1)                         0.01      0.05       0.16 r
  n68 (net)                      2                   0.00       0.16 r
  U83/ZN (NAND3_X2)                        0.02      0.05       0.21 f
  n82 (net)                      7                   0.00       0.21 f
  U144/Z (MUX2_X1)                         0.01      0.08       0.29 f
  n119 (net)                     1                   0.00       0.29 f
  U145/ZN (NAND3_X1)                       0.01      0.02       0.31 r
  data_out[4] (net)              1                   0.00       0.31 r
  data_out[4] (out)                        0.01      0.00       0.32 r
  data arrival time                                             0.32

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 3                   0.00       0.11 r
  U90/ZN (AND2_X1)                         0.01      0.05       0.16 r
  n68 (net)                      2                   0.00       0.16 r
  U83/ZN (NAND3_X2)                        0.02      0.05       0.21 f
  n82 (net)                      7                   0.00       0.21 f
  U85/Z (MUX2_X1)                          0.01      0.08       0.29 f
  n128 (net)                     1                   0.00       0.29 f
  U153/ZN (NAND2_X1)                       0.01      0.02       0.31 r
  data_out[7] (net)              1                   0.00       0.31 r
  data_out[7] (out)                        0.01      0.00       0.31 r
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.21


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.01      0.09       0.09 f
  state[0] (net)                 3                   0.00       0.09 f
  U107/ZN (XNOR2_X1)                       0.01      0.06       0.15 f
  n107 (net)                     2                   0.00       0.15 f
  U104/ZN (NOR2_X1)                        0.02      0.04       0.19 r
  n78 (net)                      1                   0.00       0.19 r
  U106/ZN (NAND2_X1)                       0.01      0.03       0.22 f
  n125 (net)                     2                   0.00       0.22 f
  U133/Z (MUX2_X1)                         0.01      0.07       0.29 f
  n108 (net)                     1                   0.00       0.29 f
  U98/ZN (NAND2_X1)                        0.01      0.02       0.31 r
  data_out[0] (net)              1                   0.00       0.31 r
  data_out[0] (out)                        0.01      0.00       0.31 r
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.21


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: done (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/QN (DFFR_X1)                0.02      0.08       0.08 f
  n88 (net)                      3                   0.00       0.08 f
  U84/Z (BUF_X2)                           0.01      0.05       0.13 f
  n79 (net)                      6                   0.00       0.13 f
  U132/ZN (NOR4_X1)                        0.03      0.08       0.20 r
  done (net)                     1                   0.00       0.20 r
  done (out)                               0.03      0.00       0.20 r
  data arrival time                                             0.20

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.20
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.10


1
