<stg><name>load_params_func.2</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %this_weights_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_weights

]]></Node>
<StgValue><ssdm name="this_weights_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %this_weights_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
entry:5 %sext_ln26 = sext i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
entry:6 %gmem2_addr = getelementptr i16 %gmem2, i32 %sext_ln26

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 288

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 288

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 288

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 288

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 288

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="30" st_id="6" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 288

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 288

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="32" st_id="8" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 288

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="33" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="0">
<![CDATA[
entry:8 %call_ln26 = call void @load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4, i16 %gmem2, i31 %trunc_ln, i16 %local_weights_0_0, i16 %local_weights_0_1, i16 %local_weights_0_2, i16 %local_weights_1_0, i16 %local_weights_1_1, i16 %local_weights_1_2, i16 %local_weights_2_0, i16 %local_weights_2_1, i16 %local_weights_2_2

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="34" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="0">
<![CDATA[
entry:8 %call_ln26 = call void @load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4, i16 %gmem2, i31 %trunc_ln, i16 %local_weights_0_0, i16 %local_weights_0_1, i16 %local_weights_0_2, i16 %local_weights_1_0, i16 %local_weights_1_1, i16 %local_weights_1_2, i16 %local_weights_2_0, i16 %local_weights_2_1, i16 %local_weights_2_2

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="35" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %this_bias_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_bias

]]></Node>
<StgValue><ssdm name="this_bias_read"/></StgValue>
</operation>

<operation id="36" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %this_bias_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="37" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
entry:10 %sext_ln40 = sext i31 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="38" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
entry:11 %gmem3_addr = getelementptr i16 %gmem3, i32 %sext_ln40

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="39" st_id="11" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:12 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem3_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="40" st_id="12" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:12 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem3_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="41" st_id="13" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:12 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem3_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="42" st_id="14" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:12 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem3_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="43" st_id="15" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:12 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem3_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="44" st_id="16" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:12 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem3_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="45" st_id="17" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:12 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem3_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="46" st_id="18" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:12 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem3_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="47" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="0">
<![CDATA[
entry:13 %call_ln40 = call void @load_params_func.2_Pipeline_VITIS_LOOP_40_5, i16 %gmem3, i31 %trunc_ln5, i16 %local_bias

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="48" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem3, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="0">
<![CDATA[
entry:13 %call_ln40 = call void @load_params_func.2_Pipeline_VITIS_LOOP_40_5, i16 %gmem3, i31 %trunc_ln5, i16 %local_bias

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>

<operation id="51" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
entry:14 %ret_ln44 = ret

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="gmem2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="this_weights" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="this_weights"/></StgValue>
</port>
<port id="73" name="gmem3" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="this_bias" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="this_bias"/></StgValue>
</port>
<port id="75" name="local_weights_0_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_weights_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="local_weights_0_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_weights_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="local_weights_0_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_weights_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="local_weights_1_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_weights_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="local_weights_1_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_weights_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="local_weights_1_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_weights_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="local_weights_2_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_weights_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="local_weights_2_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_weights_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="local_weights_2_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_weights_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="local_bias" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_bias"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i32" to="this_weights_read" fromId="85" toId="21">
</dataflow>
<dataflow id="87" from="this_weights" to="this_weights_read" fromId="72" toId="21">
</dataflow>
<dataflow id="89" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="trunc_ln" fromId="88" toId="22">
</dataflow>
<dataflow id="90" from="this_weights_read" to="trunc_ln" fromId="21" toId="22">
</dataflow>
<dataflow id="92" from="StgValue_91" to="trunc_ln" fromId="91" toId="22">
</dataflow>
<dataflow id="94" from="StgValue_93" to="trunc_ln" fromId="93" toId="22">
</dataflow>
<dataflow id="95" from="trunc_ln" to="sext_ln26" fromId="22" toId="23">
</dataflow>
<dataflow id="96" from="gmem2" to="gmem2_addr" fromId="71" toId="24">
</dataflow>
<dataflow id="97" from="sext_ln26" to="gmem2_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="99" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="98" toId="25">
</dataflow>
<dataflow id="100" from="gmem2_addr" to="empty" fromId="24" toId="25">
</dataflow>
<dataflow id="102" from="StgValue_101" to="empty" fromId="101" toId="25">
</dataflow>
<dataflow id="103" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="98" toId="26">
</dataflow>
<dataflow id="104" from="gmem2_addr" to="empty" fromId="24" toId="26">
</dataflow>
<dataflow id="105" from="StgValue_101" to="empty" fromId="101" toId="26">
</dataflow>
<dataflow id="106" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="98" toId="27">
</dataflow>
<dataflow id="107" from="gmem2_addr" to="empty" fromId="24" toId="27">
</dataflow>
<dataflow id="108" from="StgValue_101" to="empty" fromId="101" toId="27">
</dataflow>
<dataflow id="109" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="98" toId="28">
</dataflow>
<dataflow id="110" from="gmem2_addr" to="empty" fromId="24" toId="28">
</dataflow>
<dataflow id="111" from="StgValue_101" to="empty" fromId="101" toId="28">
</dataflow>
<dataflow id="112" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="98" toId="29">
</dataflow>
<dataflow id="113" from="gmem2_addr" to="empty" fromId="24" toId="29">
</dataflow>
<dataflow id="114" from="StgValue_101" to="empty" fromId="101" toId="29">
</dataflow>
<dataflow id="115" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="98" toId="30">
</dataflow>
<dataflow id="116" from="gmem2_addr" to="empty" fromId="24" toId="30">
</dataflow>
<dataflow id="117" from="StgValue_101" to="empty" fromId="101" toId="30">
</dataflow>
<dataflow id="118" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="98" toId="31">
</dataflow>
<dataflow id="119" from="gmem2_addr" to="empty" fromId="24" toId="31">
</dataflow>
<dataflow id="120" from="StgValue_101" to="empty" fromId="101" toId="31">
</dataflow>
<dataflow id="121" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="98" toId="32">
</dataflow>
<dataflow id="122" from="gmem2_addr" to="empty" fromId="24" toId="32">
</dataflow>
<dataflow id="123" from="StgValue_101" to="empty" fromId="101" toId="32">
</dataflow>
<dataflow id="125" from="load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" to="call_ln26" fromId="124" toId="33">
</dataflow>
<dataflow id="126" from="gmem2" to="call_ln26" fromId="71" toId="33">
</dataflow>
<dataflow id="127" from="trunc_ln" to="call_ln26" fromId="22" toId="33">
</dataflow>
<dataflow id="128" from="local_weights_0_0" to="call_ln26" fromId="75" toId="33">
</dataflow>
<dataflow id="129" from="local_weights_0_1" to="call_ln26" fromId="76" toId="33">
</dataflow>
<dataflow id="130" from="local_weights_0_2" to="call_ln26" fromId="77" toId="33">
</dataflow>
<dataflow id="131" from="local_weights_1_0" to="call_ln26" fromId="78" toId="33">
</dataflow>
<dataflow id="132" from="local_weights_1_1" to="call_ln26" fromId="79" toId="33">
</dataflow>
<dataflow id="133" from="local_weights_1_2" to="call_ln26" fromId="80" toId="33">
</dataflow>
<dataflow id="134" from="local_weights_2_0" to="call_ln26" fromId="81" toId="33">
</dataflow>
<dataflow id="135" from="local_weights_2_1" to="call_ln26" fromId="82" toId="33">
</dataflow>
<dataflow id="136" from="local_weights_2_2" to="call_ln26" fromId="83" toId="33">
</dataflow>
<dataflow id="137" from="load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" to="call_ln26" fromId="124" toId="34">
</dataflow>
<dataflow id="138" from="gmem2" to="call_ln26" fromId="71" toId="34">
</dataflow>
<dataflow id="139" from="trunc_ln" to="call_ln26" fromId="22" toId="34">
</dataflow>
<dataflow id="140" from="local_weights_0_0" to="call_ln26" fromId="75" toId="34">
</dataflow>
<dataflow id="141" from="local_weights_0_1" to="call_ln26" fromId="76" toId="34">
</dataflow>
<dataflow id="142" from="local_weights_0_2" to="call_ln26" fromId="77" toId="34">
</dataflow>
<dataflow id="143" from="local_weights_1_0" to="call_ln26" fromId="78" toId="34">
</dataflow>
<dataflow id="144" from="local_weights_1_1" to="call_ln26" fromId="79" toId="34">
</dataflow>
<dataflow id="145" from="local_weights_1_2" to="call_ln26" fromId="80" toId="34">
</dataflow>
<dataflow id="146" from="local_weights_2_0" to="call_ln26" fromId="81" toId="34">
</dataflow>
<dataflow id="147" from="local_weights_2_1" to="call_ln26" fromId="82" toId="34">
</dataflow>
<dataflow id="148" from="local_weights_2_2" to="call_ln26" fromId="83" toId="34">
</dataflow>
<dataflow id="149" from="_ssdm_op_Read.ap_auto.i32" to="this_bias_read" fromId="85" toId="35">
</dataflow>
<dataflow id="150" from="this_bias" to="this_bias_read" fromId="74" toId="35">
</dataflow>
<dataflow id="151" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="trunc_ln5" fromId="88" toId="36">
</dataflow>
<dataflow id="152" from="this_bias_read" to="trunc_ln5" fromId="35" toId="36">
</dataflow>
<dataflow id="153" from="StgValue_91" to="trunc_ln5" fromId="91" toId="36">
</dataflow>
<dataflow id="154" from="StgValue_93" to="trunc_ln5" fromId="93" toId="36">
</dataflow>
<dataflow id="155" from="trunc_ln5" to="sext_ln40" fromId="36" toId="37">
</dataflow>
<dataflow id="156" from="gmem3" to="gmem3_addr" fromId="73" toId="38">
</dataflow>
<dataflow id="157" from="sext_ln40" to="gmem3_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="158" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty_55" fromId="98" toId="39">
</dataflow>
<dataflow id="159" from="gmem3_addr" to="empty_55" fromId="38" toId="39">
</dataflow>
<dataflow id="161" from="StgValue_160" to="empty_55" fromId="160" toId="39">
</dataflow>
<dataflow id="162" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty_55" fromId="98" toId="40">
</dataflow>
<dataflow id="163" from="gmem3_addr" to="empty_55" fromId="38" toId="40">
</dataflow>
<dataflow id="164" from="StgValue_160" to="empty_55" fromId="160" toId="40">
</dataflow>
<dataflow id="165" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty_55" fromId="98" toId="41">
</dataflow>
<dataflow id="166" from="gmem3_addr" to="empty_55" fromId="38" toId="41">
</dataflow>
<dataflow id="167" from="StgValue_160" to="empty_55" fromId="160" toId="41">
</dataflow>
<dataflow id="168" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty_55" fromId="98" toId="42">
</dataflow>
<dataflow id="169" from="gmem3_addr" to="empty_55" fromId="38" toId="42">
</dataflow>
<dataflow id="170" from="StgValue_160" to="empty_55" fromId="160" toId="42">
</dataflow>
<dataflow id="171" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty_55" fromId="98" toId="43">
</dataflow>
<dataflow id="172" from="gmem3_addr" to="empty_55" fromId="38" toId="43">
</dataflow>
<dataflow id="173" from="StgValue_160" to="empty_55" fromId="160" toId="43">
</dataflow>
<dataflow id="174" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty_55" fromId="98" toId="44">
</dataflow>
<dataflow id="175" from="gmem3_addr" to="empty_55" fromId="38" toId="44">
</dataflow>
<dataflow id="176" from="StgValue_160" to="empty_55" fromId="160" toId="44">
</dataflow>
<dataflow id="177" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty_55" fromId="98" toId="45">
</dataflow>
<dataflow id="178" from="gmem3_addr" to="empty_55" fromId="38" toId="45">
</dataflow>
<dataflow id="179" from="StgValue_160" to="empty_55" fromId="160" toId="45">
</dataflow>
<dataflow id="180" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty_55" fromId="98" toId="46">
</dataflow>
<dataflow id="181" from="gmem3_addr" to="empty_55" fromId="38" toId="46">
</dataflow>
<dataflow id="182" from="StgValue_160" to="empty_55" fromId="160" toId="46">
</dataflow>
<dataflow id="184" from="load_params_func.2_Pipeline_VITIS_LOOP_40_5" to="call_ln40" fromId="183" toId="47">
</dataflow>
<dataflow id="185" from="gmem3" to="call_ln40" fromId="73" toId="47">
</dataflow>
<dataflow id="186" from="trunc_ln5" to="call_ln40" fromId="36" toId="47">
</dataflow>
<dataflow id="187" from="local_bias" to="call_ln40" fromId="84" toId="47">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="188" toId="48">
</dataflow>
<dataflow id="190" from="gmem2" to="specinterface_ln0" fromId="71" toId="48">
</dataflow>
<dataflow id="192" from="empty_15" to="specinterface_ln0" fromId="191" toId="48">
</dataflow>
<dataflow id="194" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="48">
</dataflow>
<dataflow id="195" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="48">
</dataflow>
<dataflow id="197" from="empty_13" to="specinterface_ln0" fromId="196" toId="48">
</dataflow>
<dataflow id="198" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="48">
</dataflow>
<dataflow id="199" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="48">
</dataflow>
<dataflow id="201" from="empty_6" to="specinterface_ln0" fromId="200" toId="48">
</dataflow>
<dataflow id="203" from="empty_4" to="specinterface_ln0" fromId="202" toId="48">
</dataflow>
<dataflow id="204" from="empty_13" to="specinterface_ln0" fromId="196" toId="48">
</dataflow>
<dataflow id="206" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="48">
</dataflow>
<dataflow id="207" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="48">
</dataflow>
<dataflow id="208" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="48">
</dataflow>
<dataflow id="209" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="48">
</dataflow>
<dataflow id="210" from="empty_13" to="specinterface_ln0" fromId="196" toId="48">
</dataflow>
<dataflow id="211" from="empty_13" to="specinterface_ln0" fromId="196" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="214" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="48">
</dataflow>
<dataflow id="215" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="48">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="217" from="gmem3" to="specinterface_ln0" fromId="73" toId="49">
</dataflow>
<dataflow id="218" from="empty_15" to="specinterface_ln0" fromId="191" toId="49">
</dataflow>
<dataflow id="219" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="49">
</dataflow>
<dataflow id="220" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="49">
</dataflow>
<dataflow id="221" from="empty_13" to="specinterface_ln0" fromId="196" toId="49">
</dataflow>
<dataflow id="222" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="49">
</dataflow>
<dataflow id="223" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="49">
</dataflow>
<dataflow id="225" from="empty_7" to="specinterface_ln0" fromId="224" toId="49">
</dataflow>
<dataflow id="226" from="empty_4" to="specinterface_ln0" fromId="202" toId="49">
</dataflow>
<dataflow id="227" from="empty_13" to="specinterface_ln0" fromId="196" toId="49">
</dataflow>
<dataflow id="228" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="49">
</dataflow>
<dataflow id="229" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="49">
</dataflow>
<dataflow id="230" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="49">
</dataflow>
<dataflow id="231" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="49">
</dataflow>
<dataflow id="232" from="empty_13" to="specinterface_ln0" fromId="196" toId="49">
</dataflow>
<dataflow id="233" from="empty_13" to="specinterface_ln0" fromId="196" toId="49">
</dataflow>
<dataflow id="234" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="49">
</dataflow>
<dataflow id="235" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="49">
</dataflow>
<dataflow id="236" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="49">
</dataflow>
<dataflow id="237" from="load_params_func.2_Pipeline_VITIS_LOOP_40_5" to="call_ln40" fromId="183" toId="50">
</dataflow>
<dataflow id="238" from="gmem3" to="call_ln40" fromId="73" toId="50">
</dataflow>
<dataflow id="239" from="trunc_ln5" to="call_ln40" fromId="36" toId="50">
</dataflow>
<dataflow id="240" from="local_bias" to="call_ln40" fromId="84" toId="50">
</dataflow>
</dataflows>


</stg>
