<root><simulation><result_generated_time />2023-05-16 18:35:58<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55296<total_data_size_element />{'W': 6144, 'I': 2304, 'O': 216}<total_data_reuse />{'W': 9, 'I': 24.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/15</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [128, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 4), ('K', 8)], [('C', 32)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 3), ('C', 2), ('K', 3), ('OY', 3)], [], []]<I />[[('OX', 3), ('C', 2), ('K', 3)], [('OY', 3)], []]<O />[[('OX', 3), ('C', 2)], [('K', 3), ('OY', 3)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [8.0, 3.0, 1.0, 1.0], 'O': [128.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [48, 49152, 49152], 'I': [48, 18432, 18432], 'O': [24, 1728, 1728], 'O_partial': [24, 0, 0], 'O_final': [0, 1728, 1728]}<actual_mem_utilization_individual />{'W': [0.09, 0.0, 0.0], 'I': [0.09, 0.0, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.0, 0.0], 'I': [0.09, 0.0, 0.0], 'O': [0.05, 0.0, 0.0]}<effective_mem_size_bit />{'W': [48, 49152, 49152], 'I': [48, 18432, 18432], 'O': [24, 576, 1728], 'O_partial': [24, 0, 0], 'O_final': [0, 576, 1728]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 8, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [128, 128, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18432, 6144], [6144, 6144], [6144, 0]]<I />[[6912, 2304], [2304, 2304], [2304, 0]]<O />[[(216, 432), (216, 0)], [(0, 216), (216, 0)], [(0, 216), (0, 0)]]<O_partial />[[(216, 432), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (216, 0)], [(0, 216), (216, 0)], [(0, 216), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2304, 768], [96, 96], [24, 0]]<I />[[864, 288], [36, 36], [9, 0]]<O />[[(27, 54), (27, 0)], [(0, 3), (3, 0)], [(0, 1), (0, 0)]]<O_partial />[([27, 54], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [27, 0]), ([0, 3], [3, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />55296<idle />0</mac_count></basic_info><energy><total_energy />120950.4<mem_energy_breakdown><W />[1.1, 19.0, 32.0]<I />[0.4, 7.1, 12.0]<O />[0.0, 0.7, 1.1]</mem_energy_breakdown><MAC_energy><active_MAC />120877.1<idle_MAC />0.0<total />120877.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2714<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2714<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />199<latency_cycle_without_data_loading />54<ideal_computing_cycle />54<data_loading><load_cycle_total />145<load_cycle_individual />{'W': [96, 96, 0], 'I': [12, 36, 0]}<load_cycle_combined />{'W': 97, 'I': 36}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-53], [-54, -54], [-54, -54]], 'I': [[-53], [-34, -12], [-54, -54]], 'O': [[-54], [-54, -54], [-51, -53]]}<mem_stall_cycle_shared />{'W': [[-53], [-54, 0], [0, 0]], 'I': [[-53], [-34, 0], [0, 0]], 'O': [[-54], [-54, -54], [-51, -53]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 49152, 49152], 'I': [48, 18432, 18432], 'O': [24, 1728, 1728], 'O_partial': [24, 0, 0], 'O_final': [0, 1728, 1728]}<data_size_each_level_total />{'W': [49152, 49152, 49152], 'I': [6144, 18432, 18432], 'O': [192, 1728, 1728]}<loop_cycles_each_level />{'W': [54, 54, 54], 'I': [18, 54, 54], 'O': [6, 54, 54]}<top_ir_loop_size />{'W': [3, 1, 1], 'I': [3, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 2.7], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 4.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [2730.7, 910.2], [910.2, 910.2]], 'I': [[8.0, 8.0], [1024.0, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [64.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 0]], 'I': [[8.0, 2.7], [341.3, 341.3], [341.3, 0]], 'O': [[8.0, 4.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [1283.6, 1283.6], [1251.6, 32.0]], 'I': [[8.0, 2.7], [1283.6, 1283.6], [1251.6, 32.0]], 'O': [[8.0, 4.0], [1283.6, 1283.6], [1251.6, 32.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 54], [54, 54, 1], [54, 54, 1]], 'I': [[1, 1, 54], [18, 18, 3], [54, 54, 1]], 'O': [[1, 1, 54], [6, 6, 9], [54, 54, 1]]}<trans_time_real />{'W': [[0, 1, 54], [[1, 54, 1], [96, 54, 1]], [[96, 54, 1], [24, 54, 1]]], 'I': [[0, 1, 54], [[1, 18, 3], [12, 18, 3]], [[36, 54, 1], [9, 54, 1]]], 'O': [[0, 1, 54], [[0, 6, 9], [0, 6, 9]], [[3, 54, 1], [1, 54, 1]]]}<single_stall_cycle />{'W': [[-1], [-53, 42], [42, -30]], 'I': [[-1], [-17, -6], [-18, -45]], 'O': [[-1], [-6, -6], [-51, -53]]}<single_stall_count />{'W': [53, 0, 0], 'I': [53, 2, 0], 'O': [54, 9, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}, 1: {'W': [0, 0], 'I': [24, 0], 'O': [0, 3]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-54, -54], [-51, -54]], 1: [[-30, -54], [-54, -51]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>