
*** Running vivado
    with args -log chrono4BT_TI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chrono4BT_TI.tcl


****** Vivado v2019.1.2 (64-bit)
  **** SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
  **** IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source chrono4BT_TI.tcl -notrace
Command: synth_design -top chrono4BT_TI -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 712.695 ; gain = 178.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chrono4BT_TI' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/chrono4BT_TI.vhd:44]
INFO: [Synth 8-638] synthesizing module 'DFM' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/DFM.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'DFM' (1#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/DFM.vhd:45]
INFO: [Synth 8-638] synthesizing module 'gestionChrono_TI' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/gestionChrono_TI.vhd:44]
WARNING: [Synth 8-3848] Net pt_CLR in module/entity gestionChrono_TI does not have driver. [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/gestionChrono_TI.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'gestionChrono_TI' (2#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/gestionChrono_TI.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Chrono' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Chrono.vhd:45]
INFO: [Synth 8-638] synthesizing module 'TICK_1ms' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/TICK_1ms.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'TICK_1ms' (3#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/TICK_1ms.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Cnt0toN_EN' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Cnt0toN_EN.vhd:43]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Cnt0toN_EN' (4#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Cnt0toN_EN.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Cnt0toN_EN__parameterized0' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Cnt0toN_EN.vhd:43]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Cnt0toN_EN__parameterized0' (4#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Cnt0toN_EN.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Chrono' (5#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Chrono.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Pointeur' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Pointeur.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Pointeur' (6#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Pointeur.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Disp4D' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Disp4D.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Cmpt0to3' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Cmpt0to3.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Cmpt0to3' (7#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Cmpt0to3.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Disp1of4Digits' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Disp1of4Digits.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MUX4x4v1x4' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/MUX4x4v1x4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MUX4x4v1x4' (8#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/MUX4x4v1x4.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Disp1Digit' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Disp1Digit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Disp1Digit' (9#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Disp1Digit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Disp1of4Digits' (10#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Disp1of4Digits.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Disp4D' (11#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/Disp4D.vhd:44]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [C:/Users/wilahass35/Downloads/project_2/project_2.runs/synth_1/.Xil/Vivado-2064-c304-pc7/realtime/dist_mem_gen_0_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'MUX2x16v4x4' [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/MUX2x16v4x4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX2x16v4x4' (12#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/MUX2x16v4x4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'chrono4BT_TI' (13#1) [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/new/chrono4BT_TI.vhd:44]
WARNING: [Synth 8-3331] design gestionChrono_TI has unconnected port pt_CLR
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 776.617 ; gain = 242.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 776.617 ; gain = 242.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 776.617 ; gain = 242.406
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'mem'
Finished Parsing XDC File [c:/Users/wilahass35/Downloads/project_2/project_2.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'mem'
Parsing XDC File [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/constrs_1/new/contraintes_chrono4BT_TI.xdc]
Finished Parsing XDC File [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/constrs_1/new/contraintes_chrono4BT_TI.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wilahass35/Downloads/project_2/project_2.srcs/constrs_1/new/contraintes_chrono4BT_TI.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chrono4BT_TI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chrono4BT_TI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 904.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ETAT_PR_reg' in module 'gestionChrono_TI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   repos |                            00001 |                              000
                  marche |                            01000 |                              001
                  affich |                            10000 |                              010
                 lecture |                            00010 |                              100
          enregistrement |                            00100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ETAT_PR_reg' using encoding 'one-hot' in module 'gestionChrono_TI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DFM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module gestionChrono_TI 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
Module TICK_1ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module Cnt0toN_EN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cnt0toN_EN__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Pointeur 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Cmpt0to3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module MUX4x4v1x4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Disp1Digit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
Module MUX2x16v4x4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |     8|
|4     |LUT1           |     8|
|5     |LUT2           |    15|
|6     |LUT3           |    15|
|7     |LUT4           |    24|
|8     |LUT5           |    23|
|9     |LUT6           |    18|
|10    |FDRE           |    75|
|11    |IBUF           |     5|
|12    |OBUF           |    11|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-----------------------------+------+
|      |Instance |Module                       |Cells |
+------+---------+-----------------------------+------+
|1     |top      |                             |   231|
|2     |  aff    |Disp4D                       |    52|
|3     |    u1   |TICK_1ms_5                   |    26|
|4     |    u2   |Cmpt0to3                     |    26|
|5     |  chr    |Chrono                       |   105|
|6     |    u1   |TICK_1ms                     |    32|
|7     |    u2   |Cnt0toN_EN                   |    11|
|8     |    u3   |Cnt0toN_EN_0                 |    10|
|9     |    u4   |Cnt0toN_EN_1                 |    11|
|10    |    u5   |Cnt0toN_EN_2                 |    14|
|11    |    u6   |Cnt0toN_EN__parameterized0   |     8|
|12    |    u7   |Cnt0toN_EN_3                 |    13|
|13    |    u8   |Cnt0toN_EN__parameterized0_4 |     6|
|14    |  dti    |DFM                          |     6|
|15    |  gst    |gestionChrono_TI             |    14|
|16    |  ptr    |Pointeur                     |     9|
+------+---------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 904.465 ; gain = 370.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 904.465 ; gain = 242.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 904.465 ; gain = 370.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:21 . Memory (MB): peak = 913.504 ; gain = 612.734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wilahass35/Downloads/project_2/project_2.runs/synth_1/chrono4BT_TI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chrono4BT_TI_utilization_synth.rpt -pb chrono4BT_TI_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 31 12:19:23 2024...
