{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@43:53@HdlIdDef", "wire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\nwire        up_wack_s[0:NUM_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\n"], "Clone Blocks": [["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@104:114", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  wire    [31:0]  signal_freq_s;\n\n  //defaults\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@38:48", "wire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\nwire        up_wack_s[0:NUM_CHANNELS];\n"], ["hdl/library/axi_ad9652/axi_ad9652.v@182:192", "  wire    [31:0]  up_rdata_s[0:3];\n  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9643/axi_ad9643.v@185:195", "  wire    [31:0]  up_rdata_s[0:3];\n  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@163:173", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@40:50", "// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\nwire        up_wack_s[0:NUM_CHANNELS];\n\nreg [31:0]  up_rdata_r;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@42:52", "wire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\nwire        up_wack_s[0:NUM_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@157:167", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@169:179", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@45:55", "wire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\nwire        up_wack_s[0:NUM_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@153:163", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@41:51", "\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\nwire        up_wack_s[0:NUM_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@164:174", "  wire    [ 31:0]                       up_wdata_s;\n  wire                                  up_rreq_s;\n  wire    [ 13:0]                       up_raddr_s;\n  wire    [ 31:0]                       up_rdata_s[8:0];\n  wire                                  up_rack_s[8:0];\n  wire                                  up_wack_s[8:0];\n  wire    [ 31:0]                       adc_start_code;\n  wire                                  adc_sync;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9234/axi_ad9234.v@153:163", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@37:47", "wire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@39:49", "\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\nwire        up_wack_s[0:NUM_CHANNELS];\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@148:158", "  wire    [ 31:0] up_rdata_s[0:1];\n  wire            up_rack_s[0:1];\n  wire            up_wack_s[0:1];\n  wire            up_wreq_s;\n  wire    [ 13:0] up_waddr_s;\n  wire    [ 31:0] up_wdata_s;\n  wire            up_rreq_s;\n  wire    [ 13:0] up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@155:165", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"]], "Diff Content": {"Delete": [[48, "wire        up_wack_s[0:NUM_CHANNELS];\n"]], "Add": [[48, "wire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\n"], [48, "wire        up_rack_s[0:NUM_OF_CHANNELS];\n"], [48, "wire        up_wack_s[0:NUM_OF_CHANNELS];\n"]]}}