Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug 10 01:36:54 2025
| Host         : DESKTOP-NG8FN4D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file alsu_seq_timing_summary_routed.rpt -pb alsu_seq_timing_summary_routed.pb -rpx alsu_seq_timing_summary_routed.rpx -warn_on_violation
| Design       : alsu_seq
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.690        0.000                      0                   41        0.302        0.000                      0                   41        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.690        0.000                      0                   41        0.302        0.000                      0                   41        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 A_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.058ns (25.385%)  route 3.110ns (74.615%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X33Y39         FDCE                                         r  A_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  A_reg_reg[1]/Q
                         net (fo=11, routed)          1.311     6.852    A_reg[1]
    SLICE_X30Y35         LUT5 (Prop_lut5_I2_O)        0.150     7.002 r  out[0]_i_5/O
                         net (fo=1, routed)           0.845     7.847    out[0]_i_5_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I1_O)        0.328     8.175 f  out[0]_i_4/O
                         net (fo=1, routed)           0.428     8.603    out[0]_i_4_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  out[0]_i_1/O
                         net (fo=2, routed)           0.525     9.252    out[0]_i_1_n_0
    SLICE_X28Y37         FDCE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X28Y37         FDCE                                         r  out_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X28Y37         FDCE (Setup_fdce_C_D)       -0.067    14.942    out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 B_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.058ns (26.001%)  route 3.011ns (73.999%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  B_reg_reg[1]/Q
                         net (fo=11, routed)          1.150     6.690    B_reg[1]
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.814 f  out[1]_i_3/O
                         net (fo=1, routed)           0.805     7.619    out[1]_i_3_n_0
    SLICE_X29Y37         LUT5 (Prop_lut5_I0_O)        0.152     7.771 r  out[1]_i_2/O
                         net (fo=1, routed)           0.433     8.204    out[1]_i_2_n_0
    SLICE_X29Y37         LUT5 (Prop_lut5_I0_O)        0.326     8.530 r  out[1]_i_1/O
                         net (fo=2, routed)           0.623     9.153    out[1]_i_1_n_0
    SLICE_X28Y37         FDCE                                         r  out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X28Y37         FDCE                                         r  out_reg[1]_lopt_replica/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X28Y37         FDCE (Setup_fdce_C_D)       -0.081    14.928    out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 A_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.058ns (26.632%)  route 2.915ns (73.368%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X33Y39         FDCE                                         r  A_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  A_reg_reg[1]/Q
                         net (fo=11, routed)          1.311     6.852    A_reg[1]
    SLICE_X30Y35         LUT5 (Prop_lut5_I2_O)        0.150     7.002 r  out[0]_i_5/O
                         net (fo=1, routed)           0.845     7.847    out[0]_i_5_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I1_O)        0.328     8.175 f  out[0]_i_4/O
                         net (fo=1, routed)           0.428     8.603    out[0]_i_4_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  out[0]_i_1/O
                         net (fo=2, routed)           0.330     9.057    out[0]_i_1_n_0
    SLICE_X29Y37         FDCE                                         r  out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  out_reg[0]_lopt_replica/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X29Y37         FDCE (Setup_fdce_C_D)       -0.067    14.942    out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 B_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.058ns (27.570%)  route 2.780ns (72.430%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  B_reg_reg[1]/Q
                         net (fo=11, routed)          1.150     6.690    B_reg[1]
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.814 f  out[1]_i_3/O
                         net (fo=1, routed)           0.805     7.619    out[1]_i_3_n_0
    SLICE_X29Y37         LUT5 (Prop_lut5_I0_O)        0.152     7.771 r  out[1]_i_2/O
                         net (fo=1, routed)           0.433     8.204    out[1]_i_2_n_0
    SLICE_X29Y37         LUT5 (Prop_lut5_I0_O)        0.326     8.530 r  out[1]_i_1/O
                         net (fo=2, routed)           0.392     8.922    out[1]_i_1_n_0
    SLICE_X29Y37         FDCE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  out_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X29Y37         FDCE (Setup_fdce_C_D)       -0.081    14.928    out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 B_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.663%)  route 2.994ns (78.337%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    clk_IBUF_BUFG
    SLICE_X28Y31         FDCE                                         r  B_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  B_reg_reg[2]/Q
                         net (fo=11, routed)          1.354     6.886    B_reg[2]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.010 f  out[3]_i_4/O
                         net (fo=1, routed)           0.738     7.748    out[3]_i_4_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  out[3]_i_2/O
                         net (fo=1, routed)           0.282     8.154    out[3]_i_2_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  out[3]_i_1/O
                         net (fo=2, routed)           0.621     8.898    out[3]_i_1_n_0
    SLICE_X30Y37         FDCE                                         r  out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.782    clk_IBUF_BUFG
    SLICE_X30Y37         FDCE                                         r  out_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X30Y37         FDCE (Setup_fdce_C_D)       -0.045    14.962    out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 B_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.663%)  route 2.994ns (78.337%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    clk_IBUF_BUFG
    SLICE_X28Y31         FDCE                                         r  B_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  B_reg_reg[2]/Q
                         net (fo=11, routed)          1.354     6.886    B_reg[2]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.010 f  out[3]_i_4/O
                         net (fo=1, routed)           0.738     7.748    out[3]_i_4_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  out[3]_i_2/O
                         net (fo=1, routed)           0.282     8.154    out[3]_i_2_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  out[3]_i_1/O
                         net (fo=2, routed)           0.621     8.898    out[3]_i_1_n_0
    SLICE_X30Y37         FDCE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.782    clk_IBUF_BUFG
    SLICE_X30Y37         FDCE                                         r  out_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X30Y37         FDCE (Setup_fdce_C_D)       -0.031    14.976    out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 opcode_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.828ns (23.064%)  route 2.762ns (76.936%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  opcode_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  opcode_reg_reg[0]/Q
                         net (fo=12, routed)          1.526     7.065    opcode_reg[0]
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.189 r  out[2]_i_6/O
                         net (fo=1, routed)           0.161     7.350    out[2]_i_6_n_0
    SLICE_X28Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  out[2]_i_3/O
                         net (fo=1, routed)           0.661     8.135    out[2]_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  out[2]_i_1/O
                         net (fo=2, routed)           0.413     8.672    out[2]_i_1_n_0
    SLICE_X29Y37         FDCE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  out_reg[2]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X29Y37         FDCE (Setup_fdce_C_D)       -0.061    14.876    out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 opcode_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.828ns (23.612%)  route 2.679ns (76.388%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  opcode_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  opcode_reg_reg[0]/Q
                         net (fo=12, routed)          1.526     7.065    opcode_reg[0]
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.189 r  out[2]_i_6/O
                         net (fo=1, routed)           0.161     7.350    out[2]_i_6_n_0
    SLICE_X28Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  out[2]_i_3/O
                         net (fo=1, routed)           0.661     8.135    out[2]_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  out[2]_i_1/O
                         net (fo=2, routed)           0.330     8.589    out[2]_i_1_n_0
    SLICE_X28Y37         FDCE                                         r  out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X28Y37         FDCE                                         r  out_reg[2]_lopt_replica/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X28Y37         FDCE (Setup_fdce_C_D)       -0.061    14.876    out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 Invalid_Case_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.580ns (15.992%)  route 3.047ns (84.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  Invalid_Case_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  Invalid_Case_reg/Q
                         net (fo=17, routed)          3.047     8.585    Invalid_Case
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.709 r  leds[12]_i_1/O
                         net (fo=1, routed)           0.000     8.709    p_0_in[12]
    SLICE_X64Y74         FDCE                                         r  leds_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.492    14.833    clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  leds_reg[12]/C
                         clock pessimism              0.180    15.013    
                         clock uncertainty           -0.035    14.977    
    SLICE_X64Y74         FDCE (Setup_fdce_C_D)        0.077    15.054    leds_reg[12]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 Invalid_Case_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.580ns (15.885%)  route 3.071ns (84.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  Invalid_Case_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  Invalid_Case_reg/Q
                         net (fo=17, routed)          3.071     8.610    Invalid_Case
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     8.734 r  leds[6]_i_1/O
                         net (fo=1, routed)           0.000     8.734    p_0_in[6]
    SLICE_X0Y2           FDCE                                         r  leds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  leds_reg[6]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    15.115    leds_reg[6]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.230ns (56.231%)  route 0.179ns (43.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.128     1.593 f  leds_reg[1]/Q
                         net (fo=2, routed)           0.179     1.772    leds_OBUF[1]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.102     1.874 r  leds[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    p_0_in[1]
    SLICE_X0Y25          FDCE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  leds_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.107     1.572    leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 leds_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.230ns (56.231%)  route 0.179ns (43.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  leds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.128     1.602 f  leds_reg[5]/Q
                         net (fo=2, routed)           0.179     1.781    leds_OBUF[5]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.102     1.883 r  leds[5]_i_1/O
                         net (fo=1, routed)           0.000     1.883    p_0_in[5]
    SLICE_X0Y15          FDCE                                         r  leds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  leds_reg[5]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.107     1.581    leds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 bypass_B_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Invalid_Case_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.078%)  route 0.227ns (54.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  bypass_B_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  bypass_B_reg_reg/Q
                         net (fo=7, routed)           0.227     1.810    bypass_B_reg
    SLICE_X28Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.855 r  Invalid_Case_i_1/O
                         net (fo=1, routed)           0.000     1.855    Invalid_Case_i_1_n_0
    SLICE_X28Y36         FDRE                                         r  Invalid_Case_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  Invalid_Case_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.091     1.548    Invalid_Case_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 leds_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.779%)  route 0.302ns (55.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  leds_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.148     1.621 f  leds_reg[15]/Q
                         net (fo=2, routed)           0.302     1.923    leds_OBUF[15]
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.097     2.020 r  leds[15]_i_1/O
                         net (fo=1, routed)           0.000     2.020    p_0_in[15]
    SLICE_X64Y62         FDCE                                         r  leds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     1.987    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  leds_reg[15]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X64Y62         FDCE (Hold_fdce_C_D)         0.131     1.604    leds_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 leds_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.779%)  route 0.302ns (55.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  leds_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.148     1.620 f  leds_reg[11]/Q
                         net (fo=2, routed)           0.302     1.922    leds_OBUF[11]
    SLICE_X64Y32         LUT2 (Prop_lut2_I1_O)        0.097     2.019 r  leds[11]_i_1/O
                         net (fo=1, routed)           0.000     2.019    p_0_in[11]
    SLICE_X64Y32         FDCE                                         r  leds_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  leds_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y32         FDCE (Hold_fdce_C_D)         0.131     1.603    leds_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 leds_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.779%)  route 0.302ns (55.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  leds_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.148     1.611 f  leds_reg[13]/Q
                         net (fo=2, routed)           0.302     1.913    leds_OBUF[13]
    SLICE_X64Y74         LUT2 (Prop_lut2_I1_O)        0.097     2.010 r  leds[13]_i_1/O
                         net (fo=1, routed)           0.000     2.010    p_0_in[13]
    SLICE_X64Y74         FDCE                                         r  leds_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  leds_reg[13]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X64Y74         FDCE (Hold_fdce_C_D)         0.131     1.594    leds_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.128     1.598 f  leds_reg[3]/Q
                         net (fo=2, routed)           0.298     1.896    leds_OBUF[3]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.098     1.994 r  leds[3]_i_1/O
                         net (fo=1, routed)           0.000     1.994    p_0_in[3]
    SLICE_X0Y19          FDCE                                         r  leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  leds_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.107     1.577    leds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 leds_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  leds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.128     1.607 f  leds_reg[7]/Q
                         net (fo=2, routed)           0.298     1.905    leds_OBUF[7]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.098     2.003 r  leds[7]_i_1/O
                         net (fo=1, routed)           0.000     2.003    p_0_in[7]
    SLICE_X0Y2           FDCE                                         r  leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  leds_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.107     1.586    leds_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 leds_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.245ns (44.638%)  route 0.304ns (55.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.551     1.434    clk_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  leds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.148     1.582 f  leds_reg[9]/Q
                         net (fo=2, routed)           0.304     1.886    leds_OBUF[9]
    SLICE_X30Y23         LUT2 (Prop_lut2_I1_O)        0.097     1.983 r  leds[9]_i_1/O
                         net (fo=1, routed)           0.000     1.983    p_0_in[9]
    SLICE_X30Y23         FDCE                                         r  leds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     1.944    clk_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  leds_reg[9]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y23         FDCE (Hold_fdce_C_D)         0.131     1.565    leds_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 bypass_B_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.527%)  route 0.323ns (63.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  bypass_B_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  bypass_B_reg_reg/Q
                         net (fo=7, routed)           0.194     1.778    bypass_B_reg
    SLICE_X29Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.823 r  out[1]_i_1/O
                         net (fo=2, routed)           0.129     1.951    out[1]_i_1_n_0
    SLICE_X29Y37         FDCE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  out_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X29Y37         FDCE (Hold_fdce_C_D)         0.066     1.524    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   A_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   A_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   A_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   B_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   B_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y31   B_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y36   Invalid_Case_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y34   bypass_A_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y34   bypass_B_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   leds_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   leds_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   A_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   A_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   A_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   B_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   B_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    leds_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    leds_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    leds_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   B_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   Invalid_Case_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34   bypass_A_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34   bypass_B_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34   cin_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y34   direction_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    leds_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   leds_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   leds_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   leds_reg[12]/C



