{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553725719478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553725719483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 18:28:39 2019 " "Processing started: Wed Mar 27 18:28:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553725719483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725719483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off graphicstest -c graphicstest " "Command: quartus_map --read_settings_files=on --write_settings_files=off graphicstest -c graphicstest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725719483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553725719987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553725719988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START FSM.v(2) " "Verilog HDL Declaration information at FSM.v(2): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "../FSM.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/FSM.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553725728774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET FSM.v(2) " "Verilog HDL Declaration information at FSM.v(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../FSM.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/FSM.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553725728774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hit HIT FSM.v(2) " "Verilog HDL Declaration information at FSM.v(2): object \"hit\" differs only in case from object \"HIT\" in the same scope" {  } { { "../FSM.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/FSM.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553725728774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "miss MISS FSM.v(2) " "Verilog HDL Declaration information at FSM.v(2): object \"miss\" differs only in case from object \"MISS\" in the same scope" {  } { { "../FSM.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/FSM.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553725728774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/cscb58/piano_tap_tap/cscb58_project/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../FSM.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725728776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725728780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725728783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725728787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725728791 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 project.v(126) " "Verilog HDL Expression warning at project.v(126): truncated literal to match 2 bits" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 126 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1553725728794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(173) " "Verilog HDL information at project.v(173): always construct contains both blocking and non-blocking assignments" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 173 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553725728794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(265) " "Verilog HDL information at project.v(265): always construct contains both blocking and non-blocking assignments" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 265 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553725728795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/cscb58/piano_tap_tap/cscb58_project/project.v 5 5 " "Found 5 design units, including 5 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/project.v" { { "Info" "ISGN_ENTITY_NAME" "1 sickomode " "Found entity 1: sickomode" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728797 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_controller " "Found entity 2: display_controller" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728797 ""} { "Info" "ISGN_ENTITY_NAME" "3 draw " "Found entity 3: draw" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728797 ""} { "Info" "ISGN_ENTITY_NAME" "4 erase " "Found entity 4: erase" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728797 ""} { "Info" "ISGN_ENTITY_NAME" "5 counteroffset " "Found entity 5: counteroffset" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725728797 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "graphicstest graphicstest.v(17) " "Verilog Module Declaration warning at graphicstest.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"graphicstest\"" {  } { { "graphicstest.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725728800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicstest.v 2 2 " "Found 2 design units, including 2 entities, in source file graphicstest.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphicstest " "Found entity 1: graphicstest" {  } { { "graphicstest.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728801 ""} { "Info" "ISGN_ENTITY_NAME" "2 rate_divider2 " "Found entity 2: rate_divider2" {  } { { "graphicstest.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725728801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "edge_go graphicstest.v(85) " "Verilog HDL Implicit Net warning at graphicstest.v(85): created implicit net for \"edge_go\"" {  } { { "graphicstest.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725728801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "offset_increase graphicstest.v(86) " "Verilog HDL Implicit Net warning at graphicstest.v(86): created implicit net for \"offset_increase\"" {  } { { "graphicstest.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725728801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "graphicstest " "Elaborating entity \"graphicstest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553725728867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "colour graphicstest.v(39) " "Verilog HDL or VHDL warning at graphicstest.v(39): object \"colour\" assigned a value but never read" {  } { { "graphicstest.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553725728868 "|graphicstest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w1hzout graphicstest.v(106) " "Verilog HDL or VHDL warning at graphicstest.v(106): object \"w1hzout\" assigned a value but never read" {  } { { "graphicstest.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553725728868 "|graphicstest"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR graphicstest.v(22) " "Output port \"LEDR\" at graphicstest.v(22) has no driver" {  } { { "graphicstest.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553725728869 "|graphicstest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "graphicstest.v" "VGA" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725728883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725728885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725728935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725728936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725728936 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553725728936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/db/altsyncram_60g1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725728986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725728986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725728987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725729034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725729034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/db/altsyncram_60g1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725729078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725729078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553725729124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725729124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/db/altsyncram_60g1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553725729177 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553725729177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counteroffset counteroffset:lineface " "Elaborating entity \"counteroffset\" for hierarchy \"counteroffset:lineface\"" {  } { { "graphicstest.v" "lineface" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sickomode sickomode:pickandroll " "Elaborating entity \"sickomode\" for hierarchy \"sickomode:pickandroll\"" {  } { { "graphicstest.v" "pickandroll" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/graphicstest.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw sickomode:pickandroll\|draw:drawlane1 " "Elaborating entity \"draw\" for hierarchy \"sickomode:pickandroll\|draw:drawlane1\"" {  } { { "../project.v" "drawlane1" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 project.v(166) " "Verilog HDL assignment warning at project.v(166): truncated value with size 32 to match size of target (8)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729214 "|graphicstest|sickomode:pickandroll|draw:drawlane1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 project.v(217) " "Verilog HDL assignment warning at project.v(217): truncated value with size 32 to match size of target (9)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729215 "|graphicstest|sickomode:pickandroll|draw:drawlane1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 project.v(223) " "Verilog HDL assignment warning at project.v(223): truncated value with size 32 to match size of target (9)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729215 "|graphicstest|sickomode:pickandroll|draw:drawlane1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 project.v(229) " "Verilog HDL assignment warning at project.v(229): truncated value with size 32 to match size of target (9)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729215 "|graphicstest|sickomode:pickandroll|draw:drawlane1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 project.v(235) " "Verilog HDL assignment warning at project.v(235): truncated value with size 32 to match size of target (9)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729215 "|graphicstest|sickomode:pickandroll|draw:drawlane1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase sickomode:pickandroll\|erase:eraselane1 " "Elaborating entity \"erase\" for hierarchy \"sickomode:pickandroll\|erase:eraselane1\"" {  } { { "../project.v" "eraselane1" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 project.v(260) " "Verilog HDL assignment warning at project.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729230 "|graphicstest|sickomode:pickandroll|erase:eraselane1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 project.v(304) " "Verilog HDL assignment warning at project.v(304): truncated value with size 32 to match size of target (9)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729231 "|graphicstest|sickomode:pickandroll|erase:eraselane1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 project.v(310) " "Verilog HDL assignment warning at project.v(310): truncated value with size 32 to match size of target (9)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729231 "|graphicstest|sickomode:pickandroll|erase:eraselane1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 project.v(316) " "Verilog HDL assignment warning at project.v(316): truncated value with size 32 to match size of target (9)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729231 "|graphicstest|sickomode:pickandroll|erase:eraselane1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 project.v(322) " "Verilog HDL assignment warning at project.v(322): truncated value with size 32 to match size of target (9)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729231 "|graphicstest|sickomode:pickandroll|erase:eraselane1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller sickomode:pickandroll\|display_controller:controller " "Elaborating entity \"display_controller\" for hierarchy \"sickomode:pickandroll\|display_controller:controller\"" {  } { { "../project.v" "controller" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 project.v(119) " "Verilog HDL assignment warning at project.v(119): truncated value with size 9 to match size of target (8)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729246 "|graphicstest|sickomode:pickandroll|display_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 project.v(125) " "Verilog HDL assignment warning at project.v(125): truncated value with size 9 to match size of target (8)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729246 "|graphicstest|sickomode:pickandroll|display_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 project.v(131) " "Verilog HDL assignment warning at project.v(131): truncated value with size 9 to match size of target (8)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553725729246 "|graphicstest|sickomode:pickandroll|display_controller:controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "project.v(115) " "Verilog HDL Case Statement information at project.v(115): all case item expressions in this case statement are onehot" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553725729246 "|graphicstest|sickomode:pickandroll|display_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "go_erase project.v(113) " "Verilog HDL Always Construct warning at project.v(113): inferring latch(es) for variable \"go_erase\", which holds its previous value in one or more paths through the always construct" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553725729247 "|graphicstest|sickomode:pickandroll|display_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "go_draw project.v(113) " "Verilog HDL Always Construct warning at project.v(113): inferring latch(es) for variable \"go_draw\", which holds its previous value in one or more paths through the always construct" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553725729247 "|graphicstest|sickomode:pickandroll|display_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "go_draw project.v(113) " "Inferred latch for \"go_draw\" at project.v(113)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725729247 "|graphicstest|sickomode:pickandroll|display_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "go_erase project.v(113) " "Inferred latch for \"go_erase\" at project.v(113)" {  } { { "../project.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725729247 "|graphicstest|sickomode:pickandroll|display_controller:controller"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "curr_state controller " "Port \"curr_state\" does not exist in macrofunction \"controller\"" {  } { { "../project.v" "controller" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/project.v" 69 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553725729293 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553725729307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/output_files/graphicstest.map.smsg " "Generated suppressed messages file C:/Work/CSCB58/piano_tap_tap/CSCB58_project/test2/output_files/graphicstest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725729339 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553725729409 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 18:28:49 2019 " "Processing ended: Wed Mar 27 18:28:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553725729409 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553725729409 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553725729409 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725729409 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553725730141 ""}
