<stg><name>IGCN</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %indvars_iv16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv16"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="64">
<![CDATA[
entry:10 %testarr = alloca i64 1

]]></Node>
<StgValue><ssdm name="testarr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %outputarr = alloca i64 1

]]></Node>
<StgValue><ssdm name="outputarr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %test_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %test

]]></Node>
<StgValue><ssdm name="test_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="32">
<![CDATA[
entry:13 %trunc_ln12 = trunc i32 %test_read

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="31" op_3_bw="31">
<![CDATA[
entry:14 %call_ln12 = call void @IGCN_Pipeline_VITIS_LOOP_12_1, i32 %size_read, i31 %testarr, i31 %trunc_ln12

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:15 %store_ln16 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:16 %store_ln16 = store i6 5, i6 %indvars_iv16

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln9"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="31" op_3_bw="31">
<![CDATA[
entry:14 %call_ln12 = call void @IGCN_Pipeline_VITIS_LOOP_12_1, i32 %size_read, i31 %testarr, i31 %trunc_ln12

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:17 %br_ln16 = br void %for.inc10

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc10:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc10:1 %icmp_ln16 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc10:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc10:3 %add_ln17 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc10:4 %br_ln16 = br i1 %icmp_ln16, void %for.inc10.split, void %for.inc22.preheader

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="4">
<![CDATA[
for.inc10.split:0 %zext_ln16 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc10.split:1 %specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc10.split:2 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc10.split:3 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc10.split:4 %br_ln5 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.preheader:0 %call_ln0 = call void @IGCN_Pipeline_VITIS_LOOP_19_2, i32 %size_read, i32 %outputarr, i32 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.inc.i:0 %i_3 = phi i6 %add_ln5, void %for.inc.i.split, i6 0, void %for.inc10.split

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i:1 %indvars_iv16_load = load i6 %indvars_iv16

]]></Node>
<StgValue><ssdm name="indvars_iv16_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i:2 %zext_ln5 = zext i6 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i:3 %icmp_ln5 = icmp_eq  i6 %i_3, i6 %indvars_iv16_load

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i:4 %add_ln5 = add i6 %i_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:5 %br_ln5 = br i1 %icmp_ln5, void %for.inc.i.split, void %_Z1tPiiS_.exit

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:2 %add_ln6_1 = add i6 %zext_ln16, i6 %i_3

]]></Node>
<StgValue><ssdm name="add_ln6_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:3 %add_ln6 = add i6 %add_ln6_1, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.split:4 %zext_ln6 = zext i6 %add_ln6

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:5 %testarr_addr = getelementptr i31 %testarr, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="testarr_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="6">
<![CDATA[
for.inc.i.split:6 %testarr_load = load i6 %testarr_addr

]]></Node>
<StgValue><ssdm name="testarr_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z1tPiiS_.exit:0 %add_ln16 = add i6 %indvars_iv16_load, i6 5

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z1tPiiS_.exit:1 %store_ln16 = store i4 %add_ln17, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z1tPiiS_.exit:2 %store_ln16 = store i6 %add_ln16, i6 %indvars_iv16

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
_Z1tPiiS_.exit:3 %br_ln16 = br void %for.inc10

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln8"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="6">
<![CDATA[
for.inc.i.split:6 %testarr_load = load i6 %testarr_addr

]]></Node>
<StgValue><ssdm name="testarr_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.inc.i.split:7 %shl_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %testarr_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:8 %outputarr_addr = getelementptr i32 %outputarr, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="outputarr_addr"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.i.split:9 %store_ln6 = store i32 %shl_ln6, i6 %outputarr_addr

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:10 %br_ln5 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.preheader:0 %call_ln0 = call void @IGCN_Pipeline_VITIS_LOOP_19_2, i32 %size_read, i32 %outputarr, i32 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
for.inc22.preheader:1 %ret_ln24 = ret

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="test" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test"/></StgValue>
</port>
<port id="71" name="size" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size"/></StgValue>
</port>
<port id="72" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="74" from="StgValue_73" to="indvars_iv16" fromId="73" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_73" to="i_1" fromId="73" toId="8">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i32" to="size_read" fromId="76" toId="9">
</dataflow>
<dataflow id="78" from="size" to="size_read" fromId="71" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_79" to="testarr" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_79" to="outputarr" fromId="79" toId="11">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i32P0A" to="test_read" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="test" to="test_read" fromId="70" toId="12">
</dataflow>
<dataflow id="85" from="test_read" to="trunc_ln12" fromId="12" toId="13">
</dataflow>
<dataflow id="87" from="IGCN_Pipeline_VITIS_LOOP_12_1" to="call_ln12" fromId="86" toId="14">
</dataflow>
<dataflow id="88" from="size_read" to="call_ln12" fromId="9" toId="14">
</dataflow>
<dataflow id="89" from="testarr" to="call_ln12" fromId="10" toId="14">
</dataflow>
<dataflow id="90" from="trunc_ln12" to="call_ln12" fromId="13" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln16" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="i_1" to="store_ln16" fromId="8" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln16" fromId="94" toId="16">
</dataflow>
<dataflow id="96" from="indvars_iv16" to="store_ln16" fromId="7" toId="16">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln9" fromId="97" toId="17">
</dataflow>
<dataflow id="100" from="empty_1" to="spectopmodule_ln9" fromId="99" toId="17">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="103" from="test" to="specbitsmap_ln0" fromId="70" toId="18">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="106" from="test" to="specinterface_ln0" fromId="70" toId="19">
</dataflow>
<dataflow id="108" from="empty" to="specinterface_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="112" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="112" toId="19">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="112" toId="19">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="112" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="112" toId="19">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="112" toId="19">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="19">
</dataflow>
<dataflow id="127" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="129" from="size" to="specbitsmap_ln0" fromId="71" toId="20">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="104" toId="21">
</dataflow>
<dataflow id="131" from="size" to="specinterface_ln0" fromId="71" toId="21">
</dataflow>
<dataflow id="132" from="empty" to="specinterface_ln0" fromId="107" toId="21">
</dataflow>
<dataflow id="133" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="134" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="112" toId="21">
</dataflow>
<dataflow id="136" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="137" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="112" toId="21">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="112" toId="21">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="112" toId="21">
</dataflow>
<dataflow id="141" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="142" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="143" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="144" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="112" toId="21">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="112" toId="21">
</dataflow>
<dataflow id="147" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="21">
</dataflow>
<dataflow id="148" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="101" toId="22">
</dataflow>
<dataflow id="150" from="output_r" to="specbitsmap_ln0" fromId="72" toId="22">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="104" toId="23">
</dataflow>
<dataflow id="152" from="output_r" to="specinterface_ln0" fromId="72" toId="23">
</dataflow>
<dataflow id="153" from="empty" to="specinterface_ln0" fromId="107" toId="23">
</dataflow>
<dataflow id="154" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="155" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="157" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="158" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="162" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="163" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="164" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="165" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="168" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="23">
</dataflow>
<dataflow id="169" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="170" from="IGCN_Pipeline_VITIS_LOOP_12_1" to="call_ln12" fromId="86" toId="24">
</dataflow>
<dataflow id="171" from="size_read" to="call_ln12" fromId="9" toId="24">
</dataflow>
<dataflow id="172" from="testarr" to="call_ln12" fromId="10" toId="24">
</dataflow>
<dataflow id="173" from="trunc_ln12" to="call_ln12" fromId="13" toId="24">
</dataflow>
<dataflow id="174" from="i_1" to="i" fromId="8" toId="26">
</dataflow>
<dataflow id="175" from="i" to="icmp_ln16" fromId="26" toId="27">
</dataflow>
<dataflow id="177" from="StgValue_176" to="icmp_ln16" fromId="176" toId="27">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="178" toId="28">
</dataflow>
<dataflow id="181" from="StgValue_180" to="speclooptripcount_ln0" fromId="180" toId="28">
</dataflow>
<dataflow id="182" from="StgValue_180" to="speclooptripcount_ln0" fromId="180" toId="28">
</dataflow>
<dataflow id="183" from="StgValue_180" to="speclooptripcount_ln0" fromId="180" toId="28">
</dataflow>
<dataflow id="184" from="i" to="add_ln17" fromId="26" toId="29">
</dataflow>
<dataflow id="186" from="StgValue_185" to="add_ln17" fromId="185" toId="29">
</dataflow>
<dataflow id="187" from="icmp_ln16" to="br_ln16" fromId="27" toId="30">
</dataflow>
<dataflow id="188" from="i" to="zext_ln16" fromId="26" toId="31">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecPipeline" to="specpipeline_ln7" fromId="189" toId="32">
</dataflow>
<dataflow id="191" from="StgValue_125" to="specpipeline_ln7" fromId="125" toId="32">
</dataflow>
<dataflow id="192" from="StgValue_109" to="specpipeline_ln7" fromId="109" toId="32">
</dataflow>
<dataflow id="193" from="StgValue_109" to="specpipeline_ln7" fromId="109" toId="32">
</dataflow>
<dataflow id="194" from="StgValue_109" to="specpipeline_ln7" fromId="109" toId="32">
</dataflow>
<dataflow id="195" from="empty_0" to="specpipeline_ln7" fromId="112" toId="32">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="196" toId="33">
</dataflow>
<dataflow id="199" from="empty_4" to="specloopname_ln16" fromId="198" toId="33">
</dataflow>
<dataflow id="201" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="shl_ln" fromId="200" toId="34">
</dataflow>
<dataflow id="202" from="i" to="shl_ln" fromId="26" toId="34">
</dataflow>
<dataflow id="204" from="StgValue_203" to="shl_ln" fromId="203" toId="34">
</dataflow>
<dataflow id="206" from="IGCN_Pipeline_VITIS_LOOP_19_2" to="call_ln0" fromId="205" toId="36">
</dataflow>
<dataflow id="207" from="size_read" to="call_ln0" fromId="9" toId="36">
</dataflow>
<dataflow id="208" from="outputarr" to="call_ln0" fromId="11" toId="36">
</dataflow>
<dataflow id="209" from="output_r" to="call_ln0" fromId="72" toId="36">
</dataflow>
<dataflow id="210" from="add_ln5" to="i_3" fromId="41" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln5" to="i_3" fromId="58" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="213" from="StgValue_212" to="i_3" fromId="212" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="br_ln5" to="i_3" fromId="35" toId="37">
</dataflow>
<dataflow id="215" from="indvars_iv16" to="indvars_iv16_load" fromId="7" toId="38">
</dataflow>
<dataflow id="216" from="i_3" to="zext_ln5" fromId="37" toId="39">
</dataflow>
<dataflow id="217" from="i_3" to="icmp_ln5" fromId="37" toId="40">
</dataflow>
<dataflow id="218" from="indvars_iv16_load" to="icmp_ln5" fromId="38" toId="40">
</dataflow>
<dataflow id="219" from="i_3" to="add_ln5" fromId="37" toId="41">
</dataflow>
<dataflow id="221" from="StgValue_220" to="add_ln5" fromId="220" toId="41">
</dataflow>
<dataflow id="222" from="icmp_ln5" to="br_ln5" fromId="40" toId="42">
</dataflow>
<dataflow id="223" from="zext_ln16" to="add_ln6_1" fromId="31" toId="43">
</dataflow>
<dataflow id="224" from="i_3" to="add_ln6_1" fromId="37" toId="43">
</dataflow>
<dataflow id="225" from="add_ln6_1" to="add_ln6" fromId="43" toId="44">
</dataflow>
<dataflow id="226" from="shl_ln" to="add_ln6" fromId="34" toId="44">
</dataflow>
<dataflow id="227" from="add_ln6" to="zext_ln6" fromId="44" toId="45">
</dataflow>
<dataflow id="228" from="testarr" to="testarr_addr" fromId="10" toId="46">
</dataflow>
<dataflow id="230" from="StgValue_229" to="testarr_addr" fromId="229" toId="46">
</dataflow>
<dataflow id="231" from="zext_ln6" to="testarr_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="232" from="testarr_addr" to="testarr_load" fromId="46" toId="47">
</dataflow>
<dataflow id="233" from="indvars_iv16_load" to="add_ln16" fromId="38" toId="48">
</dataflow>
<dataflow id="234" from="StgValue_94" to="add_ln16" fromId="94" toId="48">
</dataflow>
<dataflow id="235" from="add_ln17" to="store_ln16" fromId="29" toId="49">
</dataflow>
<dataflow id="236" from="i_1" to="store_ln16" fromId="8" toId="49">
</dataflow>
<dataflow id="237" from="add_ln16" to="store_ln16" fromId="48" toId="50">
</dataflow>
<dataflow id="238" from="indvars_iv16" to="store_ln16" fromId="7" toId="50">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln8" fromId="178" toId="52">
</dataflow>
<dataflow id="241" from="StgValue_240" to="speclooptripcount_ln8" fromId="240" toId="52">
</dataflow>
<dataflow id="242" from="StgValue_240" to="speclooptripcount_ln8" fromId="240" toId="52">
</dataflow>
<dataflow id="243" from="StgValue_240" to="speclooptripcount_ln8" fromId="240" toId="52">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="196" toId="53">
</dataflow>
<dataflow id="246" from="empty_3" to="specloopname_ln5" fromId="245" toId="53">
</dataflow>
<dataflow id="247" from="testarr_addr" to="testarr_load" fromId="46" toId="54">
</dataflow>
<dataflow id="249" from="_ssdm_op_BitConcatenate.i32.i31.i1" to="shl_ln6" fromId="248" toId="55">
</dataflow>
<dataflow id="250" from="testarr_load" to="shl_ln6" fromId="54" toId="55">
</dataflow>
<dataflow id="252" from="StgValue_251" to="shl_ln6" fromId="251" toId="55">
</dataflow>
<dataflow id="253" from="outputarr" to="outputarr_addr" fromId="11" toId="56">
</dataflow>
<dataflow id="254" from="StgValue_229" to="outputarr_addr" fromId="229" toId="56">
</dataflow>
<dataflow id="255" from="zext_ln5" to="outputarr_addr" fromId="39" toId="56">
</dataflow>
<dataflow id="256" from="shl_ln6" to="store_ln6" fromId="55" toId="57">
</dataflow>
<dataflow id="257" from="outputarr_addr" to="store_ln6" fromId="56" toId="57">
</dataflow>
<dataflow id="258" from="IGCN_Pipeline_VITIS_LOOP_19_2" to="call_ln0" fromId="205" toId="59">
</dataflow>
<dataflow id="259" from="size_read" to="call_ln0" fromId="9" toId="59">
</dataflow>
<dataflow id="260" from="outputarr" to="call_ln0" fromId="11" toId="59">
</dataflow>
<dataflow id="261" from="output_r" to="call_ln0" fromId="72" toId="59">
</dataflow>
<dataflow id="262" from="icmp_ln16" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="263" from="icmp_ln5" to="StgValue_4" fromId="40" toId="4">
</dataflow>
</dataflows>


</stg>
