---
project:
  source_files:
    - toplevel_chip.v
    - all_tapeout.v # file automatically generated
  top_module:  "toplevel_chip"

documentation:
  author: "Gary Bailey"
  discord: ""
  title: "bfchip"
  description: "Brainf*** CPU"
  how_it_works: "See README.md"
  how_to_test: "See README.md"
  external_hw: "See README.md"
  language: "verilog"
  doc_link: "README.md"
  clock_hz: 1000
  picture: ""
  inputs:
    - "See README.md"
  outputs:
    - "See README.md"
