
State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|bootState
Name bootState.BOOT_DONE bootState.BOOT_WRITE_2 bootState.BOOT_WRITE_1 bootState.BOOT_READ_1 
bootState.BOOT_READ_1 0 0 0 0 
bootState.BOOT_WRITE_1 0 0 1 1 
bootState.BOOT_WRITE_2 0 1 0 1 
bootState.BOOT_DONE 1 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|SVPRC
Name SVPRC.SVPRC_DMA SVPRC.SVPRC_FX68 SVPRC.SVPRC_IDLE 
SVPRC.SVPRC_IDLE 0 0 0 
SVPRC.SVPRC_FX68 0 1 1 
SVPRC.SVPRC_DMA 1 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|ZRC
Name ZRC.ZRC_ACC2 ZRC.ZRC_ACC1 ZRC.ZRC_IDLE 
ZRC.ZRC_IDLE 0 0 0 
ZRC.ZRC_ACC1 0 1 1 
ZRC.ZRC_ACC2 1 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|SRAMRC
Name SRAMRC.SRAMRC_FX68 SRAMRC.SRAMRC_EXT SRAMRC.SRAMRC_IDLE 
SRAMRC.SRAMRC_IDLE 0 0 0 
SRAMRC.SRAMRC_EXT 0 1 1 
SRAMRC.SRAMRC_FX68 1 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|SDRC
Name SDRC.SDRC_T80 SDRC.SDRC_T80_BR SDRC.SDRC_DMA SDRC.SDRC_FX68 SDRC.SDRC_IDLE 
SDRC.SDRC_IDLE 0 0 0 0 0 
SDRC.SDRC_FX68 0 0 0 1 1 
SDRC.SDRC_DMA 0 0 1 0 1 
SDRC.SDRC_T80_BR 0 1 0 0 1 
SDRC.SDRC_T80 1 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|FC
Name FC.FC_T80_END FC.FC_T80_RD FC.FC_T80_BG FC.FC_T80_BR FC.FC_DMA_RD FC.FC_FX68_RD FC.FC_IDLE 
FC.FC_IDLE 0 0 0 0 0 0 0 
FC.FC_FX68_RD 0 0 0 0 0 1 1 
FC.FC_DMA_RD 0 0 0 0 1 0 1 
FC.FC_T80_BR 0 0 0 1 0 0 1 
FC.FC_T80_BG 0 0 1 0 0 0 1 
FC.FC_T80_RD 0 1 0 0 0 0 1 
FC.FC_T80_END 1 0 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|VDPC
Name VDPC.VDPC_DESEL VDPC.VDPC_T80_ACC VDPC.VDPC_FX68_ACC VDPC.VDPC_IDLE 
VDPC.VDPC_IDLE 0 0 0 0 
VDPC.VDPC_FX68_ACC 0 0 1 1 
VDPC.VDPC_T80_ACC 0 1 0 1 
VDPC.VDPC_DESEL 1 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|IOC
Name IOC.IOC_DESEL IOC.IOC_T80_ACC IOC.IOC_FX68_ACC IOC.IOC_IDLE 
IOC.IOC_IDLE 0 0 0 0 
IOC.IOC_FX68_ACC 0 0 1 1 
IOC.IOC_T80_ACC 0 1 0 1 
IOC.IOC_DESEL 1 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|SVP:SVP|MAS
Name MAS.MAS_IRAM_WR MAS.MAS_IRAM_RD MAS.MAS_DRAM_WR MAS.MAS_DRAM_RDWR_RDY MAS.MAS_DRAM_RDWR MAS.MAS_DRAM_RD_RDY MAS.MAS_DRAM_RD MAS.MAS_ROM_RD MAS.MAS_PROM_RD MAS.MAS_IDLE 
MAS.MAS_IDLE 0 0 0 0 0 0 0 0 0 0 
MAS.MAS_PROM_RD 0 0 0 0 0 0 0 0 1 1 
MAS.MAS_ROM_RD 0 0 0 0 0 0 0 1 0 1 
MAS.MAS_DRAM_RD 0 0 0 0 0 0 1 0 0 1 
MAS.MAS_DRAM_RD_RDY 0 0 0 0 0 1 0 0 0 1 
MAS.MAS_DRAM_RDWR 0 0 0 0 1 0 0 0 0 1 
MAS.MAS_DRAM_RDWR_RDY 0 0 0 1 0 0 0 0 0 1 
MAS.MAS_DRAM_WR 0 0 1 0 0 0 0 0 0 1 
MAS.MAS_IRAM_RD 0 1 0 0 0 0 0 0 0 1 
MAS.MAS_IRAM_WR 1 0 0 0 0 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMAC
Name DMAC.DMA_VBUS_END DMAC.DMA_VBUS_LOOP DMAC.DMA_VBUS_RD DMAC.DMA_VBUS_WAIT DMAC.DMA_VBUS_INIT DMAC.DMA_COPY_LOOP DMAC.DMA_COPY_WR2 DMAC.DMA_COPY_WR DMAC.DMA_COPY_RD2 DMAC.DMA_COPY_RD DMAC.DMA_COPY_INIT DMAC.DMA_FILL_LOOP DMAC.DMA_FILL_NEXT DMAC.DMA_FILL_WR2 DMAC.DMA_FILL_WR DMAC.DMA_FILL_VSRAM DMAC.DMA_FILL_CRAM DMAC.DMA_FILL_START DMAC.DMA_FILL_INIT DMAC.DMA_IDLE 
DMAC.DMA_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
DMAC.DMA_FILL_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
DMAC.DMA_FILL_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
DMAC.DMA_FILL_CRAM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
DMAC.DMA_FILL_VSRAM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
DMAC.DMA_FILL_WR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
DMAC.DMA_FILL_WR2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
DMAC.DMA_FILL_NEXT 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
DMAC.DMA_FILL_LOOP 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_INIT 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_RD 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_RD2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_WR 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_WR2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_LOOP 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_INIT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_RD 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_LOOP 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_END 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC
Name DTC.DTC_VSRAM_RD3 DTC.DTC_VSRAM_RD2 DTC.DTC_VSRAM_RD DTC.DTC_CRAM_RD2 DTC.DTC_CRAM_RD1 DTC.DTC_CRAM_RD DTC.DTC_VRAM_RD2 DTC.DTC_VRAM_RD1 DTC.DTC_WR_END DTC.DTC_VSRAM_WR DTC.DTC_CRAM_WR DTC.DTC_VRAM_WR2 DTC.DTC_VRAM_WR1 DTC.DTC_FIFO_RD DTC.DTC_IDLE 
DTC.DTC_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
DTC.DTC_FIFO_RD 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
DTC.DTC_VRAM_WR1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
DTC.DTC_VRAM_WR2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
DTC.DTC_CRAM_WR 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
DTC.DTC_VSRAM_WR 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
DTC.DTC_WR_END 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
DTC.DTC_VRAM_RD1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
DTC.DTC_VRAM_RD2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
DTC.DTC_CRAM_RD 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
DTC.DTC_CRAM_RD1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_CRAM_RD2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_VSRAM_RD 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_VSRAM_RD2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_VSRAM_RD3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|PIX_MODE
Name PIX_MODE.PIX_HIGHLIGHT PIX_MODE.PIX_NORMAL PIX_MODE.PIX_SHADOW 
PIX_MODE.PIX_SHADOW 0 0 0 
PIX_MODE.PIX_NORMAL 0 1 1 
PIX_MODE.PIX_HIGHLIGHT 1 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP3C
Name SP3C.SP3C_INIT SP3C.SP3C_LAST_PIX SP3C.SP3C_PLOT SP3C.SP3C_NEXT SP3C.SP3C_DONE 
SP3C.SP3C_DONE 0 0 0 0 0 
SP3C.SP3C_NEXT 0 0 0 1 1 
SP3C.SP3C_PLOT 0 0 1 0 1 
SP3C.SP3C_LAST_PIX 0 1 0 0 1 
SP3C.SP3C_INIT 1 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C
Name SP2C.SP2C_INIT SP2C.SP2C_NEXT SP2C.SP2C_RD SP2C.SP2C_Y_RD4 SP2C.SP2C_Y_RD3 SP2C.SP2C_Y_RD2 SP2C.SP2C_Y_RD SP2C.SP2C_DONE 
SP2C.SP2C_DONE 0 0 0 0 0 0 0 0 
SP2C.SP2C_Y_RD 0 0 0 0 0 0 1 1 
SP2C.SP2C_Y_RD2 0 0 0 0 0 1 0 1 
SP2C.SP2C_Y_RD3 0 0 0 0 1 0 0 1 
SP2C.SP2C_Y_RD4 0 0 0 1 0 0 0 1 
SP2C.SP2C_RD 0 0 1 0 0 0 0 1 
SP2C.SP2C_NEXT 0 1 0 0 0 0 0 1 
SP2C.SP2C_INIT 1 0 0 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C
Name SP1C.SP1C_INIT SP1C.SP1C_NEXT SP1C.SP1C_SHOW SP1C.SP1C_Y_TST SP1C.SP1C_Y_RD3 SP1C.SP1C_Y_RD2 SP1C.SP1C_Y_RD SP1C.SP1C_DONE 
SP1C.SP1C_DONE 0 0 0 0 0 0 0 0 
SP1C.SP1C_Y_RD 0 0 0 0 0 0 1 1 
SP1C.SP1C_Y_RD2 0 0 0 0 0 1 0 1 
SP1C.SP1C_Y_RD3 0 0 0 0 1 0 0 1 
SP1C.SP1C_Y_TST 0 0 0 1 0 0 0 1 
SP1C.SP1C_SHOW 0 0 1 0 0 0 0 1 
SP1C.SP1C_NEXT 0 1 0 0 0 0 0 1 
SP1C.SP1C_INIT 1 0 0 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC_VSRAM
Name BGAC_VSRAM.BGAC_VSRAM_RD2 BGAC_VSRAM.BGAC_VSRAM_RD1 BGAC_VSRAM.BGAC_VSRAM_IDLE 
BGAC_VSRAM.BGAC_VSRAM_IDLE 0 0 0 
BGAC_VSRAM.BGAC_VSRAM_RD1 0 1 1 
BGAC_VSRAM.BGAC_VSRAM_RD2 1 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC
Name BGAC.BGAC_LEFT_BORDER BGAC.BGAC_RIGHT_BORDER BGAC.BGAC_LOOP BGAC.BGAC_TILE_RD BGAC.BGAC_BASE_RD BGAC.BGAC_CALC_BASE BGAC.BGAC_CALC_Y BGAC.BGAC_GET_VSCROLL3 BGAC.BGAC_GET_VSCROLL2 BGAC.BGAC_GET_VSCROLL BGAC.BGAC_INIT BGAC.BGAC_DONE 
BGAC.BGAC_DONE 0 0 0 0 0 0 0 0 0 0 0 0 
BGAC.BGAC_INIT 0 0 0 0 0 0 0 0 0 0 1 1 
BGAC.BGAC_GET_VSCROLL 0 0 0 0 0 0 0 0 0 1 0 1 
BGAC.BGAC_GET_VSCROLL2 0 0 0 0 0 0 0 0 1 0 0 1 
BGAC.BGAC_GET_VSCROLL3 0 0 0 0 0 0 0 1 0 0 0 1 
BGAC.BGAC_CALC_Y 0 0 0 0 0 0 1 0 0 0 0 1 
BGAC.BGAC_CALC_BASE 0 0 0 0 0 1 0 0 0 0 0 1 
BGAC.BGAC_BASE_RD 0 0 0 0 1 0 0 0 0 0 0 1 
BGAC.BGAC_TILE_RD 0 0 0 1 0 0 0 0 0 0 0 1 
BGAC.BGAC_LOOP 0 0 1 0 0 0 0 0 0 0 0 1 
BGAC.BGAC_RIGHT_BORDER 0 1 0 0 0 0 0 0 0 0 0 1 
BGAC.BGAC_LEFT_BORDER 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC_VSRAM
Name BGBC_VSRAM.BGBC_VSRAM_RD2 BGBC_VSRAM.BGBC_VSRAM_RD1 BGBC_VSRAM.BGBC_VSRAM_IDLE 
BGBC_VSRAM.BGBC_VSRAM_IDLE 0 0 0 
BGBC_VSRAM.BGBC_VSRAM_RD1 0 1 1 
BGBC_VSRAM.BGBC_VSRAM_RD2 1 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC
Name BGBC.BGBC_LEFT_BORDER BGBC.BGBC_RIGHT_BORDER BGBC.BGBC_LOOP BGBC.BGBC_TILE_RD BGBC.BGBC_BASE_RD BGBC.BGBC_CALC_BASE BGBC.BGBC_CALC_Y BGBC.BGBC_GET_VSCROLL3 BGBC.BGBC_GET_VSCROLL2 BGBC.BGBC_GET_VSCROLL BGBC.BGBC_INIT BGBC.BGBC_DONE 
BGBC.BGBC_DONE 0 0 0 0 0 0 0 0 0 0 0 0 
BGBC.BGBC_INIT 0 0 0 0 0 0 0 0 0 0 1 1 
BGBC.BGBC_GET_VSCROLL 0 0 0 0 0 0 0 0 0 1 0 1 
BGBC.BGBC_GET_VSCROLL2 0 0 0 0 0 0 0 0 1 0 0 1 
BGBC.BGBC_GET_VSCROLL3 0 0 0 0 0 0 0 1 0 0 0 1 
BGBC.BGBC_CALC_Y 0 0 0 0 0 0 1 0 0 0 0 1 
BGBC.BGBC_CALC_BASE 0 0 0 0 0 1 0 0 0 0 0 1 
BGBC.BGBC_BASE_RD 0 0 0 0 1 0 0 0 0 0 0 1 
BGBC.BGBC_TILE_RD 0 0 0 1 0 0 0 0 0 0 0 1 
BGBC.BGBC_LOOP 0 0 1 0 0 0 0 0 0 0 0 1 
BGBC.BGBC_RIGHT_BORDER 0 1 0 0 0 0 0 0 0 0 0 1 
BGBC.BGBC_LEFT_BORDER 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC32
Name VMC32.VMC32_SP3 VMC32.VMC32_SP2 VMC32.VMC32_BGA VMC32.VMC32_BGB VMC32.VMC32_HSC VMC32.VMC32_IDLE 
VMC32.VMC32_IDLE 0 0 0 0 0 0 
VMC32.VMC32_HSC 0 0 0 0 1 1 
VMC32.VMC32_BGB 0 0 0 1 0 1 
VMC32.VMC32_BGA 0 0 1 0 0 1 
VMC32.VMC32_SP2 0 1 0 0 0 1 
VMC32.VMC32_SP3 1 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|tState
Name tState.T3 tState.T2 tState.T1 tState.T0 tState.T4 
tState.T0 0 0 0 0 0 
tState.T1 0 0 1 1 0 
tState.T2 0 1 0 1 0 
tState.T3 1 0 0 1 0 
tState.T4 0 0 0 1 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busArbiter:busArbiter|dmaPhase
Name dmaPhase.D2 dmaPhase.D3 dmaPhase.D_BRA dmaPhase.D_BA dmaPhase.D_BR dmaPhase.D1 dmaPhase.DIDLE dmaPhase.DRESET 
dmaPhase.DRESET 0 0 0 0 0 0 0 0 
dmaPhase.DIDLE 0 0 0 0 0 0 1 1 
dmaPhase.D1 0 0 0 0 0 1 0 1 
dmaPhase.D_BR 0 0 0 0 1 0 0 1 
dmaPhase.D_BA 0 0 0 1 0 0 0 1 
dmaPhase.D_BRA 0 0 1 0 0 0 0 1 
dmaPhase.D3 0 1 0 0 0 0 0 1 
dmaPhase.D2 1 0 0 0 0 0 0 1 

State Machine - |NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busControl:busControl|busPhase
Name busPhase.SRMC_RES busPhase.S6 busPhase.S4 busPhase.S2 busPhase.S0 busPhase.SIDLE busPhase.SRESET 
busPhase.SRESET 0 0 0 0 0 0 0 
busPhase.SIDLE 0 0 0 0 0 1 1 
busPhase.S0 0 0 0 0 1 0 1 
busPhase.S2 0 0 0 1 0 0 1 
busPhase.S4 0 0 1 0 0 0 1 
busPhase.S6 0 1 0 0 0 0 1 
busPhase.SRMC_RES 1 0 0 0 0 0 1 
