// Seed: 1192499100
module module_0 (
    input  wire id_0,
    output wire id_1
);
  logic id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    inout wor void id_6,
    output logic id_7,
    input uwire id_8,
    output uwire id_9,
    input wand id_10
);
  logic id_12;
  logic id_13;
  module_0 modCall_1 (
      id_8,
      id_9
  );
  always id_7 = id_5 ? -1'd0 : id_5 && -1'h0;
endmodule
