const ComputerOrganizationandArchitectureCOA3 = [
  {
    question: "Which technique can significantly improve instruction cache hit rates, especially for programs with repetitive code patterns?",
    options: ["Branch prediction", "Prefetching", "Cache blocking", "Virtual memory"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which memory hierarchy level exhibits the fastest access time?",
    options: ["Registers", "Cache", "Main Memory", "Secondary Storage"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is the primary function of a DMA controller in a computer system?",
    options: ["To handle interrupts", "To perform arithmetic operations", "To transfer data between memory and I/O devices directly", "To execute instructions"],
    correct: 2,
    category: "COA"
  },
  {
    question: "In a RISC architecture, which instruction type is typically avoided for performance reasons?",
    options: ["Load-Store", "Register-to-Register", "Memory-to-Memory", "Branch"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What does a CPU's instruction set architecture (ISA) define?",
    options: ["The physical implementation of the CPU", "The software to run on the CPU", "The set of instructions the CPU can execute", "The memory hierarchy of the system"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which component in a CPU handles arithmetic and logical operations?",
    options: ["Control Unit", "ALU", "Registers", "Cache"],
    correct: 1,
    category: "COA"
  },
  {
    question: "What is a key characteristic of a Harvard architecture compared to a von Neumann architecture?",
    options: ["Separate memory spaces for instructions and data", "Single memory space for instructions and data", "Simpler control unit", "Reduced instruction set"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What does a floating-point unit (FPU) primarily handle?",
    options: ["Integer arithmetic", "Logical operations", "Floating-point operations", "Control flow"],
    correct: 2,
    category: "COA"
  },
  {
    question: "A common technique for improving cache performance by dividing data into blocks is known as?",
    options: ["Prefetching", "Cache blocking", "Associativity", "Virtual memory"],
    correct: 1,
    category: "COA"
  },
  {
    question: "Which exception handling mechanism is used to deal with invalid memory access?",
    options: ["Interrupt", "Trap", "Fault", "Halt"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What is the role of a memory management unit (MMU)?",
    options: ["Execute instructions", "Manage I/O devices", "Translate virtual addresses to physical addresses", "Perform arithmetic calculations"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What is the basic principle of a superscalar processor?",
    options: ["Execute multiple instructions simultaneously in a single clock cycle", "Use a pipeline to improve instruction throughput", "Reduce the number of clock cycles per instruction", "Increase the size of registers"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is the purpose of a branch predictor in a pipelined processor?",
    options: ["Predict the outcome of a memory access", "Predict the next instruction address", "Predict the result of an arithmetic operation", "Predict the data value fetched from memory"],
    correct: 1,
    category: "COA"
  },
  {
    question: "Which cache mapping scheme provides the fastest access time, but potentially lowest hit rate?",
    options: ["Direct-mapped", "Fully-associative", "Set-associative", "N-way"],
    correct: 1,
    category: "COA"
  },
  {
    question: "What is the function of a DMA controller in a system?",
    options: ["Move data between CPU registers", "Handle I/O interrupts", "Direct data transfer between memory and I/O devices", "Manage multiple processes"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which bus type is optimized for high-speed data transfer between components within a computer?",
    options: ["PCI", "ISA", "USB", "SATA"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is a major advantage of a multi-core processor?",
    options: ["Reduced power consumption", "Improved instruction fetch speed", "Enhanced memory bandwidth", "Increased parallelism"],
    correct: 3,
    category: "COA"
  },
  {
    question: "What technique is used to manage the allocation of memory to multiple processes?",
    options: ["Instruction pipelining", "Caching", "Virtual memory", "Multithreading"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What does a RISC architecture typically prioritize over complex instructions?",
    options: ["Addressing Modes", "Reduced instruction set complexity", "Reduced instruction execution time", "Register-to-register instructions"],
    correct: 2,
    category: "COA"
  },
  {
    question: "In a pipelined processor, which stage is typically the bottleneck limiting overall performance if the stages are not balanced in terms of execution time?",
    options: ["Instruction Fetch", "Instruction Decode", "Execute", "Memory Access"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which addressing mode allows a program to access data stored in a specific register that contains a memory address?",
    options: ["Immediate", "Direct", "Register Indirect", "Displacement"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What is a major advantage of using a multi-core processor architecture compared to a single-core processor for a task that can be parallelized?",
    options: ["Reduced memory access time", "Improved instruction pipelining", "Faster clock speed", "Significant performance improvement"],
    correct: 3,
    category: "COA"
  },
  {
    question: "A system employs a 32-bit address bus and a 64-bit data bus. How many bytes of memory can be directly addressed by this system?",
    options: ["4 GB", "16 GB", "2 GB", "8 GB"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which cache mapping strategy is known for its simple hardware implementation and potential for reducing cache misses due to conflicts?",
    options: ["Direct-mapped", "Fully associative", "Set-associative", "Random"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What is the primary purpose of a memory management unit (MMU)?",
    options: ["To manage the allocation of main memory to processes", "To translate virtual addresses to physical addresses", "To handle I/O devices", "To optimize cache performance"],
    correct: 1,
    category: "COA"
  },
  {
    question: "In a virtual memory system, what is the role of the page table?",
    options: ["To store the physical addresses of all memory pages", "To translate virtual page numbers to physical page frames", "To manage the swapping of pages to secondary storage", "All of the above"],
    correct: 3,
    category: "COA"
  },
  {
    question: "Which logical design uses an accumulator to perform arithmetic operations?",
    options: ["Stack", "Register", "General-Purpose Register", "Modified-Accumulator"],
    correct: 3,
    category: "COA"
  },
  {
    question: "Which type of instruction is designed to execute a specific operation with one operand?",
    options: ["Unary", "Binary", "Ternary", "Nullary"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is the primary function of a CPU's control unit?",
    options: ["Perform arithmetic and logical operations", "Fetch, decode, and execute instructions", "Manage I/O devices", "Control memory access"],
    correct: 1,
    category: "COA"
  },
  {
    question: "What is the most commonly used method for handling exceptions in modern processors?",
    options: ["Interrupt-driven", "Polling", "DMA", "Hardware Traps"],
    correct: 0,
    category: "COA"
  },
  {
    question: "How does a superscalar processor improve performance?",
    options: ["By executing multiple instructions simultaneously", "By reducing cache miss rates", "By increasing the clock frequency", "By improving instruction decoding"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is a major difference between RISC and CISC architectures?",
    options: ["RISC uses complex instructions, CISC uses simple instructions", "RISC focuses on hardware support for complex operations, CISC on simple operations", "RISC designs emphasize a smaller instruction set", "RISC architectures are typically slower than CISC"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What does a branch prediction unit do in a processor?",
    options: ["Predicts the outcome of conditional jumps", "Controls cache access", "Manages interrupt handling", "Enhances pipeline speed"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which is a technique to improve the performance of instruction handling by overlapping phases of instructions?",
    options: ["Instruction pipelining", "Cache memory", "Memory management", "Interrupt handling"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is the function of a microcode ROM in a control unit?",
    options: ["To store microinstructions that define the control signals for executing complex instructions", "To act as the primary cache for frequently accessed instructions", "To manage the instruction pipeline", "To provide real-time interrupt handling"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What does 'Endianness' refer to?",
    options: ["The order in which bytes are stored in memory", "The speed at which data is transferred", "The type of bus used", "The instruction set architecture"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which of the following is a major advantage of a virtual machine (VM) environment?",
    options: ["Improved resource utilization", "Simplified hardware management", "Enhanced performance", "All of the above"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which technology enables multiple processes to share a single processor effectively?",
    options: ["Multithreading", "Multiprocessing", "Multitasking", "Multiprogramming"],
    correct: 3,
    category: "COA"
  },
  {
    question: "What is the role of a register file in a CPU?",
    options: ["Stores frequently used data", "Stores instructions", "Manages memory access", "Performs arithmetic operations"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is the key concept of a non-blocking I/O model?",
    options: ["Avoid waiting for I/O operations to complete", "Utilize multiple threads for I/O operations", "Use asynchronous operations to enhance responsiveness", "Optimize interrupt handling"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What is a disadvantage of using a large number of registers in an architecture?",
    options: ["Increased complexity in register allocation", "Reduced memory bandwidth", "Higher instruction decode overhead", "Lower clock frequency"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What does the term 'instruction cycle' refer to?",
    options: ["The time to execute a single instruction", "The time to fetch and decode a single instruction", "The complete sequence of steps required for executing a single instruction", "The time to write back the results of a single instruction"],
    correct: 2,
    category: "COA"
  },
  {
    question: "In a pipelined processor, which stage is typically the most crucial in determining the overall clock cycle time?",
    options: ["Instruction Fetch", "Instruction Decode", "Execute", "Memory Access"],
    correct: 3,
    category: "COA"
  },
  {
    question: "Which memory hierarchy component is characterized by the fastest access time, but also the smallest capacity?",
    options: ["Registers", "Cache", "Main Memory", "Secondary Storage"],
    correct: 0,
    category: "COA"
  },
  {
    question: "A system employing virtual memory utilizes which technique to enhance memory utilization?",
    options: ["Segmentation", "Paging", "Cache Coherency", "DMA"],
    correct: 1,
    category: "COA"
  },
  {
    question: "What is the primary function of a Control Unit (CU) in a computer system?",
    options: ["Execute instructions", "Store data", "Fetch data", "Manage I/O devices"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which addressing mode allows indirect access to an operand by using a memory location containing the address of the operand?",
    options: ["Direct Addressing", "Register Addressing", "Indirect Addressing", "Immediate Addressing"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What is the purpose of a bus in a computer system?",
    options: ["Transfer data between different components", "Execute instructions", "Control program flow", "Handle interrupts"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which technique is used to handle simultaneous requests for memory access in a multi-core system?",
    options: ["Cache coherence", "Interrupt handling", "Direct memory access", "Memory interleaving"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is a major advantage of a RISC architecture compared to a CISC architecture?",
    options: ["Reduced instruction set complexity", "Increased memory access speed", "Faster clock cycle time", "Improved instruction pipelining"],
    correct: 3,
    category: "COA"
  }
];

export default ComputerOrganizationandArchitectureCOA3;
