-makelib ies_lib/xbip_utils_v3_0_8 \
  "../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_reg_fd_v12_0_4 \
  "../../../ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_pipe_v3_0_4 \
  "../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_addsub_v3_0_4 \
  "../../../ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_addsub_v3_0_4 \
  "../../../ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_addsub_v12_0_11 \
  "../../../ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_acc_v3_0_4 \
  "../../../ipstatic/hdl/xbip_dsp48_acc_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_accum_v3_0_4 \
  "../../../ipstatic/hdl/xbip_accum_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_accum_v12_0_11 \
  "../../../ipstatic/hdl/c_accum_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../../../../IP_Module/switch_final/src/centroid_0_1/src/accum/sim/accum.vhd" \
-endlib
-makelib ies_lib/xbip_bram18k_v3_0_4 \
  "../../../ipstatic/mult_32_20_lm/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/mult_gen_v12_0_13 \
  "../../../ipstatic/mult_32_20_lm/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../../../../IP_Module/switch_final/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../../../../IP_Module/switch_final/src/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v" \
  "../../../../../../../IP_Module/switch_final/src/centroid_0_1/src/divider_32_20_0/sim/divider_32_20_0.v" \
  "../../../../../../../IP_Module/switch_final/src/centroid_0_1/src/divider/sim/divider.v" \
  "../../../../../../../IP_Module/switch_final/src/centroid_0_1/src/centroid.v" \
  "../../../../../../../IP_Module/switch_final/src/centroid_0_1/sim/centroid_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

