Real time: Nov/20/2014 19:23:06

Profiler Stats
--------------
Elapsed_time_in_seconds: 789
Elapsed_time_in_minutes: 13.15
Elapsed_time_in_hours: 0.219167
Elapsed_time_in_days: 0.00913194

Virtual_time_in_seconds: 379.54
Virtual_time_in_minutes: 6.32567
Virtual_time_in_hours:   0.105428
Virtual_time_in_days:    0.105428

Ruby_current_time: 3334955
Ruby_start_time: 1
Ruby_cycles: 3334954

mbytes_resident: 87.7891
mbytes_total: 136.211
resident_ratio: 0.644508

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.33495e+06 [ 3.33495e+06 3.33495e+06 3.33495e+06 3.33495e+06 3.33495e+06 3.33495e+06 3.33495e+06 3.33495e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 213471
  L1D_cache_total_misses: 49766	(23.3128%)
  L1D_cache_total_demand_misses: 49766
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 49766
  L1D_cache_misses_per_instruction: 49766
  L1D_cache_instructions_per_misses: 2.0094e-05

  L1D_cache_request_type_LD:   90321	(42.3107)%
  L1D_cache_request_type_ST:   123150	(57.6893)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 213471 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 213471 ]

  L1D_cache_miss_type_LD:   22654	(45.521)%
  L1D_cache_miss_type_ST:   27112	(54.479)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 196484
  L1T_cache_total_misses: 41283	(21.0109%)
  L1T_cache_total_demand_misses: 41283
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 41283
  L1T_cache_misses_per_instruction: 41283
  L1T_cache_instructions_per_misses: 2.4223e-05

  L1T_cache_request_type_LD:   148932	(75.7985)%
  L1T_cache_request_type_ST:   47552	(24.2015)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 196484 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 196484 ]

  L1T_cache_miss_type_LD:   18579	(45.004)%
  L1T_cache_miss_type_ST:   22704	(54.996)%

L2_cache cache stats: 
  L2_cache_total_requests: 65166
  L2_cache_total_misses: 5216	(8.00417%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   22654	(34.7635)%
  L2_cache_request_type_ST:   42512	(65.2365)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 65166 average:     8 | standard deviation: 0 | 0 0 0 0 65166 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 66131
  L2T_cache_total_misses: 15400	(23.2871%)
  L2T_cache_total_demand_misses: 15400
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 15400
  L2T_cache_misses_per_instruction: 15400
  L2T_cache_instructions_per_misses: 6.49351e-05

  L2T_cache_request_type_LD:   18579	(28.0942)%
  L2T_cache_request_type_ST:   47552	(71.9058)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 66131 average: 25.2574 | standard deviation: 10.7871 | 0 0 0 0 18579 0 47552 ]

  L2T_cache_miss_type_LD:   10035	(65.1623)%
  L2T_cache_miss_type_ST:   5365	(34.8377)%


TBE Queries: 180409
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:18  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 36 count: 180409 average: 10.1885 | standard deviation: 10.699 | 27341 27240 15764 11961 7137 2583 1943 3236 5185 4146 2363 2506 4654 2530 6390 11619 505 555 668 806 874 931 869 824 1077 2254 4404 6431 7248 6655 4771 2926 1412 496 89 13 3 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 409955 average: 5.70454 | standard deviation: 4.98806 | 0 49188 111639 47167 23551 28089 27022 19965 12561 5938 5653 6329 5536 5406 5719 7827 48365 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1329 count: 409955 average: 30.0864 | standard deviation: 59.3514 | 294055 1 0 40855 9714 196 65 239 3952 635 963 1000 1139 2503 6179 11745 11526 6135 4118 2792 1548 988 715 486 421 258 255 273 351 228 233 232 213 172 43 39 411 823 20 3013 572 15 104 34 11 362 14 7 15 8 5 8 2 7 5 10 7 14 3 2 3 3 10 9 5 7 6 10 6 1 1 0 3 0 0 0 0 0 0 0 0 2 1 0 0 1 0 0 1 0 1 2 1 2 0 1 1 0 0 0 0 1 2 5 10 7 4 5 3 7 12 17 14 14 5 0 2 2 4 2 1 6 3 5 3 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 1013 count: 239253 average: 23.7906 | standard deviation: 53.7522 | 221743 15930 1307 95 36 7 72 63 0 0 ]
miss_latency_ST: [binsize: 256 max: 1329 count: 170702 average: 38.9106 | standard deviation: 65.3972 | 166127 4562 8 2 2 1 0 0 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1013 count: 80127 average: 38.1494 | standard deviation: 67.2216 | 58479 0 0 0 0 53 53 110 271 408 531 485 713 1764 3569 5256 4396 1753 548 392 310 270 156 83 51 34 22 16 19 17 13 13 5 10 10 8 11 5 7 8 4 7 1 3 0 2 3 6 9 5 2 8 2 4 3 8 3 9 1 1 3 2 7 7 5 6 4 10 6 1 1 0 3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1 2 0 1 0 1 1 0 0 0 0 1 2 5 10 7 4 5 3 7 10 17 14 14 5 0 2 2 4 2 1 6 3 5 3 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1329 count: 329828 average: 28.1276 | standard deviation: 57.1049 | 235576 1 0 40855 9714 143 12 129 3681 227 432 515 426 739 2610 6489 7130 4382 3570 2400 1238 718 559 403 370 224 233 257 332 211 220 219 208 162 33 31 400 818 13 3005 568 8 103 31 11 360 11 1 6 3 3 0 0 3 2 2 4 5 2 1 0 1 3 2 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 16 count: 409955 average: 5.70454 | standard deviation: 4.98806 | 0 49188 111639 47167 23551 28089 27022 19965 12561 5938 5653 6329 5536 5406 5719 7827 48365 ]
Sequencer_0: [binsize: 1 max: 5 count: 83762 average: 2.15193 | standard deviation: 0.588985 | 0 7378 57808 17274 1076 226 ]
Sequencer_1: [binsize: 1 max: 16 count: 129709 average: 10.3686 | standard deviation: 5.51308 | 0 11370 6496 5698 5328 5108 4842 4556 4433 5177 5155 5777 5014 5069 5497 7549 42640 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 16 count: 9797 average: 5.80045 | standard deviation: 2.94552 | 0 35 31 107 2084 4719 1745 281 28 14 11 15 13 19 28 51 616 ]
SequencerACC_1: [binsize: 1 max: 16 count: 24808 average: 3.02261 | standard deviation: 2.04399 | 0 1486 8199 10782 2728 847 165 25 17 19 27 25 24 17 20 30 397 ]
SequencerACC_2: [binsize: 1 max: 16 count: 28401 average: 3.73019 | standard deviation: 2.48306 | 0 3095 8752 1671 4624 6810 2288 373 80 29 13 10 17 15 17 46 561 ]
SequencerACC_3: [binsize: 1 max: 16 count: 61852 average: 6.77184 | standard deviation: 2.77936 | 0 684 711 1948 3201 9681 17471 14345 7968 677 430 489 456 265 135 127 3264 ]
SequencerACC_4: [binsize: 1 max: 16 count: 71626 average: 2.18976 | standard deviation: 1.91865 | 0 25140 29642 9687 4510 698 511 385 35 22 17 13 12 21 22 24 887 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 4 max: 183 count: 278106 average: 34.7963 | standard deviation: 22.842 | 0 0 5194 1583 49825 52020 26432 64584 11085 6311 3878 3772 3896 2365 2779 3797 4107 4470 5320 5728 5551 4087 2923 1911 1261 828 637 517 488 528 522 469 384 345 245 132 62 29 14 15 6 4 0 0 1 1 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 4 max: 183 count: 110754 average: 28.4073 | standard deviation: 14.4298 | 0 0 2087 869 22755 19712 18393 23073 7830 3616 2578 2712 1913 1089 745 565 333 267 158 168 237 151 93 102 152 163 141 71 85 113 122 116 102 81 58 39 21 16 7 13 4 2 0 0 1 1 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 4 max: 167 count: 167352 average: 39.0245 | standard deviation: 26.1604 | 0 0 3107 714 27070 32308 8039 41511 3255 2695 1300 1060 1983 1276 2034 3232 3774 4203 5162 5560 5314 3936 2830 1809 1109 665 496 446 403 415 400 353 282 264 187 93 41 13 7 2 2 2 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 42 count: 19702 average: 19.56 | standard deviation: 2.12408 | 0 0 0 0 0 0 0 0 0 438 6 0 0 0 0 0 1 0 0 12236 379 6201 199 67 29 12 15 21 21 8 5 4 9 9 13 10 6 0 5 4 2 1 1 ]
  virtual_network_3_delay_cycles: [binsize: 4 max: 183 count: 91052 average: 30.3217 | standard deviation: 15.2216 | 0 0 1643 869 10518 12866 18316 23035 7789 3601 2574 2712 1913 1089 745 565 333 267 158 168 237 151 93 102 152 163 141 71 85 113 122 116 102 81 58 39 21 16 7 13 4 2 0 0 1 1 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 370
system_time: 9
page_reclaims: 22744
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 504

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 15400
L2_DATA_GX = 73135
L2T_TO_L1T_DATA = 74316
L1_DATA_GX = 19520
L2_TO_L2T_ACK = 16740
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 152675
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 18348
L1_DATA_F = 3430
L1_DATA_PX = 176205
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 1354
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 28510
L2_ATOMIC = 0
L2_TO_L2T_DATA = 77000
L1_DATA = 0
L1_COHMSG = 138856
L1_COHMSG_INVACK = 14
L1T_TO_L2T_MSG = 18579
----------------------
total_flits_messages = 1078737
----------------------

DMA = 400635
DATA_GX_OW = 108392
DATA_PX_C = 140964
DATA_PX_D = 35241
DATA_GX_C = 27098
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.447 | standard deviation: 0.668534 | 0 54090 22497 6580 595 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:129709 full:0 size:[binsize: 1 max: 16 count: 129709 average: 5.2344 | standard deviation: 4.60425 | 0 38625 17910 8960 7510 7521 6900 5984 5098 4195 4183 4124 3947 3807 3684 3649 3612 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18833 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=41594 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=38930 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=27182 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=82248 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=6929 [L2TCache]=0 [L2Cache]=3007 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=46331 [L2TCache]=0 [L2Cache]=11607 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=68608 [L2TCache]=0 [L2Cache]=59082 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=884 [L2Cache]=0 [L1Cache]=30824 [Directory]=1400 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=8619 [L2Cache]=0 [L1Cache]=94891 [Directory]=2060 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=29507 [L2Cache]=0 [L1Cache]=148302 [Directory]=1755 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=6795 [L2Cache]=30870 [L1Cache]=22710 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=63335 [L2Cache]=211312 [L1Cache]=254 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0162138 flits/cycle
total_flits_on_link = 3568763
-------------
Total VC Load [0] = 215891 flits
Total VC Load [1] = 207786 flits
Total VC Load [2] = 201081 flits
Total VC Load [3] = 189548 flits
Total VC Load [4] = 34949 flits
Total VC Load [5] = 34829 flits
Total VC Load [6] = 34836 flits
Total VC Load [7] = 34904 flits
Total VC Load [8] = 4547 flits
Total VC Load [9] = 4579 flits
Total VC Load [10] = 4569 flits
Total VC Load [11] = 4563 flits
Total VC Load [12] = 431307 flits
Total VC Load [13] = 426055 flits
Total VC Load [14] = 418993 flits
Total VC Load [15] = 406027 flits
Total VC Load [16] = 63362 flits
Total VC Load [17] = 63163 flits
Total VC Load [18] = 63281 flits
Total VC Load [19] = 63183 flits
Total VC Load [20] = 104644 flits
Total VC Load [21] = 104732 flits
Total VC Load [22] = 104060 flits
Total VC Load [23] = 104138 flits
Total VC Load [24] = 60971 flits
Total VC Load [25] = 60857 flits
Total VC Load [26] = 60872 flits
Total VC Load [27] = 61036 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0647358 flits/cycle 
Average VC Load [1] = 0.0623055 flits/cycle 
Average VC Load [2] = 0.060295 flits/cycle 
Average VC Load [3] = 0.0568368 flits/cycle 
Average VC Load [4] = 0.0104796 flits/cycle 
Average VC Load [5] = 0.0104436 flits/cycle 
Average VC Load [6] = 0.0104457 flits/cycle 
Average VC Load [7] = 0.0104661 flits/cycle 
Average VC Load [8] = 0.00136344 flits/cycle 
Average VC Load [9] = 0.00137303 flits/cycle 
Average VC Load [10] = 0.00137003 flits/cycle 
Average VC Load [11] = 0.00136823 flits/cycle 
Average VC Load [12] = 0.129329 flits/cycle 
Average VC Load [13] = 0.127754 flits/cycle 
Average VC Load [14] = 0.125637 flits/cycle 
Average VC Load [15] = 0.121749 flits/cycle 
Average VC Load [16] = 0.0189994 flits/cycle 
Average VC Load [17] = 0.0189397 flits/cycle 
Average VC Load [18] = 0.0189751 flits/cycle 
Average VC Load [19] = 0.0189457 flits/cycle 
Average VC Load [20] = 0.0313779 flits/cycle 
Average VC Load [21] = 0.0314043 flits/cycle 
Average VC Load [22] = 0.0312028 flits/cycle 
Average VC Load [23] = 0.0312262 flits/cycle 
Average VC Load [24] = 0.0182824 flits/cycle 
Average VC Load [25] = 0.0182482 flits/cycle 
Average VC Load [26] = 0.0182527 flits/cycle 
Average VC Load [27] = 0.0183019 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 20.4713
-------------
Dynamic_Link_Power = 0.118577
Static_Link_Power = 0.733365
Total_Link_Power = 0.851943
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00690895, Crossbar: 0.00773166, VC allocator: 0.000875015, SW allocator: 0.00321027, Clock: 0.153216, Total: 0.171942
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.71085
Dynamic_Router_Power = 0.171942
Static_Router_Power = 1.53891
Total_Router_Power = 1.71085
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.290519
Total_Static_Power = 2.27227
Total_Power = 2.56279
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  148932
L1_WThru  47552
L1_Atomic  0
L1_Replacement  4506
Data  0
Data_Done  18579
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  18579
I  L1_WThru  22704
I  L1_Atomic  0 <-- 
I  L1_Replacement  4407

S  Load  130353
S  L1_WThru  24848
S  L1_Atomic  0 <-- 
S  L1_Replacement  99

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  18579

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  23026
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  24526

 --- L2TCache ---
 - Event Counts -
L1_GETS  18579
L1_Write  22704
L1_Upgrade_T  24616
L1_Upgrade_NT  232
L2_Atomic  0
L2_Expire  479
L2_Replacement  0
L2_Replacement_clean  0
Data  455
Data_all_Acks  14945
Ack  885
Ack_all  455
WB_Ack  15400
Fwd_GETX  8567
Fwd_GETS  6833
Inv  0

 - Transitions -
NP  L1_GETS  10035
NP  L1_Write  5365
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  8522
E  L1_Write  17339
E  L1_Upgrade_NT  232
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  8515
E  Fwd_GETS  6406
E  Inv  0 <-- 

S  L1_GETS  22
S  L1_Upgrade_T  24616
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  52
S  Fwd_GETS  427
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  455
IS  Data_all_Acks  9580
IS  Ack  885
IS  Ack_all  455

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  5365
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  479
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  15400
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  22654
L1_GETX  42498
L1_UPGRADE  14
L1_PUTX  28496
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  686
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  686
Unblock_Cancel  0
Exclusive_Unblock  64478
PUTX_ACC  8526
DATA_ACC  6874

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  670
SS  L1_UPGRADE  14
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  14145
M  L1_GETX  11373
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  7519
MT  L1_GETX  26229
MT  L1_PUTX  28496
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  684

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  63794
MT_MB  PUTX_ACC  1694
MT_MB  DATA_ACC  6873

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  644
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  42
MT_IIB  PUTX_ACC  6832
MT_IIB  DATA_ACC  1

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  42
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  644

 --- L1Cache ---
 - Event Counts -
Load  90321
Ifetch  0
Store  123150
Inv  1354
L1_Replacement  31799
Fwd_GETX  17662
Fwd_GETS  686
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  30535
DataS_fromL1  686
Data_all_Acks  18531
Ack  14
Ack_all  14
WB_Ack  28496

 - Transitions -
NP  Load  17362
NP  Ifetch  0 <-- 
NP  Store  18533
NP  Inv  8
NP  L1_Replacement  0 <-- 

I  Load  5292
I  Ifetch  0 <-- 
I  Store  8565
I  Inv  0 <-- 
I  L1_Replacement  3294

S  Load  50
S  Ifetch  0 <-- 
S  Store  14
S  Inv  1346
S  L1_Replacement  9

E  Load  7351
E  Ifetch  0 <-- 
E  Store  3997
E  Inv  0 <-- 
E  L1_Replacement  10652
E  Fwd_GETX  6660
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  60266
M  Ifetch  0 <-- 
M  Store  92041
M  Inv  0 <-- 
M  L1_Replacement  17844
M  Fwd_GETX  11002
M  Fwd_GETS  685
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  21968
IS  DataS_fromL1  686
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  8567
IM  Data_all_Acks  18531
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  14
SM  Ack_all  14

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  28496

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5609 full:0 size:[binsize: 1 max: 16 count: 5609 average: 1.28133 | standard deviation: 1.41087 | 0 4994 469 27 11 9 9 9 9 9 9 9 10 9 9 9 8 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:12365 full:0 size:[binsize: 1 max: 16 count: 12365 average: 1.23138 | standard deviation: 1.20323 | 0 10984 1175 24 14 14 14 14 14 14 14 14 14 14 14 14 14 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:12488 full:0 size:[binsize: 1 max: 16 count: 12488 average: 1.18298 | standard deviation: 0.872463 | 0 11018 1317 34 18 16 14 9 8 8 8 8 7 6 6 6 5 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:12725 full:0 size:[binsize: 1 max: 16 count: 12725 average: 1.9354 | standard deviation: 2.74201 | 0 10568 593 191 151 143 141 151 125 110 93 84 79 75 75 74 72 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:22944 full:0 size:[binsize: 1 max: 16 count: 22944 average: 1.43044 | standard deviation: 0.944731 | 0 15019 7101 651 20 15 13 13 14 13 13 14 12 12 12 11 11 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5609 full:0 size:[binsize: 1 max: 2 count: 5609 average: 1.02157 | standard deviation: 0.14567 | 0 5488 121 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:12365 full:0 size:[binsize: 1 max: 2 count: 12365 average: 1.02839 | standard deviation: 0.166316 | 0 12014 351 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:12488 full:0 size:[binsize: 1 max: 2 count: 12488 average: 1.01778 | standard deviation: 0.132432 | 0 12266 222 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:12725 full:0 size:[binsize: 1 max: 2 count: 12725 average: 1.00982 | standard deviation: 0.0987186 | 0 12600 125 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:22944 full:0 size:[binsize: 1 max: 2 count: 22944 average: 1.00148 | standard deviation: 0.0384959 | 0 22910 34 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:4220 full:0 size:[binsize: 1 max: 3 count: 4220 average: 1.02583 | standard deviation: 0.166528 | 0 4116 99 5 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:31034 full:0 size:[binsize: 1 max: 4 count: 31034 average: 1.16736 | standard deviation: 0.385382 | 0 25980 4916 136 2 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:30877 full:0 size:[binsize: 1 max: 4 count: 30877 average: 1.14658 | standard deviation: 0.366839 | 0 26494 4243 137 3 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:4220 full:0 size:[binsize: 1 max: 2 count: 4220 average: 1.01469 | standard deviation: 0.121225 | 0 4158 62 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:31034 full:0 size:[binsize: 1 max: 2 count: 31034 average: 1.02178 | standard deviation: 0.146055 | 0 30358 676 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:30877 full:0 size:[binsize: 1 max: 2 count: 30877 average: 1.04686 | standard deviation: 0.211412 | 0 29430 1447 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:450 full:0 size:[binsize: 1 max: 8 count: 450 average: 1.87556 | standard deviation: 1.67119 | 0 298 66 33 11 11 11 10 10 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:4130 full:0 size:[binsize: 1 max: 8 count: 4130 average: 1.34746 | standard deviation: 0.967253 | 0 3307 582 110 35 24 24 24 24 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:19346 full:0 size:[binsize: 1 max: 8 count: 19346 average: 1.30037 | standard deviation: 0.860974 | 0 15759 2647 475 134 85 84 82 80 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:424 full:0 size:[binsize: 1 max: 8 count: 424 average: 2.28774 | standard deviation: 1.73614 | 0 197 98 46 36 17 10 10 10 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:984 full:0 size:[binsize: 1 max: 8 count: 984 average: 1.74593 | standard deviation: 1.32163 | 0 592 248 61 34 16 11 11 11 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:5466 full:0 size:[binsize: 1 max: 8 count: 5466 average: 2.00714 | standard deviation: 1.56967 | 0 2928 1352 437 302 153 99 99 96 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:437 full:0 size:[binsize: 1 max: 3 count: 437 average: 1.08467 | standard deviation: 0.295222 | 0 402 33 2 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2557 full:0 size:[binsize: 1 max: 3 count: 2557 average: 1.03402 | standard deviation: 0.186601 | 0 2472 83 2 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:12406 full:0 size:[binsize: 1 max: 3 count: 12406 average: 1.04361 | standard deviation: 0.2067 | 0 11871 529 6 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:437 full:0 size:[binsize: 1 max: 2 count: 437 average: 1.15561 | standard deviation: 0.364729 | 0 369 68 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:2557 full:0 size:[binsize: 1 max: 2 count: 2557 average: 1.10168 | standard deviation: 0.302571 | 0 2297 260 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:12406 full:0 size:[binsize: 1 max: 2 count: 12406 average: 1.11454 | standard deviation: 0.318577 | 0 10985 1421 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:878 full:0 size:[binsize: 1 max: 2 count: 878 average: 1.05923 | standard deviation: 0.236373 | 0 826 52 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:5544 full:0 size:[binsize: 1 max: 2 count: 5544 average: 1.046 | standard deviation: 0.209808 | 0 5289 255 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:25718 full:0 size:[binsize: 1 max: 2 count: 25718 average: 1.05183 | standard deviation: 0.221699 | 0 24385 1333 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:1400 full:0 size:[binsize: 1 max: 1 count: 1400 average:     1 | standard deviation: 0 | 0 1400 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2060 full:0 size:[binsize: 1 max: 2 count: 2060 average: 1.00049 | standard deviation: 0.022038 | 0 2059 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:1755 full:0 size:[binsize: 1 max: 1 count: 1755 average:     1 | standard deviation: 0 | 0 1755 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:891 full:0 size:[binsize: 1 max: 4 count: 891 average: 1.49046 | standard deviation: 0.702324 | 0 552 251 78 10 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:4846 full:0 size:[binsize: 1 max: 5 count: 4846 average: 1.25217 | standard deviation: 0.542516 | 0 3857 778 190 20 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:28695 full:0 size:[binsize: 1 max: 4 count: 28695 average: 1.24008 | standard deviation: 0.517889 | 0 22933 4738 921 103 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:9883 full:0 size:[binsize: 1 max: 11 count: 9883 average: 1.67712 | standard deviation: 1.42288 | 0 6211 2582 539 203 60 31 24 53 115 57 8 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:32385 full:0 size:[binsize: 1 max: 16 count: 32385 average: 2.01516 | standard deviation: 1.54361 | 0 15849 9531 3329 1446 800 526 339 268 164 87 23 8 6 4 3 2 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:48445 full:0 size:[binsize: 1 max: 16 count: 48445 average: 1.97478 | standard deviation: 1.18789 | 0 21498 14800 6997 3390 1062 406 170 71 25 13 6 3 1 1 1 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:5685 full:0 size:[binsize: 1 max: 2 count: 5685 average: 1.11416 | standard deviation: 0.318058 | 0 5036 649 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:18588 full:0 size:[binsize: 1 max: 2 count: 18588 average: 1.10717 | standard deviation: 0.309374 | 0 16596 1992 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:40890 full:0 size:[binsize: 1 max: 2 count: 40890 average: 1.05529 | standard deviation: 0.228559 | 0 38629 2261 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:9904 full:0 size:[binsize: 1 max: 2 count: 9904 average: 1.05553 | standard deviation: 0.229149 | 0 9354 550 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:33474 full:0 size:[binsize: 1 max: 2 count: 33474 average: 1.09843 | standard deviation: 0.297923 | 0 30179 3295 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:58809 full:0 size:[binsize: 1 max: 2 count: 58809 average: 1.10163 | standard deviation: 0.302182 | 0 52832 5977 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:1833 full:0 size:[binsize: 1 max: 2 count: 1833 average: 1.01528 | standard deviation: 0.123628 | 0 1805 28 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:3260 full:0 size:[binsize: 1 max: 2 count: 3260 average: 1.02178 | standard deviation: 0.146557 | 0 3189 71 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:7682 full:0 size:[binsize: 1 max: 2 count: 7682 average: 1.04061 | standard deviation: 0.197629 | 0 7370 312 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:11329 full:0 size:[binsize: 1 max: 4 count: 11329 average: 1.23753 | standard deviation: 0.426439 | 0 8641 2686 1 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:66933 full:0 size:[binsize: 1 max: 32 count: 66933 average: 10.8863 | standard deviation: 7.00595 | 0 12080 4007 1215 965 776 794 959 1373 2093 2687 3087 3764 5296 6493 6015 4253 2332 1597 1449 1245 732 472 386 412 480 441 550 542 194 192 28 24 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:7125 full:0 size:[binsize: 1 max: 25 count: 7125 average: 3.43481 | standard deviation: 5.32518 | 0 5079 690 93 53 40 51 48 54 43 37 36 33 38 38 76 167 229 187 92 27 5 3 2 2 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:13263 full:0 size:[binsize: 1 max: 7 count: 13263 average: 1.41393 | standard deviation: 0.950835 | 0 10125 2040 424 271 249 131 23 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:8645 full:0 size:[binsize: 1 max: 1 count: 8645 average:     1 | standard deviation: 0 | 0 8645 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:41121 full:0 size:[binsize: 1 max: 3 count: 41121 average: 1.16135 | standard deviation: 0.385505 | 0 34759 6089 273 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:6441 full:0 size:[binsize: 1 max: 2 count: 6441 average: 1.05496 | standard deviation: 0.228076 | 0 6087 354 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:13261 full:0 size:[binsize: 1 max: 2 count: 13261 average: 1.1251 | standard deviation: 0.330911 | 0 11602 1659 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:11338 full:0 size:[binsize: 1 max: 1 count: 11338 average:     1 | standard deviation: 0 | 0 11338 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:66938 full:0 size:[binsize: 1 max: 2 count: 66938 average: 1.14354 | standard deviation: 0.350623 | 0 57330 9608 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00996 | standard deviation: 0.0998465 | 0 1292 13 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00766 | standard deviation: 0.0875712 | 0 1295 10 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00844 | standard deviation: 0.0919159 | 0 1292 11 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00767 | standard deviation: 0.0876384 | 0 1293 10 ]
