// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Thu Jun 13 13:12:53 2024
// Host        : LAPTOP-INPBU3O4 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/study/shixi/690t/HA_CJ_690t_match/HA_CJ_690t_match/HA_CJ_690t_match.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_sim_netlist.v
// Design      : aurora_64b66b_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1157-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "aurora_64b66b_v12_0_8, Coregen v14.3_ip3, Number of lanes = 3, Line rate is double10.0Gbps, Reference Clock is double125.0MHz, Interface is Streaming, Flow Control is None and is operating in DUPLEX configuration" *) 
(* NotValidForBitStream *)
module aurora_64b66b_0
   (s_axi_tx_tdata,
    s_axi_tx_tvalid,
    s_axi_tx_tready,
    m_axi_rx_tdata,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    txp,
    txn,
    refclk1_in,
    hard_err,
    soft_err,
    channel_up,
    lane_up,
    mmcm_not_locked,
    user_clk,
    sync_clk,
    reset_pb,
    gt_rxcdrovrden_in,
    power_down,
    loopback,
    pma_init,
    gt_pll_lock,
    drp_clk_in,
    gt_qpllclk_quad5_in,
    gt_qpllrefclk_quad5_in,
    gt_to_common_qpllreset_out,
    gt_qpllrefclklost_in,
    gt_qplllock_in,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_awaddr_lane1,
    s_axi_awvalid_lane1,
    s_axi_awready_lane1,
    s_axi_awaddr_lane2,
    s_axi_awvalid_lane2,
    s_axi_awready_lane2,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_wdata_lane1,
    s_axi_wstrb_lane1,
    s_axi_wvalid_lane1,
    s_axi_wready_lane1,
    s_axi_bvalid_lane1,
    s_axi_bresp_lane1,
    s_axi_bready_lane1,
    s_axi_wdata_lane2,
    s_axi_wstrb_lane2,
    s_axi_wvalid_lane2,
    s_axi_wready_lane2,
    s_axi_bvalid_lane2,
    s_axi_bresp_lane2,
    s_axi_bready_lane2,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_araddr_lane1,
    s_axi_arvalid_lane1,
    s_axi_arready_lane1,
    s_axi_araddr_lane2,
    s_axi_arvalid_lane2,
    s_axi_arready_lane2,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_rresp,
    s_axi_rready,
    s_axi_rdata_lane1,
    s_axi_rvalid_lane1,
    s_axi_rresp_lane1,
    s_axi_rready_lane1,
    s_axi_rdata_lane2,
    s_axi_rvalid_lane2,
    s_axi_rresp_lane2,
    s_axi_rready_lane2,
    qpll_drpaddr_in,
    qpll_drpdi_in,
    qpll_drpdo_out,
    qpll_drprdy_out,
    qpll_drpen_in,
    qpll_drpwe_in,
    init_clk,
    link_reset_out,
    sys_reset_out,
    tx_out_clk);
  input [0:191]s_axi_tx_tdata;
  input s_axi_tx_tvalid;
  output s_axi_tx_tready;
  output [0:191]m_axi_rx_tdata;
  output m_axi_rx_tvalid;
  input [0:2]rxp;
  input [0:2]rxn;
  output [0:2]txp;
  output [0:2]txn;
  input refclk1_in;
  output hard_err;
  output soft_err;
  output channel_up;
  output [0:2]lane_up;
  input mmcm_not_locked;
  input user_clk;
  input sync_clk;
  input reset_pb;
  input gt_rxcdrovrden_in;
  input power_down;
  input [2:0]loopback;
  input pma_init;
  output gt_pll_lock;
  input drp_clk_in;
  input gt_qpllclk_quad5_in;
  input gt_qpllrefclk_quad5_in;
  output gt_to_common_qpllreset_out;
  input gt_qpllrefclklost_in;
  input gt_qplllock_in;
  input [31:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_awaddr_lane1;
  input s_axi_awvalid_lane1;
  output s_axi_awready_lane1;
  input [31:0]s_axi_awaddr_lane2;
  input s_axi_awvalid_lane2;
  output s_axi_awready_lane2;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input [31:0]s_axi_wdata_lane1;
  input [3:0]s_axi_wstrb_lane1;
  input s_axi_wvalid_lane1;
  output s_axi_wready_lane1;
  output s_axi_bvalid_lane1;
  output [1:0]s_axi_bresp_lane1;
  input s_axi_bready_lane1;
  input [31:0]s_axi_wdata_lane2;
  input [3:0]s_axi_wstrb_lane2;
  input s_axi_wvalid_lane2;
  output s_axi_wready_lane2;
  output s_axi_bvalid_lane2;
  output [1:0]s_axi_bresp_lane2;
  input s_axi_bready_lane2;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  input [31:0]s_axi_araddr_lane1;
  input s_axi_arvalid_lane1;
  output s_axi_arready_lane1;
  input [31:0]s_axi_araddr_lane2;
  input s_axi_arvalid_lane2;
  output s_axi_arready_lane2;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output [31:0]s_axi_rdata_lane1;
  output s_axi_rvalid_lane1;
  output [1:0]s_axi_rresp_lane1;
  input s_axi_rready_lane1;
  output [31:0]s_axi_rdata_lane2;
  output s_axi_rvalid_lane2;
  output [1:0]s_axi_rresp_lane2;
  input s_axi_rready_lane2;
  input [7:0]qpll_drpaddr_in;
  input [15:0]qpll_drpdi_in;
  output [15:0]qpll_drpdo_out;
  output qpll_drprdy_out;
  input qpll_drpen_in;
  input qpll_drpwe_in;
  input init_clk;
  output link_reset_out;
  output sys_reset_out;
  output tx_out_clk;

  wire \<const0> ;
  wire channel_up;
  wire drp_clk_in;
  wire gt_pll_lock;
  wire gt_qpllclk_quad5_in;
  wire gt_qplllock_in;
  wire gt_qpllrefclk_quad5_in;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire hard_err;
  wire init_clk;
  wire [0:2]lane_up;
  wire link_reset_out;
  wire [2:0]loopback;
  wire [0:191]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire mmcm_not_locked;
  wire pma_init;
  wire power_down;
  wire reset_pb;
  wire [0:2]rxn;
  wire [0:2]rxp;
  wire [31:0]s_axi_araddr;
  wire [31:0]s_axi_araddr_lane1;
  wire [31:0]s_axi_araddr_lane2;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire [31:0]s_axi_awaddr;
  wire [31:0]s_axi_awaddr_lane1;
  wire [31:0]s_axi_awaddr_lane2;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire [15:0]\^s_axi_rdata ;
  wire [15:0]\^s_axi_rdata_lane1 ;
  wire [15:0]\^s_axi_rdata_lane2 ;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire [0:191]s_axi_tx_tdata;
  wire s_axi_tx_tready;
  wire s_axi_tx_tvalid;
  wire [31:0]s_axi_wdata;
  wire [31:0]s_axi_wdata_lane1;
  wire [31:0]s_axi_wdata_lane2;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire soft_err;
  wire sync_clk;
  wire sys_reset_out;
  wire tx_out_clk;
  wire [0:2]txn;
  wire [0:2]txp;
  wire user_clk;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane1_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane2_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane1_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane2_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane1_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane2_UNCONNECTED;

  assign qpll_drpdo_out[15] = \<const0> ;
  assign qpll_drpdo_out[14] = \<const0> ;
  assign qpll_drpdo_out[13] = \<const0> ;
  assign qpll_drpdo_out[12] = \<const0> ;
  assign qpll_drpdo_out[11] = \<const0> ;
  assign qpll_drpdo_out[10] = \<const0> ;
  assign qpll_drpdo_out[9] = \<const0> ;
  assign qpll_drpdo_out[8] = \<const0> ;
  assign qpll_drpdo_out[7] = \<const0> ;
  assign qpll_drpdo_out[6] = \<const0> ;
  assign qpll_drpdo_out[5] = \<const0> ;
  assign qpll_drpdo_out[4] = \<const0> ;
  assign qpll_drpdo_out[3] = \<const0> ;
  assign qpll_drpdo_out[2] = \<const0> ;
  assign qpll_drpdo_out[1] = \<const0> ;
  assign qpll_drpdo_out[0] = \<const0> ;
  assign qpll_drprdy_out = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bresp_lane1[1] = \<const0> ;
  assign s_axi_bresp_lane1[0] = \<const0> ;
  assign s_axi_bresp_lane2[1] = \<const0> ;
  assign s_axi_bresp_lane2[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rdata_lane1[31] = \<const0> ;
  assign s_axi_rdata_lane1[30] = \<const0> ;
  assign s_axi_rdata_lane1[29] = \<const0> ;
  assign s_axi_rdata_lane1[28] = \<const0> ;
  assign s_axi_rdata_lane1[27] = \<const0> ;
  assign s_axi_rdata_lane1[26] = \<const0> ;
  assign s_axi_rdata_lane1[25] = \<const0> ;
  assign s_axi_rdata_lane1[24] = \<const0> ;
  assign s_axi_rdata_lane1[23] = \<const0> ;
  assign s_axi_rdata_lane1[22] = \<const0> ;
  assign s_axi_rdata_lane1[21] = \<const0> ;
  assign s_axi_rdata_lane1[20] = \<const0> ;
  assign s_axi_rdata_lane1[19] = \<const0> ;
  assign s_axi_rdata_lane1[18] = \<const0> ;
  assign s_axi_rdata_lane1[17] = \<const0> ;
  assign s_axi_rdata_lane1[16] = \<const0> ;
  assign s_axi_rdata_lane1[15:0] = \^s_axi_rdata_lane1 [15:0];
  assign s_axi_rdata_lane2[31] = \<const0> ;
  assign s_axi_rdata_lane2[30] = \<const0> ;
  assign s_axi_rdata_lane2[29] = \<const0> ;
  assign s_axi_rdata_lane2[28] = \<const0> ;
  assign s_axi_rdata_lane2[27] = \<const0> ;
  assign s_axi_rdata_lane2[26] = \<const0> ;
  assign s_axi_rdata_lane2[25] = \<const0> ;
  assign s_axi_rdata_lane2[24] = \<const0> ;
  assign s_axi_rdata_lane2[23] = \<const0> ;
  assign s_axi_rdata_lane2[22] = \<const0> ;
  assign s_axi_rdata_lane2[21] = \<const0> ;
  assign s_axi_rdata_lane2[20] = \<const0> ;
  assign s_axi_rdata_lane2[19] = \<const0> ;
  assign s_axi_rdata_lane2[18] = \<const0> ;
  assign s_axi_rdata_lane2[17] = \<const0> ;
  assign s_axi_rdata_lane2[16] = \<const0> ;
  assign s_axi_rdata_lane2[15:0] = \^s_axi_rdata_lane2 [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rresp_lane1[1] = \<const0> ;
  assign s_axi_rresp_lane1[0] = \<const0> ;
  assign s_axi_rresp_lane2[1] = \<const0> ;
  assign s_axi_rresp_lane2[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* BACKWARD_COMP_MODE1 = "1'b0" *) 
  (* BACKWARD_COMP_MODE2 = "1'b0" *) 
  (* BACKWARD_COMP_MODE3 = "1'b0" *) 
  (* CC_FREQ_FACTOR = "5'b11000" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* EXAMPLE_SIMULATION = "0" *) 
  (* INTER_CB_GAP = "5'b01001" *) 
  (* SIM_GTXRESET_SPEEDUP = "TRUE" *) 
  (* STABLE_CLOCK_PERIOD = "8" *) 
  aurora_64b66b_0_core inst
       (.channel_up(channel_up),
        .drp_clk_in(drp_clk_in),
        .gt_pll_lock(gt_pll_lock),
        .gt_qpllclk_quad5_in(gt_qpllclk_quad5_in),
        .gt_qplllock_in(gt_qplllock_in),
        .gt_qpllrefclk_quad5_in(gt_qpllrefclk_quad5_in),
        .gt_qpllrefclklost_in(1'b0),
        .gt_refclk1(1'b0),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .hard_err(hard_err),
        .init_clk(init_clk),
        .lane_up(lane_up),
        .link_reset_out(link_reset_out),
        .loopback(loopback),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .mmcm_not_locked(mmcm_not_locked),
        .pma_init(pma_init),
        .power_down(power_down),
        .rxn(rxn),
        .rxp(rxp),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr[10:2],1'b0,1'b0}),
        .s_axi_araddr_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane1[10:2],1'b0,1'b0}),
        .s_axi_araddr_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane2[10:2],1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr[10:2],1'b0,1'b0}),
        .s_axi_awaddr_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane1[10:2],1'b0,1'b0}),
        .s_axi_awaddr_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane2[10:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bresp_lane1(NLW_inst_s_axi_bresp_lane1_UNCONNECTED[1:0]),
        .s_axi_bresp_lane2(NLW_inst_s_axi_bresp_lane2_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_rdata({NLW_inst_s_axi_rdata_UNCONNECTED[31:16],\^s_axi_rdata }),
        .s_axi_rdata_lane1({NLW_inst_s_axi_rdata_lane1_UNCONNECTED[31:16],\^s_axi_rdata_lane1 }),
        .s_axi_rdata_lane2({NLW_inst_s_axi_rdata_lane2_UNCONNECTED[31:16],\^s_axi_rdata_lane2 }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rresp_lane1(NLW_inst_s_axi_rresp_lane1_UNCONNECTED[1:0]),
        .s_axi_rresp_lane2(NLW_inst_s_axi_rresp_lane2_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .s_axi_tx_tready(s_axi_tx_tready),
        .s_axi_tx_tvalid(s_axi_tx_tvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[15:0]}),
        .s_axi_wdata_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane1[15:0]}),
        .s_axi_wdata_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane2[15:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane1({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane2({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .soft_err(soft_err),
        .sync_clk(sync_clk),
        .sys_reset_out(sys_reset_out),
        .sysreset_to_core(reset_pb),
        .tx_out_clk(tx_out_clk),
        .txn(txn),
        .txp(txp),
        .user_clk(user_clk));
endmodule

module aurora_64b66b_0_AURORA_LANE
   (lane_up_flop_i,
    rx_reset_i_2,
    enable_err_detect_i,
    rst_pma_init_usrclk,
    rx_pe_data_v_i,
    illegal_btf_i,
    got_idles_i,
    soft_err_i,
    rx_polarity_r_reg,
    in0,
    D,
    hard_err_i,
    RXDATAVALID_IN_REG,
    \remote_rdy_cntr_reg[1] ,
    tempData,
    \TX_DATA_reg[63] ,
    \RX_PE_DATA_reg[0] ,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    user_clk,
    ILLEGAL_BTF_reg,
    RESET,
    reset_count_r0,
    ready_r_reg0,
    SOFT_ERR_reg,
    \RX_DATA_REG_reg[0] ,
    DOP,
    HARD_ERR_reg,
    rxdatavalid_to_lanes_i,
    rx_lossofsync_i_2,
    RESET_LANES,
    txdatavalid_symgen_i,
    gen_cc_i,
    GEN_CH_BOND,
    TX_HEADER_1_reg,
    CHANNEL_UP_TX_IF,
    Q,
    scrambler,
    \TX_DATA_reg[55] ,
    \TX_DATA_reg[63]_0 ,
    \TX_DATA_reg[59] ,
    DO);
  output lane_up_flop_i;
  output rx_reset_i_2;
  output enable_err_detect_i;
  output rst_pma_init_usrclk;
  output [0:0]rx_pe_data_v_i;
  output illegal_btf_i;
  output [0:0]got_idles_i;
  output [0:0]soft_err_i;
  output rx_polarity_r_reg;
  output in0;
  output [1:0]D;
  output [0:0]hard_err_i;
  output RXDATAVALID_IN_REG;
  output \remote_rdy_cntr_reg[1] ;
  output [5:0]tempData;
  output [57:0]\TX_DATA_reg[63] ;
  output [63:0]\RX_PE_DATA_reg[0] ;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input user_clk;
  input ILLEGAL_BTF_reg;
  input RESET;
  input reset_count_r0;
  input ready_r_reg0;
  input SOFT_ERR_reg;
  input \RX_DATA_REG_reg[0] ;
  input [1:0]DOP;
  input HARD_ERR_reg;
  input rxdatavalid_to_lanes_i;
  input rx_lossofsync_i_2;
  input RESET_LANES;
  input txdatavalid_symgen_i;
  input [0:0]gen_cc_i;
  input [0:0]GEN_CH_BOND;
  input TX_HEADER_1_reg;
  input CHANNEL_UP_TX_IF;
  input [59:0]Q;
  input [11:0]scrambler;
  input [3:0]\TX_DATA_reg[55] ;
  input \TX_DATA_reg[63]_0 ;
  input \TX_DATA_reg[59] ;
  input [63:0]DO;

  wire CHANNEL_UP_TX_IF;
  wire [1:0]D;
  wire [63:0]DO;
  wire [1:0]DOP;
  wire [0:0]GEN_CH_BOND;
  wire HARD_ERR_reg;
  wire ILLEGAL_BTF_reg;
  wire [59:0]Q;
  wire RESET;
  wire RESET_LANES;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG_reg[0] ;
  wire [63:0]\RX_PE_DATA_reg[0] ;
  wire SOFT_ERR_reg;
  wire [3:0]\TX_DATA_reg[55] ;
  wire \TX_DATA_reg[59] ;
  wire [57:0]\TX_DATA_reg[63] ;
  wire \TX_DATA_reg[63]_0 ;
  wire TX_HEADER_1_reg;
  wire enable_err_detect_i;
  wire [0:0]gen_cc_i;
  wire [0:0]got_idles_i;
  wire [0:0]hard_err_i;
  wire illegal_btf_i;
  wire in0;
  wire lane_up_flop_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire reset_count_r0;
  wire rst_pma_init_usrclk;
  wire rx_lossofsync_i_2;
  wire [0:0]rx_pe_data_v_i;
  wire rx_polarity_r_reg;
  wire rx_reset_i_2;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire [11:0]scrambler;
  wire [0:0]soft_err_i;
  wire [5:0]tempData;
  wire txdatavalid_symgen_i;
  wire user_clk;

  aurora_64b66b_0_ERR_DETECT_14 err_detect_i
       (.HARD_ERR_reg_0(HARD_ERR_reg),
        .SOFT_ERR_reg_0(SOFT_ERR_reg),
        .hard_err_i(hard_err_i),
        .soft_err_i(soft_err_i),
        .user_clk(user_clk));
  aurora_64b66b_0_LANE_INIT_SM_15 lane_init_sm_i
       (.RESET_LANES(RESET_LANES),
        .enable_err_detect_i(enable_err_detect_i),
        .in0(in0),
        .lane_up_flop_i_0(lane_up_flop_i),
        .prev_rx_polarity_r_reg_0(ILLEGAL_BTF_reg),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r0(reset_count_r0),
        .rst_r_reg_0(rx_reset_i_2),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(s_level_out_d1_aurora_64b66b_0_cdc_to_reg),
        .user_clk(user_clk));
  aurora_64b66b_0_SYM_DEC_16 sym_dec_i
       (.DO(DO),
        .DOP(DOP),
        .ILLEGAL_BTF_reg_0(ILLEGAL_BTF_reg),
        .RXDATAVALID_IN_REG_reg_0(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[0]_0 (\RX_DATA_REG_reg[0] ),
        .\RX_PE_DATA_reg[0]_0 (\RX_PE_DATA_reg[0] ),
        .got_idles_i(got_idles_i),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\rx_na_idles_cntr_reg[0]_0 (lane_up_flop_i),
        .rx_pe_data_v_i(rx_pe_data_v_i),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .user_clk(user_clk));
  aurora_64b66b_0_SYM_GEN_17 sym_gen_i
       (.CHANNEL_UP_TX_IF(CHANNEL_UP_TX_IF),
        .D(D),
        .GEN_CH_BOND(GEN_CH_BOND),
        .Q(Q),
        .RESET(RESET),
        .\TX_DATA_reg[55]_0 (\TX_DATA_reg[55] ),
        .\TX_DATA_reg[59]_0 (\TX_DATA_reg[59] ),
        .\TX_DATA_reg[63]_0 (\TX_DATA_reg[63] ),
        .\TX_DATA_reg[63]_1 (\TX_DATA_reg[63]_0 ),
        .TX_HEADER_1_reg_0(TX_HEADER_1_reg),
        .gen_cc_i(gen_cc_i),
        .scrambler(scrambler),
        .stg5_reg(rst_pma_init_usrclk),
        .tempData(tempData),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_AURORA_LANE" *) 
module aurora_64b66b_0_AURORA_LANE_0
   (lane_up_flop_i,
    rx_reset_i_1,
    enable_err_detect_i,
    rst_pma_init_usrclk,
    rx_pe_data_v_i,
    illegal_btf_i,
    got_idles_i,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    TX_HEADER_1_reg,
    hard_err_i,
    \TX_DATA_reg[44] ,
    \TX_DATA_reg[63] ,
    SOFT_ERR_reg,
    \remote_rdy_cntr_reg[1] ,
    \RX_PE_DATA_reg[0] ,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    user_clk,
    RX_IDLE_reg,
    RESET,
    reset_count_r0,
    ready_r_reg0,
    soft_err_reg,
    SOFT_ERR_reg_0,
    \RX_DATA_REG_reg[0] ,
    RX_HEADER_1_REG_reg,
    HARD_ERR_reg,
    RXDATAVALID_IN_REG,
    rx_lossofsync_i_1,
    RESET_LANES,
    txdatavalid_symgen_i,
    gen_cc_i,
    GEN_CH_BOND,
    TX_HEADER_1_reg_0,
    CHANNEL_UP_TX_IF,
    Q,
    \SCRAMBLED_DATA_OUT_reg[5] ,
    remote_ready_r_reg,
    remote_ready_r_reg_0,
    D,
    \TX_DATA_reg[63]_0 ,
    \TX_DATA_reg[59] ,
    \RX_DATA_REG_reg[63] );
  output lane_up_flop_i;
  output rx_reset_i_1;
  output enable_err_detect_i;
  output rst_pma_init_usrclk;
  output [0:0]rx_pe_data_v_i;
  output illegal_btf_i;
  output [0:0]got_idles_i;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output [1:0]TX_HEADER_1_reg;
  output [0:0]hard_err_i;
  output [5:0]\TX_DATA_reg[44] ;
  output [57:0]\TX_DATA_reg[63] ;
  output SOFT_ERR_reg;
  output \remote_rdy_cntr_reg[1] ;
  output [63:0]\RX_PE_DATA_reg[0] ;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input user_clk;
  input RX_IDLE_reg;
  input RESET;
  input reset_count_r0;
  input ready_r_reg0;
  input [1:0]soft_err_reg;
  input SOFT_ERR_reg_0;
  input \RX_DATA_REG_reg[0] ;
  input [1:0]RX_HEADER_1_REG_reg;
  input HARD_ERR_reg;
  input RXDATAVALID_IN_REG;
  input rx_lossofsync_i_1;
  input RESET_LANES;
  input txdatavalid_symgen_i;
  input [0:0]gen_cc_i;
  input [0:0]GEN_CH_BOND;
  input TX_HEADER_1_reg_0;
  input CHANNEL_UP_TX_IF;
  input [59:0]Q;
  input [11:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  input remote_ready_r_reg;
  input remote_ready_r_reg_0;
  input [3:0]D;
  input \TX_DATA_reg[63]_0 ;
  input \TX_DATA_reg[59] ;
  input [63:0]\RX_DATA_REG_reg[63] ;

  wire CHANNEL_UP_TX_IF;
  wire [3:0]D;
  wire [0:0]GEN_CH_BOND;
  wire HARD_ERR_reg;
  wire [59:0]Q;
  wire RESET;
  wire RESET_LANES;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG_reg[0] ;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire [1:0]RX_HEADER_1_REG_reg;
  wire RX_IDLE_reg;
  wire [63:0]\RX_PE_DATA_reg[0] ;
  wire [11:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  wire SOFT_ERR_reg;
  wire SOFT_ERR_reg_0;
  wire [5:0]\TX_DATA_reg[44] ;
  wire \TX_DATA_reg[59] ;
  wire [57:0]\TX_DATA_reg[63] ;
  wire \TX_DATA_reg[63]_0 ;
  wire [1:0]TX_HEADER_1_reg;
  wire TX_HEADER_1_reg_0;
  wire check_polarity_r_reg;
  wire enable_err_detect_i;
  wire [0:0]gen_cc_i;
  wire [0:0]got_idles_i;
  wire [0:0]hard_err_i;
  wire illegal_btf_i;
  wire lane_up_flop_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire remote_ready_r_reg;
  wire remote_ready_r_reg_0;
  wire reset_count_r0;
  wire rst_pma_init_usrclk;
  wire rx_lossofsync_i_1;
  wire [0:0]rx_pe_data_v_i;
  wire rx_polarity_r_reg;
  wire rx_reset_i_1;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire [1:0]soft_err_reg;
  wire txdatavalid_symgen_i;
  wire user_clk;

  aurora_64b66b_0_ERR_DETECT_8 err_detect_i
       (.CHANNEL_UP_TX_IF(CHANNEL_UP_TX_IF),
        .HARD_ERR_reg_0(HARD_ERR_reg),
        .SOFT_ERR_reg_0(SOFT_ERR_reg),
        .SOFT_ERR_reg_1(SOFT_ERR_reg_0),
        .hard_err_i(hard_err_i),
        .soft_err_reg(soft_err_reg),
        .user_clk(user_clk));
  aurora_64b66b_0_LANE_INIT_SM_9 lane_init_sm_i
       (.RESET_LANES(RESET_LANES),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .check_polarity_r_reg_1(RX_IDLE_reg),
        .enable_err_detect_i(enable_err_detect_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r0(reset_count_r0),
        .rst_r_reg_0(rx_reset_i_1),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(s_level_out_d1_aurora_64b66b_0_cdc_to_reg),
        .user_clk(user_clk));
  aurora_64b66b_0_SYM_DEC_10 sym_dec_i
       (.RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[0]_0 (\RX_DATA_REG_reg[0] ),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_1_REG_reg_0(RX_HEADER_1_REG_reg),
        .RX_IDLE_reg_0(RX_IDLE_reg),
        .\RX_PE_DATA_reg[0]_0 (\RX_PE_DATA_reg[0] ),
        .got_idles_i(got_idles_i),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .remote_ready_r_reg(remote_ready_r_reg),
        .remote_ready_r_reg_0(remote_ready_r_reg_0),
        .\rx_na_idles_cntr_reg[0]_0 (lane_up_flop_i),
        .rx_pe_data_v_i(rx_pe_data_v_i),
        .user_clk(user_clk));
  aurora_64b66b_0_SYM_GEN_11 sym_gen_i
       (.CHANNEL_UP_TX_IF(CHANNEL_UP_TX_IF),
        .D(D),
        .GEN_CH_BOND(GEN_CH_BOND),
        .Q(Q),
        .RESET(RESET),
        .\SCRAMBLED_DATA_OUT_reg[5] (\SCRAMBLED_DATA_OUT_reg[5] ),
        .\TX_DATA_reg[44]_0 (\TX_DATA_reg[44] ),
        .\TX_DATA_reg[59]_0 (\TX_DATA_reg[59] ),
        .\TX_DATA_reg[63]_0 (\TX_DATA_reg[63] ),
        .\TX_DATA_reg[63]_1 (\TX_DATA_reg[63]_0 ),
        .TX_HEADER_1_reg_0(TX_HEADER_1_reg),
        .TX_HEADER_1_reg_1(TX_HEADER_1_reg_0),
        .gen_cc_i(gen_cc_i),
        .stg5_reg(rst_pma_init_usrclk),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_AURORA_LANE" *) 
module aurora_64b66b_0_AURORA_LANE_1
   (lane_up_flop_i,
    rx_reset_i_0,
    enable_err_detect_i,
    rst_pma_init_usrclk,
    rx_pe_data_v_i,
    illegal_btf_i,
    got_idles_i,
    SOFT_ERR_reg,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    TX_HEADER_1_reg,
    hard_err_i,
    \remote_rdy_cntr_reg[1] ,
    \TX_DATA_reg[44] ,
    \TX_DATA_reg[63] ,
    lane_up_flop_i_0,
    \RX_PE_DATA_reg[0] ,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    user_clk,
    ILLEGAL_BTF_reg,
    RESET,
    reset_count_r0,
    ready_r_reg0,
    SOFT_ERR_reg_0,
    \RX_DATA_REG_reg[0] ,
    RX_HEADER_1_REG_reg,
    HARD_ERR_reg,
    RXDATAVALID_IN_REG,
    rx_lossofsync_i_0,
    RESET_LANES,
    txdatavalid_symgen_i,
    gen_cc_i,
    GEN_CH_BOND,
    TX_HEADER_1_reg_0,
    CHANNEL_UP_TX_IF,
    Q,
    \SCRAMBLED_DATA_OUT_reg[5] ,
    \chan_bond_timer_reg[0] ,
    \chan_bond_timer_reg[0]_0 ,
    D,
    \TX_DATA_reg[63]_0 ,
    \TX_DATA_reg[59] ,
    \RX_DATA_REG_reg[63] );
  output lane_up_flop_i;
  output rx_reset_i_0;
  output enable_err_detect_i;
  output rst_pma_init_usrclk;
  output [0:0]rx_pe_data_v_i;
  output illegal_btf_i;
  output [0:0]got_idles_i;
  output [0:0]SOFT_ERR_reg;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output [1:0]TX_HEADER_1_reg;
  output [0:0]hard_err_i;
  output \remote_rdy_cntr_reg[1] ;
  output [5:0]\TX_DATA_reg[44] ;
  output [57:0]\TX_DATA_reg[63] ;
  output lane_up_flop_i_0;
  output [63:0]\RX_PE_DATA_reg[0] ;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input user_clk;
  input ILLEGAL_BTF_reg;
  input RESET;
  input reset_count_r0;
  input ready_r_reg0;
  input SOFT_ERR_reg_0;
  input \RX_DATA_REG_reg[0] ;
  input [1:0]RX_HEADER_1_REG_reg;
  input HARD_ERR_reg;
  input RXDATAVALID_IN_REG;
  input rx_lossofsync_i_0;
  input RESET_LANES;
  input txdatavalid_symgen_i;
  input [0:0]gen_cc_i;
  input [0:0]GEN_CH_BOND;
  input TX_HEADER_1_reg_0;
  input CHANNEL_UP_TX_IF;
  input [59:0]Q;
  input [11:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  input \chan_bond_timer_reg[0] ;
  input \chan_bond_timer_reg[0]_0 ;
  input [3:0]D;
  input \TX_DATA_reg[63]_0 ;
  input \TX_DATA_reg[59] ;
  input [63:0]\RX_DATA_REG_reg[63] ;

  wire CHANNEL_UP_TX_IF;
  wire [3:0]D;
  wire [0:0]GEN_CH_BOND;
  wire HARD_ERR_reg;
  wire ILLEGAL_BTF_reg;
  wire [59:0]Q;
  wire RESET;
  wire RESET_LANES;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG_reg[0] ;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire [1:0]RX_HEADER_1_REG_reg;
  wire [63:0]\RX_PE_DATA_reg[0] ;
  wire [11:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  wire [0:0]SOFT_ERR_reg;
  wire SOFT_ERR_reg_0;
  wire [5:0]\TX_DATA_reg[44] ;
  wire \TX_DATA_reg[59] ;
  wire [57:0]\TX_DATA_reg[63] ;
  wire \TX_DATA_reg[63]_0 ;
  wire [1:0]TX_HEADER_1_reg;
  wire TX_HEADER_1_reg_0;
  wire \chan_bond_timer_reg[0] ;
  wire \chan_bond_timer_reg[0]_0 ;
  wire check_polarity_r_reg;
  wire enable_err_detect_i;
  wire [0:0]gen_cc_i;
  wire [0:0]got_idles_i;
  wire [0:0]hard_err_i;
  wire illegal_btf_i;
  wire lane_up_flop_i;
  wire lane_up_flop_i_0;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire reset_count_r0;
  wire rst_pma_init_usrclk;
  wire rx_lossofsync_i_0;
  wire [0:0]rx_pe_data_v_i;
  wire rx_polarity_r_reg;
  wire rx_reset_i_0;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire txdatavalid_symgen_i;
  wire user_clk;

  aurora_64b66b_0_ERR_DETECT err_detect_i
       (.HARD_ERR_reg_0(HARD_ERR_reg),
        .SOFT_ERR_reg_0(SOFT_ERR_reg),
        .SOFT_ERR_reg_1(SOFT_ERR_reg_0),
        .hard_err_i(hard_err_i),
        .user_clk(user_clk));
  aurora_64b66b_0_LANE_INIT_SM lane_init_sm_i
       (.RESET_LANES(RESET_LANES),
        .\chan_bond_timer_reg[0] (\chan_bond_timer_reg[0] ),
        .\chan_bond_timer_reg[0]_0 (\chan_bond_timer_reg[0]_0 ),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .enable_err_detect_i(enable_err_detect_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .lane_up_flop_i_1(lane_up_flop_i_0),
        .prev_rx_polarity_r_reg_0(ILLEGAL_BTF_reg),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r0(reset_count_r0),
        .rst_r_reg_0(rx_reset_i_0),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(s_level_out_d1_aurora_64b66b_0_cdc_to_reg),
        .user_clk(user_clk));
  aurora_64b66b_0_SYM_DEC sym_dec_i
       (.ILLEGAL_BTF_reg_0(ILLEGAL_BTF_reg),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[0]_0 (\RX_DATA_REG_reg[0] ),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_1_REG_reg_0(RX_HEADER_1_REG_reg),
        .\RX_PE_DATA_reg[0]_0 (\RX_PE_DATA_reg[0] ),
        .got_idles_i(got_idles_i),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\rx_na_idles_cntr_reg[0]_0 (lane_up_flop_i),
        .rx_pe_data_v_i(rx_pe_data_v_i),
        .user_clk(user_clk));
  aurora_64b66b_0_SYM_GEN sym_gen_i
       (.CHANNEL_UP_TX_IF(CHANNEL_UP_TX_IF),
        .D(D),
        .GEN_CH_BOND(GEN_CH_BOND),
        .Q(Q),
        .RESET(RESET),
        .\SCRAMBLED_DATA_OUT_reg[5] (\SCRAMBLED_DATA_OUT_reg[5] ),
        .\TX_DATA_reg[44]_0 (\TX_DATA_reg[44] ),
        .\TX_DATA_reg[59]_0 (\TX_DATA_reg[59] ),
        .\TX_DATA_reg[63]_0 (\TX_DATA_reg[63] ),
        .\TX_DATA_reg[63]_1 (\TX_DATA_reg[63]_0 ),
        .TX_HEADER_1_reg_0(TX_HEADER_1_reg),
        .TX_HEADER_1_reg_1(TX_HEADER_1_reg_0),
        .gen_cc_i(gen_cc_i),
        .stg5_reg(rst_pma_init_usrclk),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
endmodule

module aurora_64b66b_0_AXI_TO_DRP
   (s_axi_bvalid,
    s_axi_rvalid,
    s_axi_bvalid_lane1,
    s_axi_rvalid_lane1,
    s_axi_bvalid_lane2,
    s_axi_rvalid_lane2,
    s_axi_rdata,
    s_axi_rdata_lane1,
    s_axi_rdata_lane2,
    DRPADDR_IN,
    DRPDI_IN,
    DRPADDR_IN_LANE1,
    DRPDI_IN_LANE1,
    DRPADDR_IN_LANE2,
    DRPDI_IN_LANE2,
    s_axi_awready,
    s_axi_arready,
    s_axi_awready_lane1,
    s_axi_arready_lane1,
    s_axi_awready_lane2,
    s_axi_arready_lane2,
    gt0_drpen_in,
    gt0_drpwe_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    s_axi_wready,
    s_axi_wready_lane1,
    s_axi_wready_lane2,
    RESET,
    drp_clk_in,
    s_axi_arvalid,
    DRPRDY_OUT,
    s_axi_arvalid_lane1,
    DRPRDY_OUT_LANE1,
    s_axi_arvalid_lane2,
    DRPRDY_OUT_LANE2,
    DRPDO_OUT,
    DRPDO_OUT_LANE1,
    DRPDO_OUT_LANE2,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_awvalid_lane1,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wvalid_lane1,
    s_axi_wdata_lane1,
    s_axi_awvalid_lane2,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wvalid_lane2,
    s_axi_wdata_lane2,
    s_axi_rready,
    s_axi_bready,
    s_axi_bready_lane1,
    s_axi_rready_lane1,
    s_axi_bready_lane2,
    s_axi_rready_lane2);
  output s_axi_bvalid;
  output s_axi_rvalid;
  output s_axi_bvalid_lane1;
  output s_axi_rvalid_lane1;
  output s_axi_bvalid_lane2;
  output s_axi_rvalid_lane2;
  output [15:0]s_axi_rdata;
  output [15:0]s_axi_rdata_lane1;
  output [15:0]s_axi_rdata_lane2;
  output [8:0]DRPADDR_IN;
  output [15:0]DRPDI_IN;
  output [8:0]DRPADDR_IN_LANE1;
  output [15:0]DRPDI_IN_LANE1;
  output [8:0]DRPADDR_IN_LANE2;
  output [15:0]DRPDI_IN_LANE2;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_awready_lane1;
  output s_axi_arready_lane1;
  output s_axi_awready_lane2;
  output s_axi_arready_lane2;
  output gt0_drpen_in;
  output gt0_drpwe_in;
  output gt1_drpen_in;
  output gt1_drpwe_in;
  output gt2_drpen_in;
  output gt2_drpwe_in;
  output s_axi_wready;
  output s_axi_wready_lane1;
  output s_axi_wready_lane2;
  input RESET;
  input drp_clk_in;
  input s_axi_arvalid;
  input DRPRDY_OUT;
  input s_axi_arvalid_lane1;
  input DRPRDY_OUT_LANE1;
  input s_axi_arvalid_lane2;
  input DRPRDY_OUT_LANE2;
  input [15:0]DRPDO_OUT;
  input [15:0]DRPDO_OUT_LANE1;
  input [15:0]DRPDO_OUT_LANE2;
  input s_axi_awvalid;
  input [8:0]s_axi_awaddr;
  input [8:0]s_axi_araddr;
  input s_axi_wvalid;
  input [15:0]s_axi_wdata;
  input s_axi_awvalid_lane1;
  input [8:0]s_axi_awaddr_lane1;
  input [8:0]s_axi_araddr_lane1;
  input s_axi_wvalid_lane1;
  input [15:0]s_axi_wdata_lane1;
  input s_axi_awvalid_lane2;
  input [8:0]s_axi_awaddr_lane2;
  input [8:0]s_axi_araddr_lane2;
  input s_axi_wvalid_lane2;
  input [15:0]s_axi_wdata_lane2;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_bready_lane1;
  input s_axi_rready_lane1;
  input s_axi_bready_lane2;
  input s_axi_rready_lane2;

  wire [8:0]DRPADDR_IN;
  wire [8:0]DRPADDR_IN_LANE1;
  wire [8:0]DRPADDR_IN_LANE2;
  wire [15:0]DRPDI_IN;
  wire [15:0]DRPDI_IN_LANE1;
  wire [15:0]DRPDI_IN_LANE2;
  wire [15:0]DRPDO_OUT;
  wire [15:0]DRPDO_OUT_LANE1;
  wire [15:0]DRPDO_OUT_LANE2;
  wire DRPRDY_OUT;
  wire DRPRDY_OUT_LANE1;
  wire DRPRDY_OUT_LANE2;
  wire \FSM_onehot_AXI_STATE[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[3] ;
  wire RESET;
  wire drp_clk_in;
  wire [8:0]drpaddr_in;
  wire \drpaddr_in[8]_i_2_n_0 ;
  wire [8:0]drpaddr_in_lane1;
  wire \drpaddr_in_lane1[8]_i_2_n_0 ;
  wire [8:0]drpaddr_in_lane2;
  wire \drpaddr_in_lane2[8]_i_2_n_0 ;
  wire drpdi_in;
  wire drpdi_in_lane1;
  wire drpdi_in_lane2;
  wire [15:0]drpdo_out;
  wire [15:0]drpdo_out_lane1;
  wire [15:0]drpdo_out_lane2;
  wire drpen_in_i_1_n_0;
  wire drpen_in_lane1_i_1_n_0;
  wire drpen_in_lane2_i_1_n_0;
  wire drprdy_out;
  wire drprdy_out_lane1;
  wire drprdy_out_lane2;
  wire drpwe_in_i_1_n_0;
  wire drpwe_in_lane1_i_1_n_0;
  wire drpwe_in_lane2_i_1_n_0;
  wire gt0_drpen_in;
  wire gt0_drpwe_in;
  wire gt1_drpen_in;
  wire gt1_drpwe_in;
  wire gt2_drpen_in;
  wire gt2_drpwe_in;
  wire [8:0]in10;
  wire [8:0]in9;
  wire [15:15]p_0_in;
  wire p_0_in10_in;
  wire p_0_in14_in;
  wire p_0_in18_in;
  wire rd_req;
  wire rd_req0;
  wire rd_req_i_1_n_0;
  wire rd_req_lane1;
  wire rd_req_lane10;
  wire rd_req_lane1_i_1_n_0;
  wire rd_req_lane2;
  wire rd_req_lane20;
  wire rd_req_lane2_i_1_n_0;
  wire ready_det;
  wire ready_det_r_reg_n_0;
  wire reset;
  wire [8:0]s_axi_araddr;
  wire [8:0]s_axi_araddr_lane1;
  wire [10:2]s_axi_araddr_lane1_13;
  wire [8:0]s_axi_araddr_lane2;
  wire [10:2]s_axi_araddr_lane2_15;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arvalid;
  wire s_axi_arvalid_3;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane1_4;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane2_5;
  wire [8:0]s_axi_awaddr;
  wire [8:0]s_axi_awaddr_lane1;
  wire [10:2]s_axi_awaddr_lane1_12;
  wire [8:0]s_axi_awaddr_lane2;
  wire [10:2]s_axi_awaddr_lane2_14;
  wire s_axi_awready;
  wire s_axi_awready_i_1_n_0;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane1_i_1_n_0;
  wire s_axi_awready_lane1_reg_n_0;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane2_i_1_n_0;
  wire s_axi_awready_lane2_reg_n_0;
  wire s_axi_awready_reg_n_0;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bvalid;
  wire s_axi_bvalid_6;
  wire s_axi_bvalid_i_1_n_0;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane1_7;
  wire s_axi_bvalid_lane1_i_1_n_0;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane2_8;
  wire s_axi_bvalid_lane2_i_1_n_0;
  wire [15:0]s_axi_rdata;
  wire s_axi_rdata0;
  wire [15:0]s_axi_rdata_lane1;
  wire s_axi_rdata_lane10;
  wire [15:0]s_axi_rdata_lane2;
  wire s_axi_rdata_lane20;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rvalid;
  wire s_axi_rvalid_9;
  wire s_axi_rvalid_i_1_n_0;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane1_10;
  wire s_axi_rvalid_lane1_i_1_n_0;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane2_11;
  wire s_axi_rvalid_lane2_i_1_n_0;
  wire [15:0]s_axi_wdata;
  wire [15:0]s_axi_wdata_lane1;
  wire \s_axi_wdata_lane1_reg_n_0_[0] ;
  wire \s_axi_wdata_lane1_reg_n_0_[10] ;
  wire \s_axi_wdata_lane1_reg_n_0_[11] ;
  wire \s_axi_wdata_lane1_reg_n_0_[12] ;
  wire \s_axi_wdata_lane1_reg_n_0_[13] ;
  wire \s_axi_wdata_lane1_reg_n_0_[14] ;
  wire \s_axi_wdata_lane1_reg_n_0_[15] ;
  wire \s_axi_wdata_lane1_reg_n_0_[1] ;
  wire \s_axi_wdata_lane1_reg_n_0_[2] ;
  wire \s_axi_wdata_lane1_reg_n_0_[3] ;
  wire \s_axi_wdata_lane1_reg_n_0_[4] ;
  wire \s_axi_wdata_lane1_reg_n_0_[5] ;
  wire \s_axi_wdata_lane1_reg_n_0_[6] ;
  wire \s_axi_wdata_lane1_reg_n_0_[7] ;
  wire \s_axi_wdata_lane1_reg_n_0_[8] ;
  wire \s_axi_wdata_lane1_reg_n_0_[9] ;
  wire [15:0]s_axi_wdata_lane2;
  wire \s_axi_wdata_lane2_reg_n_0_[0] ;
  wire \s_axi_wdata_lane2_reg_n_0_[10] ;
  wire \s_axi_wdata_lane2_reg_n_0_[11] ;
  wire \s_axi_wdata_lane2_reg_n_0_[12] ;
  wire \s_axi_wdata_lane2_reg_n_0_[13] ;
  wire \s_axi_wdata_lane2_reg_n_0_[14] ;
  wire \s_axi_wdata_lane2_reg_n_0_[15] ;
  wire \s_axi_wdata_lane2_reg_n_0_[1] ;
  wire \s_axi_wdata_lane2_reg_n_0_[2] ;
  wire \s_axi_wdata_lane2_reg_n_0_[3] ;
  wire \s_axi_wdata_lane2_reg_n_0_[4] ;
  wire \s_axi_wdata_lane2_reg_n_0_[5] ;
  wire \s_axi_wdata_lane2_reg_n_0_[6] ;
  wire \s_axi_wdata_lane2_reg_n_0_[7] ;
  wire \s_axi_wdata_lane2_reg_n_0_[8] ;
  wire \s_axi_wdata_lane2_reg_n_0_[9] ;
  wire \s_axi_wdata_reg_n_0_[0] ;
  wire \s_axi_wdata_reg_n_0_[10] ;
  wire \s_axi_wdata_reg_n_0_[11] ;
  wire \s_axi_wdata_reg_n_0_[12] ;
  wire \s_axi_wdata_reg_n_0_[13] ;
  wire \s_axi_wdata_reg_n_0_[14] ;
  wire \s_axi_wdata_reg_n_0_[15] ;
  wire \s_axi_wdata_reg_n_0_[1] ;
  wire \s_axi_wdata_reg_n_0_[2] ;
  wire \s_axi_wdata_reg_n_0_[3] ;
  wire \s_axi_wdata_reg_n_0_[4] ;
  wire \s_axi_wdata_reg_n_0_[5] ;
  wire \s_axi_wdata_reg_n_0_[6] ;
  wire \s_axi_wdata_reg_n_0_[7] ;
  wire \s_axi_wdata_reg_n_0_[8] ;
  wire \s_axi_wdata_reg_n_0_[9] ;
  wire s_axi_wready;
  wire s_axi_wready_0;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane1_1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane2_2;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire tx_done;
  wire tx_done_i_1_n_0;
  wire tx_done_lane1;
  wire tx_done_lane1_i_1_n_0;
  wire tx_done_lane1_i_2_n_0;
  wire tx_done_lane1_r;
  wire tx_done_lane2;
  wire tx_done_lane2_i_1_n_0;
  wire tx_done_lane2_i_2_n_0;
  wire tx_done_lane2_r;
  wire tx_done_r;
  wire u_rst_sync_RESET_n_1;
  wire u_rst_sync_RESET_n_3;
  wire u_rst_sync_RESET_n_4;
  wire u_rst_sync_RESET_n_5;
  wire u_rst_sync_RESET_n_6;
  wire u_rst_sync_RESET_n_7;
  wire wr_req;
  wire wr_req0;
  wire wr_req_i_1_n_0;
  wire wr_req_lane1;
  wire wr_req_lane10;
  wire wr_req_lane1_i_1_n_0;
  wire wr_req_lane1_reg_n_0;
  wire wr_req_lane2;
  wire wr_req_lane20;
  wire wr_req_lane2_i_1_n_0;
  wire wr_req_lane2_reg_n_0;
  wire wr_req_reg_n_0;

  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(wr_req),
        .I3(tx_done_r),
        .I4(tx_done),
        .I5(p_0_in18_in),
        .O(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(p_0_in18_in),
        .I2(tx_done),
        .I3(tx_done_r),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[2]_i_1 
       (.I0(wr_req),
        .I1(s_axi_arvalid),
        .O(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[3]_i_1 
       (.I0(s_axi_wready_0),
        .I1(s_axi_wvalid),
        .O(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE[4]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(wr_req),
        .I3(s_axi_wvalid),
        .I4(s_axi_wready_0),
        .O(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane1[0]_i_1 
       (.I0(s_axi_arvalid_lane1),
        .I1(s_axi_awvalid_lane1),
        .I2(wr_req_lane1),
        .I3(tx_done_lane1_r),
        .I4(tx_done_lane1),
        .I5(p_0_in14_in),
        .O(\FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane1[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(p_0_in14_in),
        .I2(tx_done_lane1),
        .I3(tx_done_lane1_r),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane1[2]_i_1 
       (.I0(wr_req_lane1),
        .I1(s_axi_arvalid_lane1),
        .O(\FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane1[3]_i_1 
       (.I0(s_axi_wready_lane1_1),
        .I1(s_axi_wvalid_lane1),
        .O(\FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane1[4]_i_1 
       (.I0(s_axi_awvalid_lane1),
        .I1(s_axi_arvalid_lane1),
        .I2(wr_req_lane1),
        .I3(s_axi_wvalid_lane1),
        .I4(s_axi_wready_lane1_1),
        .O(\FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane1_reg[0] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ),
        .Q(wr_req_lane1),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[1] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ),
        .Q(p_0_in14_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[2] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[3] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[4] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane1_1),
        .R(reset));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane2[0]_i_1 
       (.I0(s_axi_arvalid_lane2),
        .I1(s_axi_awvalid_lane2),
        .I2(wr_req_lane2),
        .I3(tx_done_lane2_r),
        .I4(tx_done_lane2),
        .I5(p_0_in10_in),
        .O(\FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane2[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(p_0_in10_in),
        .I2(tx_done_lane2),
        .I3(tx_done_lane2_r),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane2[2]_i_1 
       (.I0(wr_req_lane2),
        .I1(s_axi_arvalid_lane2),
        .O(\FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane2[3]_i_1 
       (.I0(s_axi_wready_lane2_2),
        .I1(s_axi_wvalid_lane2),
        .O(\FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane2[4]_i_1 
       (.I0(s_axi_awvalid_lane2),
        .I1(s_axi_arvalid_lane2),
        .I2(wr_req_lane2),
        .I3(s_axi_wvalid_lane2),
        .I4(s_axi_wready_lane2_2),
        .O(\FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane2_reg[0] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ),
        .Q(wr_req_lane2),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[1] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ),
        .Q(p_0_in10_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[2] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[3] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[4] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane2_2),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_reg[0] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ),
        .Q(wr_req),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[1] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ),
        .Q(p_0_in18_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[2] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[3] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[4] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ),
        .Q(s_axi_wready_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[0]_i_1 
       (.I0(in9[0]),
        .I1(s_axi_wready_0),
        .I2(in10[0]),
        .O(drpaddr_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[1]_i_1 
       (.I0(in9[1]),
        .I1(s_axi_wready_0),
        .I2(in10[1]),
        .O(drpaddr_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[2]_i_1 
       (.I0(in9[2]),
        .I1(s_axi_wready_0),
        .I2(in10[2]),
        .O(drpaddr_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[3]_i_1 
       (.I0(in9[3]),
        .I1(s_axi_wready_0),
        .I2(in10[3]),
        .O(drpaddr_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[4]_i_1 
       (.I0(in9[4]),
        .I1(s_axi_wready_0),
        .I2(in10[4]),
        .O(drpaddr_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[5]_i_1 
       (.I0(in9[5]),
        .I1(s_axi_wready_0),
        .I2(in10[5]),
        .O(drpaddr_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[6]_i_1 
       (.I0(in9[6]),
        .I1(s_axi_wready_0),
        .I2(in10[6]),
        .O(drpaddr_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[7]_i_1 
       (.I0(in9[7]),
        .I1(s_axi_wready_0),
        .I2(in10[7]),
        .O(drpaddr_in[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in[8]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_0),
        .O(\drpaddr_in[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[8]_i_3 
       (.I0(in9[8]),
        .I1(s_axi_wready_0),
        .I2(in10[8]),
        .O(drpaddr_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[0]_i_1 
       (.I0(s_axi_awaddr_lane1_12[2]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_13[2]),
        .O(drpaddr_in_lane1[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[1]_i_1 
       (.I0(s_axi_awaddr_lane1_12[3]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_13[3]),
        .O(drpaddr_in_lane1[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[2]_i_1 
       (.I0(s_axi_awaddr_lane1_12[4]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_13[4]),
        .O(drpaddr_in_lane1[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[3]_i_1 
       (.I0(s_axi_awaddr_lane1_12[5]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_13[5]),
        .O(drpaddr_in_lane1[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[4]_i_1 
       (.I0(s_axi_awaddr_lane1_12[6]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_13[6]),
        .O(drpaddr_in_lane1[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[5]_i_1 
       (.I0(s_axi_awaddr_lane1_12[7]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_13[7]),
        .O(drpaddr_in_lane1[5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[6]_i_1 
       (.I0(s_axi_awaddr_lane1_12[8]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_13[8]),
        .O(drpaddr_in_lane1[6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[7]_i_1 
       (.I0(s_axi_awaddr_lane1_12[9]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_13[9]),
        .O(drpaddr_in_lane1[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane1[8]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_1),
        .O(\drpaddr_in_lane1[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[8]_i_3 
       (.I0(s_axi_awaddr_lane1_12[10]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_13[10]),
        .O(drpaddr_in_lane1[8]));
  FDRE \drpaddr_in_lane1_reg[0] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane1[8]_i_2_n_0 ),
        .D(drpaddr_in_lane1[0]),
        .Q(DRPADDR_IN_LANE1[0]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[1] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane1[8]_i_2_n_0 ),
        .D(drpaddr_in_lane1[1]),
        .Q(DRPADDR_IN_LANE1[1]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[2] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane1[8]_i_2_n_0 ),
        .D(drpaddr_in_lane1[2]),
        .Q(DRPADDR_IN_LANE1[2]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[3] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane1[8]_i_2_n_0 ),
        .D(drpaddr_in_lane1[3]),
        .Q(DRPADDR_IN_LANE1[3]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[4] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane1[8]_i_2_n_0 ),
        .D(drpaddr_in_lane1[4]),
        .Q(DRPADDR_IN_LANE1[4]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[5] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane1[8]_i_2_n_0 ),
        .D(drpaddr_in_lane1[5]),
        .Q(DRPADDR_IN_LANE1[5]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[6] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane1[8]_i_2_n_0 ),
        .D(drpaddr_in_lane1[6]),
        .Q(DRPADDR_IN_LANE1[6]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[7] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane1[8]_i_2_n_0 ),
        .D(drpaddr_in_lane1[7]),
        .Q(DRPADDR_IN_LANE1[7]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[8] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane1[8]_i_2_n_0 ),
        .D(drpaddr_in_lane1[8]),
        .Q(DRPADDR_IN_LANE1[8]),
        .R(u_rst_sync_RESET_n_3));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[0]_i_1 
       (.I0(s_axi_awaddr_lane2_14[2]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_15[2]),
        .O(drpaddr_in_lane2[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[1]_i_1 
       (.I0(s_axi_awaddr_lane2_14[3]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_15[3]),
        .O(drpaddr_in_lane2[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[2]_i_1 
       (.I0(s_axi_awaddr_lane2_14[4]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_15[4]),
        .O(drpaddr_in_lane2[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[3]_i_1 
       (.I0(s_axi_awaddr_lane2_14[5]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_15[5]),
        .O(drpaddr_in_lane2[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[4]_i_1 
       (.I0(s_axi_awaddr_lane2_14[6]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_15[6]),
        .O(drpaddr_in_lane2[4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[5]_i_1 
       (.I0(s_axi_awaddr_lane2_14[7]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_15[7]),
        .O(drpaddr_in_lane2[5]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[6]_i_1 
       (.I0(s_axi_awaddr_lane2_14[8]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_15[8]),
        .O(drpaddr_in_lane2[6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[7]_i_1 
       (.I0(s_axi_awaddr_lane2_14[9]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_15[9]),
        .O(drpaddr_in_lane2[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane2[8]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_2),
        .O(\drpaddr_in_lane2[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[8]_i_3 
       (.I0(s_axi_awaddr_lane2_14[10]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_15[10]),
        .O(drpaddr_in_lane2[8]));
  FDRE \drpaddr_in_lane2_reg[0] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane2[8]_i_2_n_0 ),
        .D(drpaddr_in_lane2[0]),
        .Q(DRPADDR_IN_LANE2[0]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[1] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane2[8]_i_2_n_0 ),
        .D(drpaddr_in_lane2[1]),
        .Q(DRPADDR_IN_LANE2[1]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[2] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane2[8]_i_2_n_0 ),
        .D(drpaddr_in_lane2[2]),
        .Q(DRPADDR_IN_LANE2[2]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[3] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane2[8]_i_2_n_0 ),
        .D(drpaddr_in_lane2[3]),
        .Q(DRPADDR_IN_LANE2[3]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[4] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane2[8]_i_2_n_0 ),
        .D(drpaddr_in_lane2[4]),
        .Q(DRPADDR_IN_LANE2[4]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[5] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane2[8]_i_2_n_0 ),
        .D(drpaddr_in_lane2[5]),
        .Q(DRPADDR_IN_LANE2[5]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[6] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane2[8]_i_2_n_0 ),
        .D(drpaddr_in_lane2[6]),
        .Q(DRPADDR_IN_LANE2[6]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[7] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane2[8]_i_2_n_0 ),
        .D(drpaddr_in_lane2[7]),
        .Q(DRPADDR_IN_LANE2[7]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[8] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in_lane2[8]_i_2_n_0 ),
        .D(drpaddr_in_lane2[8]),
        .Q(DRPADDR_IN_LANE2[8]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_reg[0] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in[8]_i_2_n_0 ),
        .D(drpaddr_in[0]),
        .Q(DRPADDR_IN[0]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[1] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in[8]_i_2_n_0 ),
        .D(drpaddr_in[1]),
        .Q(DRPADDR_IN[1]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[2] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in[8]_i_2_n_0 ),
        .D(drpaddr_in[2]),
        .Q(DRPADDR_IN[2]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[3] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in[8]_i_2_n_0 ),
        .D(drpaddr_in[3]),
        .Q(DRPADDR_IN[3]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[4] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in[8]_i_2_n_0 ),
        .D(drpaddr_in[4]),
        .Q(DRPADDR_IN[4]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[5] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in[8]_i_2_n_0 ),
        .D(drpaddr_in[5]),
        .Q(DRPADDR_IN[5]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[6] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in[8]_i_2_n_0 ),
        .D(drpaddr_in[6]),
        .Q(DRPADDR_IN[6]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[7] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in[8]_i_2_n_0 ),
        .D(drpaddr_in[7]),
        .Q(DRPADDR_IN[7]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[8] 
       (.C(drp_clk_in),
        .CE(\drpaddr_in[8]_i_2_n_0 ),
        .D(drpaddr_in[8]),
        .Q(DRPADDR_IN[8]),
        .R(u_rst_sync_RESET_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(s_axi_wready_0),
        .O(drpdi_in));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane1[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(s_axi_wready_lane1_1),
        .O(drpdi_in_lane1));
  FDRE \drpdi_in_lane1_reg[0] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[0] ),
        .Q(DRPDI_IN_LANE1[0]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[10] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[10] ),
        .Q(DRPDI_IN_LANE1[10]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[11] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[11] ),
        .Q(DRPDI_IN_LANE1[11]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[12] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[12] ),
        .Q(DRPDI_IN_LANE1[12]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[13] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[13] ),
        .Q(DRPDI_IN_LANE1[13]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[14] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[14] ),
        .Q(DRPDI_IN_LANE1[14]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[15] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[15] ),
        .Q(DRPDI_IN_LANE1[15]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[1] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[1] ),
        .Q(DRPDI_IN_LANE1[1]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[2] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[2] ),
        .Q(DRPDI_IN_LANE1[2]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[3] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[3] ),
        .Q(DRPDI_IN_LANE1[3]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[4] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[4] ),
        .Q(DRPDI_IN_LANE1[4]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[5] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[5] ),
        .Q(DRPDI_IN_LANE1[5]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[6] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[6] ),
        .Q(DRPDI_IN_LANE1[6]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[7] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[7] ),
        .Q(DRPDI_IN_LANE1[7]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[8] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[8] ),
        .Q(DRPDI_IN_LANE1[8]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[9] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[9] ),
        .Q(DRPDI_IN_LANE1[9]),
        .R(reset));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane2[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_2),
        .O(drpdi_in_lane2));
  FDRE \drpdi_in_lane2_reg[0] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[0] ),
        .Q(DRPDI_IN_LANE2[0]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[10] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[10] ),
        .Q(DRPDI_IN_LANE2[10]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[11] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[11] ),
        .Q(DRPDI_IN_LANE2[11]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[12] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[12] ),
        .Q(DRPDI_IN_LANE2[12]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[13] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[13] ),
        .Q(DRPDI_IN_LANE2[13]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[14] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[14] ),
        .Q(DRPDI_IN_LANE2[14]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[15] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[15] ),
        .Q(DRPDI_IN_LANE2[15]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[1] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[1] ),
        .Q(DRPDI_IN_LANE2[1]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[2] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[2] ),
        .Q(DRPDI_IN_LANE2[2]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[3] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[3] ),
        .Q(DRPDI_IN_LANE2[3]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[4] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[4] ),
        .Q(DRPDI_IN_LANE2[4]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[5] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[5] ),
        .Q(DRPDI_IN_LANE2[5]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[6] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[6] ),
        .Q(DRPDI_IN_LANE2[6]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[7] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[7] ),
        .Q(DRPDI_IN_LANE2[7]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[8] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[8] ),
        .Q(DRPDI_IN_LANE2[8]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[9] 
       (.C(drp_clk_in),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[9] ),
        .Q(DRPDI_IN_LANE2[9]),
        .R(reset));
  FDRE \drpdi_in_reg[0] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[0] ),
        .Q(DRPDI_IN[0]),
        .R(reset));
  FDRE \drpdi_in_reg[10] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[10] ),
        .Q(DRPDI_IN[10]),
        .R(reset));
  FDRE \drpdi_in_reg[11] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[11] ),
        .Q(DRPDI_IN[11]),
        .R(reset));
  FDRE \drpdi_in_reg[12] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[12] ),
        .Q(DRPDI_IN[12]),
        .R(reset));
  FDRE \drpdi_in_reg[13] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[13] ),
        .Q(DRPDI_IN[13]),
        .R(reset));
  FDRE \drpdi_in_reg[14] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[14] ),
        .Q(DRPDI_IN[14]),
        .R(reset));
  FDRE \drpdi_in_reg[15] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[15] ),
        .Q(DRPDI_IN[15]),
        .R(reset));
  FDRE \drpdi_in_reg[1] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[1] ),
        .Q(DRPDI_IN[1]),
        .R(reset));
  FDRE \drpdi_in_reg[2] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[2] ),
        .Q(DRPDI_IN[2]),
        .R(reset));
  FDRE \drpdi_in_reg[3] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[3] ),
        .Q(DRPDI_IN[3]),
        .R(reset));
  FDRE \drpdi_in_reg[4] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[4] ),
        .Q(DRPDI_IN[4]),
        .R(reset));
  FDRE \drpdi_in_reg[5] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[5] ),
        .Q(DRPDI_IN[5]),
        .R(reset));
  FDRE \drpdi_in_reg[6] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[6] ),
        .Q(DRPDI_IN[6]),
        .R(reset));
  FDRE \drpdi_in_reg[7] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[7] ),
        .Q(DRPDI_IN[7]),
        .R(reset));
  FDRE \drpdi_in_reg[8] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[8] ),
        .Q(DRPDI_IN[8]),
        .R(reset));
  FDRE \drpdi_in_reg[9] 
       (.C(drp_clk_in),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[9] ),
        .Q(DRPDI_IN[9]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[0] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[0]),
        .Q(drpdo_out_lane1[0]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[10] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[10]),
        .Q(drpdo_out_lane1[10]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[11] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[11]),
        .Q(drpdo_out_lane1[11]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[12] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[12]),
        .Q(drpdo_out_lane1[12]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[13] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[13]),
        .Q(drpdo_out_lane1[13]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[14] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[14]),
        .Q(drpdo_out_lane1[14]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[15] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[15]),
        .Q(drpdo_out_lane1[15]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[1] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[1]),
        .Q(drpdo_out_lane1[1]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[2] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[2]),
        .Q(drpdo_out_lane1[2]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[3] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[3]),
        .Q(drpdo_out_lane1[3]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[4] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[4]),
        .Q(drpdo_out_lane1[4]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[5] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[5]),
        .Q(drpdo_out_lane1[5]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[6] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[6]),
        .Q(drpdo_out_lane1[6]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[7] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[7]),
        .Q(drpdo_out_lane1[7]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[8] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[8]),
        .Q(drpdo_out_lane1[8]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[9] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE1[9]),
        .Q(drpdo_out_lane1[9]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[0] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[0]),
        .Q(drpdo_out_lane2[0]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[10] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[10]),
        .Q(drpdo_out_lane2[10]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[11] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[11]),
        .Q(drpdo_out_lane2[11]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[12] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[12]),
        .Q(drpdo_out_lane2[12]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[13] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[13]),
        .Q(drpdo_out_lane2[13]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[14] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[14]),
        .Q(drpdo_out_lane2[14]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[15] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[15]),
        .Q(drpdo_out_lane2[15]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[1] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[1]),
        .Q(drpdo_out_lane2[1]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[2] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[2]),
        .Q(drpdo_out_lane2[2]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[3] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[3]),
        .Q(drpdo_out_lane2[3]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[4] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[4]),
        .Q(drpdo_out_lane2[4]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[5] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[5]),
        .Q(drpdo_out_lane2[5]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[6] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[6]),
        .Q(drpdo_out_lane2[6]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[7] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[7]),
        .Q(drpdo_out_lane2[7]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[8] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[8]),
        .Q(drpdo_out_lane2[8]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[9] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT_LANE2[9]),
        .Q(drpdo_out_lane2[9]),
        .R(reset));
  FDRE \drpdo_out_reg[0] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[0]),
        .Q(drpdo_out[0]),
        .R(reset));
  FDRE \drpdo_out_reg[10] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[10]),
        .Q(drpdo_out[10]),
        .R(reset));
  FDRE \drpdo_out_reg[11] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[11]),
        .Q(drpdo_out[11]),
        .R(reset));
  FDRE \drpdo_out_reg[12] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[12]),
        .Q(drpdo_out[12]),
        .R(reset));
  FDRE \drpdo_out_reg[13] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[13]),
        .Q(drpdo_out[13]),
        .R(reset));
  FDRE \drpdo_out_reg[14] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[14]),
        .Q(drpdo_out[14]),
        .R(reset));
  FDRE \drpdo_out_reg[15] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[15]),
        .Q(drpdo_out[15]),
        .R(reset));
  FDRE \drpdo_out_reg[1] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[1]),
        .Q(drpdo_out[1]),
        .R(reset));
  FDRE \drpdo_out_reg[2] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[2]),
        .Q(drpdo_out[2]),
        .R(reset));
  FDRE \drpdo_out_reg[3] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[3]),
        .Q(drpdo_out[3]),
        .R(reset));
  FDRE \drpdo_out_reg[4] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[4]),
        .Q(drpdo_out[4]),
        .R(reset));
  FDRE \drpdo_out_reg[5] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[5]),
        .Q(drpdo_out[5]),
        .R(reset));
  FDRE \drpdo_out_reg[6] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[6]),
        .Q(drpdo_out[6]),
        .R(reset));
  FDRE \drpdo_out_reg[7] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[7]),
        .Q(drpdo_out[7]),
        .R(reset));
  FDRE \drpdo_out_reg[8] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[8]),
        .Q(drpdo_out[8]),
        .R(reset));
  FDRE \drpdo_out_reg[9] 
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPDO_OUT[9]),
        .Q(drpdo_out[9]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_0),
        .I2(tx_done),
        .I3(p_0_in18_in),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I5(gt0_drpen_in),
        .O(drpen_in_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane1_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_1),
        .I2(tx_done_lane1),
        .I3(p_0_in14_in),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I5(gt1_drpen_in),
        .O(drpen_in_lane1_i_1_n_0));
  FDRE drpen_in_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(drpen_in_lane1_i_1_n_0),
        .Q(gt1_drpen_in),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane2_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_2),
        .I2(tx_done_lane2),
        .I3(p_0_in10_in),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I5(gt2_drpen_in),
        .O(drpen_in_lane2_i_1_n_0));
  FDRE drpen_in_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(drpen_in_lane2_i_1_n_0),
        .Q(gt2_drpen_in),
        .R(reset));
  FDRE drpen_in_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(drpen_in_i_1_n_0),
        .Q(gt0_drpen_in),
        .R(reset));
  FDRE drprdy_out_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPRDY_OUT_LANE1),
        .Q(drprdy_out_lane1),
        .R(reset));
  FDRE drprdy_out_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPRDY_OUT_LANE2),
        .Q(drprdy_out_lane2),
        .R(reset));
  FDRE drprdy_out_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(DRPRDY_OUT),
        .Q(drprdy_out),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I2(s_axi_wready_0),
        .I3(p_0_in18_in),
        .I4(tx_done),
        .I5(gt0_drpwe_in),
        .O(drpwe_in_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane1_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_wready_lane1_1),
        .I3(p_0_in14_in),
        .I4(tx_done_lane1),
        .I5(gt1_drpwe_in),
        .O(drpwe_in_lane1_i_1_n_0));
  FDRE drpwe_in_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(drpwe_in_lane1_i_1_n_0),
        .Q(gt1_drpwe_in),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane2_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_2),
        .I2(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I3(p_0_in10_in),
        .I4(tx_done_lane2),
        .I5(gt2_drpwe_in),
        .O(drpwe_in_lane2_i_1_n_0));
  FDRE drpwe_in_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(drpwe_in_lane2_i_1_n_0),
        .Q(gt2_drpwe_in),
        .R(reset));
  FDRE drpwe_in_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(drpwe_in_i_1_n_0),
        .Q(gt0_drpwe_in),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_i_1
       (.I0(rd_req0),
        .I1(wr_req),
        .I2(rd_req),
        .O(rd_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_i_2
       (.I0(s_axi_wready_0),
        .I1(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid_3),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_arvalid),
        .O(rd_req0));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane1_i_1
       (.I0(rd_req_lane10),
        .I1(wr_req_lane1),
        .I2(rd_req_lane1),
        .O(rd_req_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane1_i_2
       (.I0(s_axi_wready_lane1_1),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_awvalid_lane1),
        .I3(s_axi_arvalid_lane1_4),
        .I4(s_axi_awready_lane1_reg_n_0),
        .I5(s_axi_arvalid_lane1),
        .O(rd_req_lane10));
  FDRE rd_req_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(rd_req_lane1_i_1_n_0),
        .Q(rd_req_lane1),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane2_i_1
       (.I0(rd_req_lane20),
        .I1(wr_req_lane2),
        .I2(rd_req_lane2),
        .O(rd_req_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane2_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_awvalid_lane2),
        .I3(s_axi_arvalid_lane2_5),
        .I4(s_axi_awready_lane2_reg_n_0),
        .I5(s_axi_arvalid_lane2),
        .O(rd_req_lane20));
  FDRE rd_req_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(rd_req_lane2_i_1_n_0),
        .Q(rd_req_lane2),
        .R(reset));
  FDRE rd_req_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(rd_req_i_1_n_0),
        .Q(rd_req),
        .R(reset));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ready_det_r_i_2
       (.I0(s_axi_rready),
        .I1(rd_req),
        .I2(s_axi_bready),
        .I3(wr_req_reg_n_0),
        .I4(ready_det_r_reg_n_0),
        .O(ready_det));
  FDRE ready_det_r_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(u_rst_sync_RESET_n_7),
        .Q(ready_det_r_reg_n_0),
        .R(1'b0));
  FDRE \s_axi_araddr_lane1_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[8]),
        .Q(s_axi_araddr_lane1_13[10]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[0]),
        .Q(s_axi_araddr_lane1_13[2]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[1]),
        .Q(s_axi_araddr_lane1_13[3]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[2]),
        .Q(s_axi_araddr_lane1_13[4]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[3]),
        .Q(s_axi_araddr_lane1_13[5]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[4]),
        .Q(s_axi_araddr_lane1_13[6]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[5]),
        .Q(s_axi_araddr_lane1_13[7]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[6]),
        .Q(s_axi_araddr_lane1_13[8]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[7]),
        .Q(s_axi_araddr_lane1_13[9]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[8]),
        .Q(s_axi_araddr_lane2_15[10]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[0]),
        .Q(s_axi_araddr_lane2_15[2]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[1]),
        .Q(s_axi_araddr_lane2_15[3]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[2]),
        .Q(s_axi_araddr_lane2_15[4]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[3]),
        .Q(s_axi_araddr_lane2_15[5]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[4]),
        .Q(s_axi_araddr_lane2_15[6]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[5]),
        .Q(s_axi_araddr_lane2_15[7]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[6]),
        .Q(s_axi_araddr_lane2_15[8]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[7]),
        .Q(s_axi_araddr_lane2_15[9]),
        .R(reset));
  FDRE \s_axi_araddr_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[8]),
        .Q(in10[8]),
        .R(reset));
  FDRE \s_axi_araddr_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[0]),
        .Q(in10[0]),
        .R(reset));
  FDRE \s_axi_araddr_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[1]),
        .Q(in10[1]),
        .R(reset));
  FDRE \s_axi_araddr_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[2]),
        .Q(in10[2]),
        .R(reset));
  FDRE \s_axi_araddr_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[3]),
        .Q(in10[3]),
        .R(reset));
  FDRE \s_axi_araddr_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[4]),
        .Q(in10[4]),
        .R(reset));
  FDRE \s_axi_araddr_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[5]),
        .Q(in10[5]),
        .R(reset));
  FDRE \s_axi_araddr_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[6]),
        .Q(in10[6]),
        .R(reset));
  FDRE \s_axi_araddr_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[7]),
        .Q(in10[7]),
        .R(reset));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid_3),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I5(s_axi_wready_0),
        .O(s_axi_arready));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane1_INST_0
       (.I0(s_axi_awready_lane1_reg_n_0),
        .I1(s_axi_arvalid_lane1_4),
        .I2(s_axi_arvalid_lane1),
        .I3(s_axi_awvalid_lane1),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I5(s_axi_wready_lane1_1),
        .O(s_axi_arready_lane1));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane2_INST_0
       (.I0(s_axi_awready_lane2_reg_n_0),
        .I1(s_axi_arvalid_lane2_5),
        .I2(s_axi_arvalid_lane2),
        .I3(s_axi_awvalid_lane2),
        .I4(s_axi_wready_lane2_2),
        .I5(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(s_axi_arready_lane2));
  FDRE s_axi_arvalid_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_arvalid_lane1),
        .Q(s_axi_arvalid_lane1_4),
        .R(reset));
  FDRE s_axi_arvalid_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_arvalid_lane2),
        .Q(s_axi_arvalid_lane2_5),
        .R(reset));
  FDRE s_axi_arvalid_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_arvalid),
        .Q(s_axi_arvalid_3),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[8]),
        .Q(s_axi_awaddr_lane1_12[10]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[0]),
        .Q(s_axi_awaddr_lane1_12[2]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[1]),
        .Q(s_axi_awaddr_lane1_12[3]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[2]),
        .Q(s_axi_awaddr_lane1_12[4]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[3]),
        .Q(s_axi_awaddr_lane1_12[5]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[4]),
        .Q(s_axi_awaddr_lane1_12[6]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[5]),
        .Q(s_axi_awaddr_lane1_12[7]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[6]),
        .Q(s_axi_awaddr_lane1_12[8]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[7]),
        .Q(s_axi_awaddr_lane1_12[9]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[8]),
        .Q(s_axi_awaddr_lane2_14[10]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[0]),
        .Q(s_axi_awaddr_lane2_14[2]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[1]),
        .Q(s_axi_awaddr_lane2_14[3]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[2]),
        .Q(s_axi_awaddr_lane2_14[4]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[3]),
        .Q(s_axi_awaddr_lane2_14[5]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[4]),
        .Q(s_axi_awaddr_lane2_14[6]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[5]),
        .Q(s_axi_awaddr_lane2_14[7]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[6]),
        .Q(s_axi_awaddr_lane2_14[8]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[7]),
        .Q(s_axi_awaddr_lane2_14[9]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[8]),
        .Q(in9[8]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[0]),
        .Q(in9[0]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[1]),
        .Q(in9[1]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[2]),
        .Q(in9[2]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[3]),
        .Q(in9[3]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[4]),
        .Q(in9[4]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[5]),
        .Q(in9[5]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[6]),
        .Q(in9[6]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[7]),
        .Q(in9[7]),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid),
        .I2(s_axi_arvalid_3),
        .I3(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I4(s_axi_wready_0),
        .O(s_axi_awready));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_i_1
       (.I0(wr_req_reg_n_0),
        .I1(rd_req),
        .I2(wr_req),
        .I3(s_axi_awready_reg_n_0),
        .O(s_axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane1_INST_0
       (.I0(s_axi_awready_lane1_reg_n_0),
        .I1(s_axi_arvalid_lane1),
        .I2(s_axi_arvalid_lane1_4),
        .I3(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I4(s_axi_wready_lane1_1),
        .O(s_axi_awready_lane1));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane1_i_1
       (.I0(wr_req_lane1_reg_n_0),
        .I1(rd_req_lane1),
        .I2(wr_req_lane1),
        .I3(s_axi_awready_lane1_reg_n_0),
        .O(s_axi_awready_lane1_i_1_n_0));
  FDRE s_axi_awready_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_awready_lane1_i_1_n_0),
        .Q(s_axi_awready_lane1_reg_n_0),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane2_INST_0
       (.I0(s_axi_awready_lane2_reg_n_0),
        .I1(s_axi_arvalid_lane2_5),
        .I2(s_axi_arvalid_lane2),
        .I3(s_axi_wready_lane2_2),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(s_axi_awready_lane2));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane2_i_1
       (.I0(wr_req_lane2_reg_n_0),
        .I1(rd_req_lane2),
        .I2(wr_req_lane2),
        .I3(s_axi_awready_lane2_reg_n_0),
        .O(s_axi_awready_lane2_i_1_n_0));
  FDRE s_axi_awready_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_awready_lane2_i_1_n_0),
        .Q(s_axi_awready_lane2_reg_n_0),
        .R(reset));
  FDRE s_axi_awready_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_awready_i_1_n_0),
        .Q(s_axi_awready_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_INST_0
       (.I0(s_axi_bvalid_6),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_bvalid));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_bvalid_6),
        .I3(wr_req_reg_n_0),
        .I4(drprdy_out),
        .O(s_axi_bvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane1_INST_0
       (.I0(s_axi_bvalid_lane1_7),
        .I1(tx_done_lane1),
        .I2(tx_done_lane1_r),
        .O(s_axi_bvalid_lane1));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane1_i_1
       (.I0(tx_done_lane1_r),
        .I1(tx_done_lane1),
        .I2(s_axi_bvalid_lane1_7),
        .I3(wr_req_lane1_reg_n_0),
        .I4(drprdy_out_lane1),
        .O(s_axi_bvalid_lane1_i_1_n_0));
  FDRE s_axi_bvalid_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_bvalid_lane1_i_1_n_0),
        .Q(s_axi_bvalid_lane1_7),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane2_INST_0
       (.I0(s_axi_bvalid_lane2_8),
        .I1(tx_done_lane2),
        .I2(tx_done_lane2_r),
        .O(s_axi_bvalid_lane2));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane2_i_1
       (.I0(tx_done_lane2_r),
        .I1(tx_done_lane2),
        .I2(s_axi_bvalid_lane2_8),
        .I3(wr_req_lane2_reg_n_0),
        .I4(drprdy_out_lane2),
        .O(s_axi_bvalid_lane2_i_1_n_0));
  FDRE s_axi_bvalid_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_bvalid_lane2_i_1_n_0),
        .Q(s_axi_bvalid_lane2_8),
        .R(reset));
  FDRE s_axi_bvalid_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_bvalid_i_1_n_0),
        .Q(s_axi_bvalid_6),
        .R(reset));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata[15]_i_2 
       (.I0(drprdy_out),
        .I1(s_axi_rvalid_9),
        .O(s_axi_rdata0));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane1[15]_i_2 
       (.I0(drprdy_out_lane1),
        .I1(s_axi_rvalid_lane1_10),
        .O(s_axi_rdata_lane10));
  FDRE \s_axi_rdata_lane1_reg[0] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[0]),
        .Q(s_axi_rdata_lane1[0]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[10]),
        .Q(s_axi_rdata_lane1[10]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[11] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[11]),
        .Q(s_axi_rdata_lane1[11]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[12] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[12]),
        .Q(s_axi_rdata_lane1[12]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[13] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[13]),
        .Q(s_axi_rdata_lane1[13]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[14] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[14]),
        .Q(s_axi_rdata_lane1[14]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[15] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[15]),
        .Q(s_axi_rdata_lane1[15]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[1] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[1]),
        .Q(s_axi_rdata_lane1[1]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[2]),
        .Q(s_axi_rdata_lane1[2]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[3]),
        .Q(s_axi_rdata_lane1[3]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[4]),
        .Q(s_axi_rdata_lane1[4]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[5]),
        .Q(s_axi_rdata_lane1[5]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[6]),
        .Q(s_axi_rdata_lane1[6]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[7]),
        .Q(s_axi_rdata_lane1[7]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[8]),
        .Q(s_axi_rdata_lane1[8]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[9]),
        .Q(s_axi_rdata_lane1[9]),
        .R(u_rst_sync_RESET_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane2[15]_i_2 
       (.I0(drprdy_out_lane2),
        .I1(s_axi_rvalid_lane2_11),
        .O(s_axi_rdata_lane20));
  FDRE \s_axi_rdata_lane2_reg[0] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[0]),
        .Q(s_axi_rdata_lane2[0]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[10]),
        .Q(s_axi_rdata_lane2[10]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[11] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[11]),
        .Q(s_axi_rdata_lane2[11]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[12] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[12]),
        .Q(s_axi_rdata_lane2[12]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[13] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[13]),
        .Q(s_axi_rdata_lane2[13]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[14] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[14]),
        .Q(s_axi_rdata_lane2[14]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[15] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[15]),
        .Q(s_axi_rdata_lane2[15]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[1] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[1]),
        .Q(s_axi_rdata_lane2[1]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[2]),
        .Q(s_axi_rdata_lane2[2]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[3]),
        .Q(s_axi_rdata_lane2[3]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[4]),
        .Q(s_axi_rdata_lane2[4]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[5]),
        .Q(s_axi_rdata_lane2[5]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[6]),
        .Q(s_axi_rdata_lane2[6]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[7]),
        .Q(s_axi_rdata_lane2[7]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[8]),
        .Q(s_axi_rdata_lane2[8]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[9]),
        .Q(s_axi_rdata_lane2[9]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_reg[0] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[0]),
        .Q(s_axi_rdata[0]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[10]),
        .Q(s_axi_rdata[10]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[11] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[11]),
        .Q(s_axi_rdata[11]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[12] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[12]),
        .Q(s_axi_rdata[12]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[13] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[13]),
        .Q(s_axi_rdata[13]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[14] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[14]),
        .Q(s_axi_rdata[14]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[15] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[15]),
        .Q(s_axi_rdata[15]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[1] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[1]),
        .Q(s_axi_rdata[1]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[2]),
        .Q(s_axi_rdata[2]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[3]),
        .Q(s_axi_rdata[3]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[4]),
        .Q(s_axi_rdata[4]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[5]),
        .Q(s_axi_rdata[5]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[6]),
        .Q(s_axi_rdata[6]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[7]),
        .Q(s_axi_rdata[7]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[8]),
        .Q(s_axi_rdata[8]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_rdata0),
        .D(drpdo_out[9]),
        .Q(s_axi_rdata[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_INST_0
       (.I0(s_axi_rvalid_9),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_rvalid));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_rvalid_9),
        .I3(rd_req),
        .I4(drprdy_out),
        .O(s_axi_rvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane1_INST_0
       (.I0(s_axi_rvalid_lane1_10),
        .I1(tx_done_lane1),
        .I2(tx_done_lane1_r),
        .O(s_axi_rvalid_lane1));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane1_i_1
       (.I0(tx_done_lane1_r),
        .I1(tx_done_lane1),
        .I2(s_axi_rvalid_lane1_10),
        .I3(rd_req_lane1),
        .I4(drprdy_out_lane1),
        .O(s_axi_rvalid_lane1_i_1_n_0));
  FDRE s_axi_rvalid_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_rvalid_lane1_i_1_n_0),
        .Q(s_axi_rvalid_lane1_10),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane2_INST_0
       (.I0(s_axi_rvalid_lane2_11),
        .I1(tx_done_lane2),
        .I2(tx_done_lane2_r),
        .O(s_axi_rvalid_lane2));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane2_i_1
       (.I0(tx_done_lane2_r),
        .I1(tx_done_lane2),
        .I2(s_axi_rvalid_lane2_11),
        .I3(rd_req_lane2),
        .I4(drprdy_out_lane2),
        .O(s_axi_rvalid_lane2_i_1_n_0));
  FDRE s_axi_rvalid_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_rvalid_lane2_i_1_n_0),
        .Q(s_axi_rvalid_lane2_11),
        .R(reset));
  FDRE s_axi_rvalid_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_rvalid_i_1_n_0),
        .Q(s_axi_rvalid_9),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[0] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[0]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[10]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[11] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[11]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[12] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[12]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[13] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[13]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[14] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[14]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[15] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[15]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[1] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[1]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[2]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[3]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[4]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[5]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[6]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[7]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[8]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[9]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[0] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[0]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[10]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[11] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[11]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[12] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[12]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[13] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[13]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[14] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[14]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[15] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[15]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[1] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[1]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[2]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[3]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[4]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[5]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[6]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[7]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[8]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[9]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[0] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[0]),
        .Q(\s_axi_wdata_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[10] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[10]),
        .Q(\s_axi_wdata_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[11] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[11]),
        .Q(\s_axi_wdata_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[12] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[12]),
        .Q(\s_axi_wdata_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[13] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[13]),
        .Q(\s_axi_wdata_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[14] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[14]),
        .Q(\s_axi_wdata_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[15] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[15]),
        .Q(\s_axi_wdata_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[1] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[1]),
        .Q(\s_axi_wdata_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[2] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[2]),
        .Q(\s_axi_wdata_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[3] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[3]),
        .Q(\s_axi_wdata_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[4] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[4]),
        .Q(\s_axi_wdata_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[5] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[5]),
        .Q(\s_axi_wdata_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[6] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[6]),
        .Q(\s_axi_wdata_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[7] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[7]),
        .Q(\s_axi_wdata_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[8] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[8]),
        .Q(\s_axi_wdata_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[9] 
       (.C(drp_clk_in),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[9]),
        .Q(\s_axi_wdata_reg_n_0_[9] ),
        .R(reset));
  FDRE s_axi_wready_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_wready_lane1_1),
        .Q(s_axi_wready_lane1),
        .R(reset));
  FDRE s_axi_wready_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_wready_lane2_2),
        .Q(s_axi_wready_lane2),
        .R(reset));
  FDRE s_axi_wready_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(s_axi_wready_0),
        .Q(s_axi_wready),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    tx_done_i_1
       (.I0(drprdy_out),
        .I1(ready_det),
        .I2(tx_done),
        .O(tx_done_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane1_i_1
       (.I0(drprdy_out_lane1),
        .I1(tx_done_lane1_i_2_n_0),
        .I2(tx_done_lane1),
        .O(tx_done_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane1_i_2
       (.I0(drprdy_out_lane1),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane1_reg_n_0),
        .I3(s_axi_bready_lane1),
        .I4(rd_req_lane1),
        .I5(s_axi_rready_lane1),
        .O(tx_done_lane1_i_2_n_0));
  FDRE tx_done_lane1_r_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(tx_done_lane1),
        .Q(tx_done_lane1_r),
        .R(1'b0));
  FDRE tx_done_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(tx_done_lane1_i_1_n_0),
        .Q(tx_done_lane1),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane2_i_1
       (.I0(drprdy_out_lane2),
        .I1(tx_done_lane2_i_2_n_0),
        .I2(tx_done_lane2),
        .O(tx_done_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane2_i_2
       (.I0(drprdy_out_lane2),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane2_reg_n_0),
        .I3(s_axi_bready_lane2),
        .I4(rd_req_lane2),
        .I5(s_axi_rready_lane2),
        .O(tx_done_lane2_i_2_n_0));
  FDRE tx_done_lane2_r_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(tx_done_lane2),
        .Q(tx_done_lane2_r),
        .R(1'b0));
  FDRE tx_done_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(tx_done_lane2_i_1_n_0),
        .Q(tx_done_lane2),
        .R(reset));
  FDRE tx_done_r_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(tx_done),
        .Q(tx_done_r),
        .R(1'b0));
  FDRE tx_done_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(tx_done_i_1_n_0),
        .Q(tx_done),
        .R(reset));
  aurora_64b66b_0_rst_sync_6 u_rst_sync_RESET
       (.Q({s_axi_wready_0,\FSM_onehot_AXI_STATE_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_reg_n_0_[2] ,p_0_in18_in,wr_req}),
        .RESET(RESET),
        .SR(u_rst_sync_RESET_n_1),
        .drp_clk_in(drp_clk_in),
        .\drpaddr_in_lane1_reg[0] ({s_axi_wready_lane1_1,\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ,p_0_in14_in}),
        .\drpaddr_in_lane2_reg[0] ({s_axi_wready_lane2_2,\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ,p_0_in10_in}),
        .drprdy_out(drprdy_out),
        .drprdy_out_lane1(drprdy_out_lane1),
        .drprdy_out_lane2(drprdy_out_lane2),
        .ready_det(ready_det),
        .ready_det_r_reg(ready_det_r_reg_n_0),
        .reset(reset),
        .\s_axi_rdata_lane1_reg[15] (s_axi_rvalid_lane1_10),
        .\s_axi_rdata_lane2_reg[15] (s_axi_rvalid_lane2_11),
        .\s_axi_rdata_reg[0] (s_axi_rvalid_9),
        .stg5_reg_0(p_0_in),
        .stg5_reg_1(u_rst_sync_RESET_n_3),
        .stg5_reg_2(u_rst_sync_RESET_n_4),
        .stg5_reg_3(u_rst_sync_RESET_n_5),
        .stg5_reg_4(u_rst_sync_RESET_n_6),
        .stg5_reg_5(u_rst_sync_RESET_n_7),
        .tx_done(tx_done),
        .tx_done_lane1(tx_done_lane1),
        .tx_done_lane1_r(tx_done_lane1_r),
        .tx_done_lane2(tx_done_lane2),
        .tx_done_lane2_r(tx_done_lane2_r),
        .tx_done_r(tx_done_r));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_i_1
       (.I0(wr_req0),
        .I1(wr_req),
        .I2(wr_req_reg_n_0),
        .O(wr_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_i_2
       (.I0(s_axi_wready_0),
        .I1(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I2(s_axi_arvalid_3),
        .I3(s_axi_arvalid),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_awvalid),
        .O(wr_req0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane1_i_1
       (.I0(wr_req_lane10),
        .I1(wr_req_lane1),
        .I2(wr_req_lane1_reg_n_0),
        .O(wr_req_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane1_i_2
       (.I0(s_axi_wready_lane1_1),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_arvalid_lane1_4),
        .I3(s_axi_arvalid_lane1),
        .I4(s_axi_awready_lane1_reg_n_0),
        .I5(s_axi_awvalid_lane1),
        .O(wr_req_lane10));
  FDRE wr_req_lane1_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(wr_req_lane1_i_1_n_0),
        .Q(wr_req_lane1_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane2_i_1
       (.I0(wr_req_lane20),
        .I1(wr_req_lane2),
        .I2(wr_req_lane2_reg_n_0),
        .O(wr_req_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane2_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_arvalid_lane2),
        .I3(s_axi_arvalid_lane2_5),
        .I4(s_axi_awready_lane2_reg_n_0),
        .I5(s_axi_awvalid_lane2),
        .O(wr_req_lane20));
  FDRE wr_req_lane2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(wr_req_lane2_i_1_n_0),
        .Q(wr_req_lane2_reg_n_0),
        .R(reset));
  FDRE wr_req_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(wr_req_i_1_n_0),
        .Q(wr_req_reg_n_0),
        .R(reset));
endmodule

module aurora_64b66b_0_BLOCK_SYNC_SM
   (D,
    system_reset_r2,
    blocksync_out_i,
    blocksync_all_lanes_inrxclk,
    out,
    SR,
    rxheadervalid_i,
    Q,
    blocksync_out_lane1_i,
    blocksync_out_lane2_i);
  output [0:0]D;
  output system_reset_r2;
  output blocksync_out_i;
  output blocksync_all_lanes_inrxclk;
  input out;
  input [0:0]SR;
  input rxheadervalid_i;
  input [1:0]Q;
  input blocksync_out_lane1_i;
  input blocksync_out_lane2_i;

  wire BLOCKSYNC_OUT_i_1_n_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_2_n_0;
  wire RXGEARBOXSLIP_OUT_i_3_n_0;
  wire RXGEARBOXSLIP_OUT_i_5_n_0;
  wire RXGEARBOXSLIP_OUT_i_6_n_0;
  wire RXGEARBOXSLIP_OUT_i_7_n_0;
  wire RXGEARBOXSLIP_OUT_i_8_n_0;
  wire [0:0]SR;
  wire begin_r;
  wire begin_r_i_2__2_n_0;
  wire begin_r_i_3_n_0;
  wire begin_r_i_4_n_0;
  wire blocksync_all_lanes_inrxclk;
  wire blocksync_out_i;
  wire blocksync_out_lane1_i;
  wire blocksync_out_lane2_i;
  wire data2;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire out;
  wire p_0_in;
  wire [9:0]p_0_in__3;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_i;
  wire sh_count_equals_max_i__14;
  wire sh_invalid_cnt_equals_zero_i__4;
  wire sh_invalid_r_i_2_n_0;
  wire slip_pulse_i;
  wire sync_done_r;
  wire sync_done_r_i_3_n_0;
  wire sync_done_r_i_4_n_0;
  wire sync_header_count_i0;
  wire \sync_header_count_i[0]_i_3_n_0 ;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_count_i_reg[0]_i_2_n_0 ;
  wire \sync_header_count_i_reg[0]_i_2_n_1 ;
  wire \sync_header_count_i_reg[0]_i_2_n_2 ;
  wire \sync_header_count_i_reg[0]_i_2_n_3 ;
  wire \sync_header_count_i_reg[0]_i_2_n_4 ;
  wire \sync_header_count_i_reg[0]_i_2_n_5 ;
  wire \sync_header_count_i_reg[0]_i_2_n_6 ;
  wire \sync_header_count_i_reg[0]_i_2_n_7 ;
  wire \sync_header_count_i_reg[12]_i_1_n_1 ;
  wire \sync_header_count_i_reg[12]_i_1_n_2 ;
  wire \sync_header_count_i_reg[12]_i_1_n_3 ;
  wire \sync_header_count_i_reg[12]_i_1_n_4 ;
  wire \sync_header_count_i_reg[12]_i_1_n_5 ;
  wire \sync_header_count_i_reg[12]_i_1_n_6 ;
  wire \sync_header_count_i_reg[12]_i_1_n_7 ;
  wire \sync_header_count_i_reg[4]_i_1_n_0 ;
  wire \sync_header_count_i_reg[4]_i_1_n_1 ;
  wire \sync_header_count_i_reg[4]_i_1_n_2 ;
  wire \sync_header_count_i_reg[4]_i_1_n_3 ;
  wire \sync_header_count_i_reg[4]_i_1_n_4 ;
  wire \sync_header_count_i_reg[4]_i_1_n_5 ;
  wire \sync_header_count_i_reg[4]_i_1_n_6 ;
  wire \sync_header_count_i_reg[4]_i_1_n_7 ;
  wire \sync_header_count_i_reg[8]_i_1_n_0 ;
  wire \sync_header_count_i_reg[8]_i_1_n_1 ;
  wire \sync_header_count_i_reg[8]_i_1_n_2 ;
  wire \sync_header_count_i_reg[8]_i_1_n_3 ;
  wire \sync_header_count_i_reg[8]_i_1_n_4 ;
  wire \sync_header_count_i_reg[8]_i_1_n_5 ;
  wire \sync_header_count_i_reg[8]_i_1_n_6 ;
  wire \sync_header_count_i_reg[8]_i_1_n_7 ;
  wire \sync_header_invalid_count_i[9]_i_2_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2_n_0;
  wire [3:3]\NLW_sync_header_count_i_reg[12]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h1110)) 
    BLOCKSYNC_OUT_i_1
       (.I0(p_1_in[1]),
        .I1(system_reset_r2),
        .I2(blocksync_out_i),
        .I3(sync_done_r),
        .O(BLOCKSYNC_OUT_i_1_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1_n_0),
        .Q(blocksync_out_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444000)) 
    RXGEARBOXSLIP_OUT_i_1
       (.I0(p_1_in[1]),
        .I1(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I2(RXGEARBOXSLIP_OUT_i_3_n_0),
        .I3(sh_count_equals_max_i__14),
        .I4(RXGEARBOXSLIP_OUT_i_5_n_0),
        .O(slip_pulse_i));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    RXGEARBOXSLIP_OUT_i_3
       (.I0(p_1_in[3]),
        .I1(begin_r_i_3_n_0),
        .I2(sh_invalid_cnt_equals_zero_i__4),
        .O(RXGEARBOXSLIP_OUT_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    RXGEARBOXSLIP_OUT_i_4
       (.I0(RXGEARBOXSLIP_OUT_i_6_n_0),
        .I1(sync_header_count_i_reg[1]),
        .I2(sync_header_count_i_reg[0]),
        .I3(sync_header_count_i_reg[3]),
        .I4(sync_header_count_i_reg[2]),
        .I5(RXGEARBOXSLIP_OUT_i_7_n_0),
        .O(sh_count_equals_max_i__14));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    RXGEARBOXSLIP_OUT_i_5
       (.I0(p_1_in[2]),
        .I1(begin_r_i_3_n_0),
        .I2(data2),
        .I3(p_1_in[1]),
        .O(RXGEARBOXSLIP_OUT_i_5_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    RXGEARBOXSLIP_OUT_i_6
       (.I0(sync_header_count_i_reg[7]),
        .I1(sync_header_count_i_reg[6]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[5]),
        .O(RXGEARBOXSLIP_OUT_i_6_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    RXGEARBOXSLIP_OUT_i_7
       (.I0(sync_header_count_i_reg[13]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[14]),
        .I3(sync_header_count_i_reg[15]),
        .I4(RXGEARBOXSLIP_OUT_i_8_n_0),
        .O(RXGEARBOXSLIP_OUT_i_7_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    RXGEARBOXSLIP_OUT_i_8
       (.I0(sync_header_count_i_reg[10]),
        .I1(sync_header_count_i_reg[11]),
        .I2(sync_header_count_i_reg[8]),
        .I3(sync_header_count_i_reg[9]),
        .O(RXGEARBOXSLIP_OUT_i_8_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(slip_pulse_i),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBAAAAA)) 
    begin_r_i_1__2
       (.I0(begin_r_i_2__2_n_0),
        .I1(sh_invalid_cnt_equals_zero_i__4),
        .I2(p_1_in[3]),
        .I3(p_1_in[2]),
        .I4(sh_count_equals_max_i__14),
        .I5(begin_r_i_3_n_0),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFDDD)) 
    begin_r_i_2__2
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(sync_done_r),
        .I2(data2),
        .I3(p_1_in[1]),
        .O(begin_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    begin_r_i_3
       (.I0(sync_header_invalid_count_i_reg[1]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[3]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(begin_r_i_4_n_0),
        .I5(blocksync_out_i),
        .O(begin_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    begin_r_i_4
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[7]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .I5(sync_header_invalid_count_i_reg[8]),
        .O(begin_r_i_4_n_0));
  FDSE begin_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    blocksync_all_lanes_inrxclk_q_i_1
       (.I0(blocksync_out_i),
        .I1(blocksync_out_lane1_i),
        .I2(blocksync_out_lane2_i),
        .O(blocksync_all_lanes_inrxclk));
  LUT6 #(
    .INIT(64'h0000000000900000)) 
    sh_invalid_r_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sh_invalid_r_i_2_n_0),
        .I3(sync_done_r),
        .I4(test_sh_r),
        .I5(p_1_in[1]),
        .O(next_sh_invalid_c));
  LUT4 #(
    .INIT(16'h0004)) 
    sh_invalid_r_i_2
       (.I0(begin_r),
        .I1(rxheadervalid_i),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .O(sh_invalid_r_i_2_n_0));
  FDRE sh_invalid_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  LUT6 #(
    .INIT(64'h0000000000600000)) 
    sh_valid_r_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sh_invalid_r_i_2_n_0),
        .I3(sync_done_r),
        .I4(test_sh_r),
        .I5(p_1_in[1]),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAAAAAAAA20000000)) 
    slip_r_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(sh_invalid_cnt_equals_zero_i__4),
        .I2(begin_r_i_3_n_0),
        .I3(p_1_in[3]),
        .I4(sh_count_equals_max_i__14),
        .I5(RXGEARBOXSLIP_OUT_i_5_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1
       (.I0(sh_invalid_cnt_equals_zero_i__4),
        .I1(sync_done_r_i_3_n_0),
        .I2(sh_count_equals_max_i__14),
        .O(next_sync_done_c));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sync_done_r_i_2
       (.I0(sync_done_r_i_4_n_0),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[3]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(sh_invalid_cnt_equals_zero_i__4));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_3
       (.I0(p_1_in[3]),
        .I1(p_1_in[2]),
        .I2(sync_done_r),
        .I3(p_1_in[1]),
        .I4(begin_r),
        .I5(test_sh_r),
        .O(sync_done_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sync_done_r_i_4
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[7]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .I5(sync_header_invalid_count_i_reg[8]),
        .O(sync_done_r_i_4_n_0));
  FDRE sync_done_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[0]_i_1 
       (.I0(p_1_in[3]),
        .I1(p_1_in[2]),
        .O(sync_header_count_i0));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_3 
       (.I0(sync_header_count_i_reg[0]),
        .O(\sync_header_count_i[0]_i_3_n_0 ));
  FDRE \sync_header_count_i_reg[0] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2_n_7 ),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sync_header_count_i_reg[0]_i_2_n_0 ,\sync_header_count_i_reg[0]_i_2_n_1 ,\sync_header_count_i_reg[0]_i_2_n_2 ,\sync_header_count_i_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sync_header_count_i_reg[0]_i_2_n_4 ,\sync_header_count_i_reg[0]_i_2_n_5 ,\sync_header_count_i_reg[0]_i_2_n_6 ,\sync_header_count_i_reg[0]_i_2_n_7 }),
        .S({sync_header_count_i_reg[3:1],\sync_header_count_i[0]_i_3_n_0 }));
  FDRE \sync_header_count_i_reg[10] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1_n_5 ),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1_n_4 ),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1_n_7 ),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[12]_i_1 
       (.CI(\sync_header_count_i_reg[8]_i_1_n_0 ),
        .CO({\NLW_sync_header_count_i_reg[12]_i_1_CO_UNCONNECTED [3],\sync_header_count_i_reg[12]_i_1_n_1 ,\sync_header_count_i_reg[12]_i_1_n_2 ,\sync_header_count_i_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sync_header_count_i_reg[12]_i_1_n_4 ,\sync_header_count_i_reg[12]_i_1_n_5 ,\sync_header_count_i_reg[12]_i_1_n_6 ,\sync_header_count_i_reg[12]_i_1_n_7 }),
        .S(sync_header_count_i_reg[15:12]));
  FDRE \sync_header_count_i_reg[13] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1_n_6 ),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1_n_5 ),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1_n_4 ),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2_n_6 ),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2_n_5 ),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2_n_4 ),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1_n_7 ),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[4]_i_1 
       (.CI(\sync_header_count_i_reg[0]_i_2_n_0 ),
        .CO({\sync_header_count_i_reg[4]_i_1_n_0 ,\sync_header_count_i_reg[4]_i_1_n_1 ,\sync_header_count_i_reg[4]_i_1_n_2 ,\sync_header_count_i_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sync_header_count_i_reg[4]_i_1_n_4 ,\sync_header_count_i_reg[4]_i_1_n_5 ,\sync_header_count_i_reg[4]_i_1_n_6 ,\sync_header_count_i_reg[4]_i_1_n_7 }),
        .S(sync_header_count_i_reg[7:4]));
  FDRE \sync_header_count_i_reg[5] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1_n_6 ),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1_n_5 ),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1_n_4 ),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1_n_7 ),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[8]_i_1 
       (.CI(\sync_header_count_i_reg[4]_i_1_n_0 ),
        .CO({\sync_header_count_i_reg[8]_i_1_n_0 ,\sync_header_count_i_reg[8]_i_1_n_1 ,\sync_header_count_i_reg[8]_i_1_n_2 ,\sync_header_count_i_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sync_header_count_i_reg[8]_i_1_n_4 ,\sync_header_count_i_reg[8]_i_1_n_5 ,\sync_header_count_i_reg[8]_i_1_n_6 ,\sync_header_count_i_reg[8]_i_1_n_7 }),
        .S(sync_header_count_i_reg[11:8]));
  FDRE \sync_header_count_i_reg[9] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1_n_6 ),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_header_invalid_count_i[2]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_header_invalid_count_i[3]_i_1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sync_header_invalid_count_i[4]_i_1 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sync_header_invalid_count_i[5]_i_1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .I5(sync_header_invalid_count_i_reg[5]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sync_header_invalid_count_i[6]_i_1 
       (.I0(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I1(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \sync_header_invalid_count_i[7]_i_1 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \sync_header_invalid_count_i[8]_i_1 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__3[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \sync_header_invalid_count_i[9]_i_1 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .O(p_0_in__3[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sync_header_invalid_count_i[9]_i_2 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .I5(sync_header_invalid_count_i_reg[5]),
        .O(\sync_header_invalid_count_i[9]_i_2_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__3[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  FDRE system_reset_r2_reg
       (.C(out),
        .CE(1'b1),
        .D(system_reset_r),
        .Q(system_reset_r2),
        .R(1'b0));
  FDRE system_reset_r_reg
       (.C(out),
        .CE(1'b1),
        .D(SR),
        .Q(system_reset_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBABA0000FFBA0000)) 
    test_sh_r_i_1
       (.I0(begin_r),
        .I1(rxheadervalid_i),
        .I2(test_sh_r),
        .I3(test_sh_r_i_2_n_0),
        .I4(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I5(sh_count_equals_max_i__14),
        .O(next_test_sh_c));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    test_sh_r_i_2
       (.I0(begin_r_i_3_n_0),
        .I1(p_1_in[2]),
        .I2(p_1_in[3]),
        .O(test_sh_r_i_2_n_0));
  FDRE test_sh_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_BLOCK_SYNC_SM" *) 
module aurora_64b66b_0_BLOCK_SYNC_SM_20
   (D,
    blocksync_out_lane1_i,
    out,
    system_reset_r2,
    rxheadervalid_lane1_i,
    Q);
  output [0:0]D;
  output blocksync_out_lane1_i;
  input out;
  input system_reset_r2;
  input rxheadervalid_lane1_i;
  input [1:0]Q;

  wire BLOCKSYNC_OUT_i_1__0_n_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_2__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_5__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_6__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_7__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_8__0_n_0;
  wire begin_r;
  wire begin_r_i_2__3_n_0;
  wire begin_r_i_3__0_n_0;
  wire begin_r_i_4__0_n_0;
  wire blocksync_out_lane1_i;
  wire data2;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire out;
  wire p_0_in;
  wire [9:0]p_0_in__5;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane1_i;
  wire sh_count_equals_max_i__14;
  wire sh_invalid_cnt_equals_zero_i__4;
  wire sh_invalid_r_i_2__0_n_0;
  wire slip_pulse_i;
  wire sync_done_r;
  wire sync_done_r_i_3__0_n_0;
  wire sync_done_r_i_4__0_n_0;
  wire sync_header_count_i0;
  wire \sync_header_count_i[0]_i_3__0_n_0 ;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_count_i_reg[0]_i_2__0_n_0 ;
  wire \sync_header_count_i_reg[0]_i_2__0_n_1 ;
  wire \sync_header_count_i_reg[0]_i_2__0_n_2 ;
  wire \sync_header_count_i_reg[0]_i_2__0_n_3 ;
  wire \sync_header_count_i_reg[0]_i_2__0_n_4 ;
  wire \sync_header_count_i_reg[0]_i_2__0_n_5 ;
  wire \sync_header_count_i_reg[0]_i_2__0_n_6 ;
  wire \sync_header_count_i_reg[0]_i_2__0_n_7 ;
  wire \sync_header_count_i_reg[12]_i_1__0_n_1 ;
  wire \sync_header_count_i_reg[12]_i_1__0_n_2 ;
  wire \sync_header_count_i_reg[12]_i_1__0_n_3 ;
  wire \sync_header_count_i_reg[12]_i_1__0_n_4 ;
  wire \sync_header_count_i_reg[12]_i_1__0_n_5 ;
  wire \sync_header_count_i_reg[12]_i_1__0_n_6 ;
  wire \sync_header_count_i_reg[12]_i_1__0_n_7 ;
  wire \sync_header_count_i_reg[4]_i_1__0_n_0 ;
  wire \sync_header_count_i_reg[4]_i_1__0_n_1 ;
  wire \sync_header_count_i_reg[4]_i_1__0_n_2 ;
  wire \sync_header_count_i_reg[4]_i_1__0_n_3 ;
  wire \sync_header_count_i_reg[4]_i_1__0_n_4 ;
  wire \sync_header_count_i_reg[4]_i_1__0_n_5 ;
  wire \sync_header_count_i_reg[4]_i_1__0_n_6 ;
  wire \sync_header_count_i_reg[4]_i_1__0_n_7 ;
  wire \sync_header_count_i_reg[8]_i_1__0_n_0 ;
  wire \sync_header_count_i_reg[8]_i_1__0_n_1 ;
  wire \sync_header_count_i_reg[8]_i_1__0_n_2 ;
  wire \sync_header_count_i_reg[8]_i_1__0_n_3 ;
  wire \sync_header_count_i_reg[8]_i_1__0_n_4 ;
  wire \sync_header_count_i_reg[8]_i_1__0_n_5 ;
  wire \sync_header_count_i_reg[8]_i_1__0_n_6 ;
  wire \sync_header_count_i_reg[8]_i_1__0_n_7 ;
  wire \sync_header_invalid_count_i[9]_i_2__0_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__0_n_0;
  wire [3:3]\NLW_sync_header_count_i_reg[12]_i_1__0_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h1110)) 
    BLOCKSYNC_OUT_i_1__0
       (.I0(system_reset_r2),
        .I1(p_1_in[1]),
        .I2(blocksync_out_lane1_i),
        .I3(sync_done_r),
        .O(BLOCKSYNC_OUT_i_1__0_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__0_n_0),
        .Q(blocksync_out_lane1_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444000)) 
    RXGEARBOXSLIP_OUT_i_1__0
       (.I0(p_1_in[1]),
        .I1(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I2(RXGEARBOXSLIP_OUT_i_3__0_n_0),
        .I3(sh_count_equals_max_i__14),
        .I4(RXGEARBOXSLIP_OUT_i_5__0_n_0),
        .O(slip_pulse_i));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__0
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    RXGEARBOXSLIP_OUT_i_3__0
       (.I0(p_1_in[3]),
        .I1(begin_r_i_3__0_n_0),
        .I2(sh_invalid_cnt_equals_zero_i__4),
        .O(RXGEARBOXSLIP_OUT_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    RXGEARBOXSLIP_OUT_i_4__0
       (.I0(RXGEARBOXSLIP_OUT_i_6__0_n_0),
        .I1(sync_header_count_i_reg[1]),
        .I2(sync_header_count_i_reg[0]),
        .I3(sync_header_count_i_reg[3]),
        .I4(sync_header_count_i_reg[2]),
        .I5(RXGEARBOXSLIP_OUT_i_7__0_n_0),
        .O(sh_count_equals_max_i__14));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    RXGEARBOXSLIP_OUT_i_5__0
       (.I0(p_1_in[2]),
        .I1(begin_r_i_3__0_n_0),
        .I2(data2),
        .I3(p_1_in[1]),
        .O(RXGEARBOXSLIP_OUT_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    RXGEARBOXSLIP_OUT_i_6__0
       (.I0(sync_header_count_i_reg[7]),
        .I1(sync_header_count_i_reg[6]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[5]),
        .O(RXGEARBOXSLIP_OUT_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    RXGEARBOXSLIP_OUT_i_7__0
       (.I0(sync_header_count_i_reg[13]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[14]),
        .I3(sync_header_count_i_reg[15]),
        .I4(RXGEARBOXSLIP_OUT_i_8__0_n_0),
        .O(RXGEARBOXSLIP_OUT_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    RXGEARBOXSLIP_OUT_i_8__0
       (.I0(sync_header_count_i_reg[10]),
        .I1(sync_header_count_i_reg[11]),
        .I2(sync_header_count_i_reg[8]),
        .I3(sync_header_count_i_reg[9]),
        .O(RXGEARBOXSLIP_OUT_i_8__0_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(slip_pulse_i),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBAAAAA)) 
    begin_r_i_1__3
       (.I0(begin_r_i_2__3_n_0),
        .I1(sh_invalid_cnt_equals_zero_i__4),
        .I2(p_1_in[3]),
        .I3(p_1_in[2]),
        .I4(sh_count_equals_max_i__14),
        .I5(begin_r_i_3__0_n_0),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFDDD)) 
    begin_r_i_2__3
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(sync_done_r),
        .I2(data2),
        .I3(p_1_in[1]),
        .O(begin_r_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    begin_r_i_3__0
       (.I0(sync_header_invalid_count_i_reg[1]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[3]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(begin_r_i_4__0_n_0),
        .I5(blocksync_out_lane1_i),
        .O(begin_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    begin_r_i_4__0
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[7]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .I5(sync_header_invalid_count_i_reg[8]),
        .O(begin_r_i_4__0_n_0));
  FDSE begin_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  LUT6 #(
    .INIT(64'h0000000000900000)) 
    sh_invalid_r_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sh_invalid_r_i_2__0_n_0),
        .I3(sync_done_r),
        .I4(test_sh_r),
        .I5(p_1_in[1]),
        .O(next_sh_invalid_c));
  LUT4 #(
    .INIT(16'h0004)) 
    sh_invalid_r_i_2__0
       (.I0(begin_r),
        .I1(rxheadervalid_lane1_i),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .O(sh_invalid_r_i_2__0_n_0));
  FDRE sh_invalid_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  LUT6 #(
    .INIT(64'h0000000000600000)) 
    sh_valid_r_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sh_invalid_r_i_2__0_n_0),
        .I3(sync_done_r),
        .I4(test_sh_r),
        .I5(p_1_in[1]),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__0 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAAAAAAAA20000000)) 
    slip_r_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(sh_invalid_cnt_equals_zero_i__4),
        .I2(begin_r_i_3__0_n_0),
        .I3(p_1_in[3]),
        .I4(sh_count_equals_max_i__14),
        .I5(RXGEARBOXSLIP_OUT_i_5__0_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__0
       (.I0(sh_invalid_cnt_equals_zero_i__4),
        .I1(sync_done_r_i_3__0_n_0),
        .I2(sh_count_equals_max_i__14),
        .O(next_sync_done_c));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sync_done_r_i_2__0
       (.I0(sync_done_r_i_4__0_n_0),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[3]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(sh_invalid_cnt_equals_zero_i__4));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_3__0
       (.I0(p_1_in[3]),
        .I1(p_1_in[2]),
        .I2(sync_done_r),
        .I3(p_1_in[1]),
        .I4(begin_r),
        .I5(test_sh_r),
        .O(sync_done_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sync_done_r_i_4__0
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[7]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .I5(sync_header_invalid_count_i_reg[8]),
        .O(sync_done_r_i_4__0_n_0));
  FDRE sync_done_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[0]_i_1__0 
       (.I0(p_1_in[3]),
        .I1(p_1_in[2]),
        .O(sync_header_count_i0));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_3__0 
       (.I0(sync_header_count_i_reg[0]),
        .O(\sync_header_count_i[0]_i_3__0_n_0 ));
  FDRE \sync_header_count_i_reg[0] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2__0_n_7 ),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sync_header_count_i_reg[0]_i_2__0_n_0 ,\sync_header_count_i_reg[0]_i_2__0_n_1 ,\sync_header_count_i_reg[0]_i_2__0_n_2 ,\sync_header_count_i_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sync_header_count_i_reg[0]_i_2__0_n_4 ,\sync_header_count_i_reg[0]_i_2__0_n_5 ,\sync_header_count_i_reg[0]_i_2__0_n_6 ,\sync_header_count_i_reg[0]_i_2__0_n_7 }),
        .S({sync_header_count_i_reg[3:1],\sync_header_count_i[0]_i_3__0_n_0 }));
  FDRE \sync_header_count_i_reg[10] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1__0_n_5 ),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1__0_n_4 ),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1__0_n_7 ),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[12]_i_1__0 
       (.CI(\sync_header_count_i_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_sync_header_count_i_reg[12]_i_1__0_CO_UNCONNECTED [3],\sync_header_count_i_reg[12]_i_1__0_n_1 ,\sync_header_count_i_reg[12]_i_1__0_n_2 ,\sync_header_count_i_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sync_header_count_i_reg[12]_i_1__0_n_4 ,\sync_header_count_i_reg[12]_i_1__0_n_5 ,\sync_header_count_i_reg[12]_i_1__0_n_6 ,\sync_header_count_i_reg[12]_i_1__0_n_7 }),
        .S(sync_header_count_i_reg[15:12]));
  FDRE \sync_header_count_i_reg[13] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1__0_n_6 ),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1__0_n_5 ),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1__0_n_4 ),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2__0_n_6 ),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2__0_n_5 ),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2__0_n_4 ),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1__0_n_7 ),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[4]_i_1__0 
       (.CI(\sync_header_count_i_reg[0]_i_2__0_n_0 ),
        .CO({\sync_header_count_i_reg[4]_i_1__0_n_0 ,\sync_header_count_i_reg[4]_i_1__0_n_1 ,\sync_header_count_i_reg[4]_i_1__0_n_2 ,\sync_header_count_i_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sync_header_count_i_reg[4]_i_1__0_n_4 ,\sync_header_count_i_reg[4]_i_1__0_n_5 ,\sync_header_count_i_reg[4]_i_1__0_n_6 ,\sync_header_count_i_reg[4]_i_1__0_n_7 }),
        .S(sync_header_count_i_reg[7:4]));
  FDRE \sync_header_count_i_reg[5] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1__0_n_6 ),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1__0_n_5 ),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1__0_n_4 ),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1__0_n_7 ),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[8]_i_1__0 
       (.CI(\sync_header_count_i_reg[4]_i_1__0_n_0 ),
        .CO({\sync_header_count_i_reg[8]_i_1__0_n_0 ,\sync_header_count_i_reg[8]_i_1__0_n_1 ,\sync_header_count_i_reg[8]_i_1__0_n_2 ,\sync_header_count_i_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sync_header_count_i_reg[8]_i_1__0_n_4 ,\sync_header_count_i_reg[8]_i_1__0_n_5 ,\sync_header_count_i_reg[8]_i_1__0_n_6 ,\sync_header_count_i_reg[8]_i_1__0_n_7 }),
        .S(sync_header_count_i_reg[11:8]));
  FDRE \sync_header_count_i_reg[9] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1__0_n_6 ),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_header_invalid_count_i[2]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_header_invalid_count_i[3]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sync_header_invalid_count_i[4]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sync_header_invalid_count_i[5]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .I5(sync_header_invalid_count_i_reg[5]),
        .O(p_0_in__5[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sync_header_invalid_count_i[6]_i_1__0 
       (.I0(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I1(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \sync_header_invalid_count_i[7]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I2(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \sync_header_invalid_count_i[8]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__5[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \sync_header_invalid_count_i[9]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .O(p_0_in__5[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sync_header_invalid_count_i[9]_i_2__0 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .I5(sync_header_invalid_count_i_reg[5]),
        .O(\sync_header_invalid_count_i[9]_i_2__0_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__5[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'hBABA0000FFBA0000)) 
    test_sh_r_i_1__0
       (.I0(begin_r),
        .I1(rxheadervalid_lane1_i),
        .I2(test_sh_r),
        .I3(test_sh_r_i_2__0_n_0),
        .I4(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I5(sh_count_equals_max_i__14),
        .O(next_test_sh_c));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    test_sh_r_i_2__0
       (.I0(begin_r_i_3__0_n_0),
        .I1(p_1_in[2]),
        .I2(p_1_in[3]),
        .O(test_sh_r_i_2__0_n_0));
  FDRE test_sh_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_BLOCK_SYNC_SM" *) 
module aurora_64b66b_0_BLOCK_SYNC_SM_21
   (D,
    blocksync_out_lane2_i,
    out,
    system_reset_r2,
    rxheadervalid_lane2_i,
    Q);
  output [0:0]D;
  output blocksync_out_lane2_i;
  input out;
  input system_reset_r2;
  input rxheadervalid_lane2_i;
  input [1:0]Q;

  wire BLOCKSYNC_OUT_i_1__1_n_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_2__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_5__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_6__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_7__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_8__1_n_0;
  wire begin_r;
  wire begin_r_i_2__4_n_0;
  wire begin_r_i_3__1_n_0;
  wire begin_r_i_4__1_n_0;
  wire blocksync_out_lane2_i;
  wire data2;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire out;
  wire p_0_in;
  wire [9:0]p_0_in__7;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane2_i;
  wire sh_count_equals_max_i__14;
  wire sh_invalid_cnt_equals_zero_i__4;
  wire sh_invalid_r_i_2__1_n_0;
  wire slip_pulse_i;
  wire sync_done_r;
  wire sync_done_r_i_3__1_n_0;
  wire sync_done_r_i_4__1_n_0;
  wire sync_header_count_i0;
  wire \sync_header_count_i[0]_i_3__1_n_0 ;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_count_i_reg[0]_i_2__1_n_0 ;
  wire \sync_header_count_i_reg[0]_i_2__1_n_1 ;
  wire \sync_header_count_i_reg[0]_i_2__1_n_2 ;
  wire \sync_header_count_i_reg[0]_i_2__1_n_3 ;
  wire \sync_header_count_i_reg[0]_i_2__1_n_4 ;
  wire \sync_header_count_i_reg[0]_i_2__1_n_5 ;
  wire \sync_header_count_i_reg[0]_i_2__1_n_6 ;
  wire \sync_header_count_i_reg[0]_i_2__1_n_7 ;
  wire \sync_header_count_i_reg[12]_i_1__1_n_1 ;
  wire \sync_header_count_i_reg[12]_i_1__1_n_2 ;
  wire \sync_header_count_i_reg[12]_i_1__1_n_3 ;
  wire \sync_header_count_i_reg[12]_i_1__1_n_4 ;
  wire \sync_header_count_i_reg[12]_i_1__1_n_5 ;
  wire \sync_header_count_i_reg[12]_i_1__1_n_6 ;
  wire \sync_header_count_i_reg[12]_i_1__1_n_7 ;
  wire \sync_header_count_i_reg[4]_i_1__1_n_0 ;
  wire \sync_header_count_i_reg[4]_i_1__1_n_1 ;
  wire \sync_header_count_i_reg[4]_i_1__1_n_2 ;
  wire \sync_header_count_i_reg[4]_i_1__1_n_3 ;
  wire \sync_header_count_i_reg[4]_i_1__1_n_4 ;
  wire \sync_header_count_i_reg[4]_i_1__1_n_5 ;
  wire \sync_header_count_i_reg[4]_i_1__1_n_6 ;
  wire \sync_header_count_i_reg[4]_i_1__1_n_7 ;
  wire \sync_header_count_i_reg[8]_i_1__1_n_0 ;
  wire \sync_header_count_i_reg[8]_i_1__1_n_1 ;
  wire \sync_header_count_i_reg[8]_i_1__1_n_2 ;
  wire \sync_header_count_i_reg[8]_i_1__1_n_3 ;
  wire \sync_header_count_i_reg[8]_i_1__1_n_4 ;
  wire \sync_header_count_i_reg[8]_i_1__1_n_5 ;
  wire \sync_header_count_i_reg[8]_i_1__1_n_6 ;
  wire \sync_header_count_i_reg[8]_i_1__1_n_7 ;
  wire \sync_header_invalid_count_i[9]_i_2__1_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__1_n_0;
  wire [3:3]\NLW_sync_header_count_i_reg[12]_i_1__1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h1110)) 
    BLOCKSYNC_OUT_i_1__1
       (.I0(system_reset_r2),
        .I1(p_1_in[1]),
        .I2(blocksync_out_lane2_i),
        .I3(sync_done_r),
        .O(BLOCKSYNC_OUT_i_1__1_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__1_n_0),
        .Q(blocksync_out_lane2_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444000)) 
    RXGEARBOXSLIP_OUT_i_1__1
       (.I0(p_1_in[1]),
        .I1(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I2(RXGEARBOXSLIP_OUT_i_3__1_n_0),
        .I3(sh_count_equals_max_i__14),
        .I4(RXGEARBOXSLIP_OUT_i_5__1_n_0),
        .O(slip_pulse_i));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__1
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h08)) 
    RXGEARBOXSLIP_OUT_i_3__1
       (.I0(p_1_in[3]),
        .I1(begin_r_i_3__1_n_0),
        .I2(sh_invalid_cnt_equals_zero_i__4),
        .O(RXGEARBOXSLIP_OUT_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    RXGEARBOXSLIP_OUT_i_4__1
       (.I0(RXGEARBOXSLIP_OUT_i_6__1_n_0),
        .I1(sync_header_count_i_reg[1]),
        .I2(sync_header_count_i_reg[0]),
        .I3(sync_header_count_i_reg[3]),
        .I4(sync_header_count_i_reg[2]),
        .I5(RXGEARBOXSLIP_OUT_i_7__1_n_0),
        .O(sh_count_equals_max_i__14));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    RXGEARBOXSLIP_OUT_i_5__1
       (.I0(p_1_in[2]),
        .I1(begin_r_i_3__1_n_0),
        .I2(data2),
        .I3(p_1_in[1]),
        .O(RXGEARBOXSLIP_OUT_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    RXGEARBOXSLIP_OUT_i_6__1
       (.I0(sync_header_count_i_reg[7]),
        .I1(sync_header_count_i_reg[6]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[5]),
        .O(RXGEARBOXSLIP_OUT_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    RXGEARBOXSLIP_OUT_i_7__1
       (.I0(sync_header_count_i_reg[13]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[14]),
        .I3(sync_header_count_i_reg[15]),
        .I4(RXGEARBOXSLIP_OUT_i_8__1_n_0),
        .O(RXGEARBOXSLIP_OUT_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    RXGEARBOXSLIP_OUT_i_8__1
       (.I0(sync_header_count_i_reg[10]),
        .I1(sync_header_count_i_reg[11]),
        .I2(sync_header_count_i_reg[8]),
        .I3(sync_header_count_i_reg[9]),
        .O(RXGEARBOXSLIP_OUT_i_8__1_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(slip_pulse_i),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBAAAAA)) 
    begin_r_i_1__4
       (.I0(begin_r_i_2__4_n_0),
        .I1(sh_invalid_cnt_equals_zero_i__4),
        .I2(p_1_in[3]),
        .I3(p_1_in[2]),
        .I4(sh_count_equals_max_i__14),
        .I5(begin_r_i_3__1_n_0),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFDDD)) 
    begin_r_i_2__4
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(sync_done_r),
        .I2(data2),
        .I3(p_1_in[1]),
        .O(begin_r_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    begin_r_i_3__1
       (.I0(sync_header_invalid_count_i_reg[1]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[3]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(begin_r_i_4__1_n_0),
        .I5(blocksync_out_lane2_i),
        .O(begin_r_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    begin_r_i_4__1
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[7]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .I5(sync_header_invalid_count_i_reg[8]),
        .O(begin_r_i_4__1_n_0));
  FDSE begin_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  LUT6 #(
    .INIT(64'h0000000000900000)) 
    sh_invalid_r_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sh_invalid_r_i_2__1_n_0),
        .I3(sync_done_r),
        .I4(test_sh_r),
        .I5(p_1_in[1]),
        .O(next_sh_invalid_c));
  LUT4 #(
    .INIT(16'h0004)) 
    sh_invalid_r_i_2__1
       (.I0(begin_r),
        .I1(rxheadervalid_lane2_i),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .O(sh_invalid_r_i_2__1_n_0));
  FDRE sh_invalid_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  LUT6 #(
    .INIT(64'h0000000000600000)) 
    sh_valid_r_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sh_invalid_r_i_2__1_n_0),
        .I3(sync_done_r),
        .I4(test_sh_r),
        .I5(p_1_in[1]),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__1 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAAAAAAAA20000000)) 
    slip_r_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(sh_invalid_cnt_equals_zero_i__4),
        .I2(begin_r_i_3__1_n_0),
        .I3(p_1_in[3]),
        .I4(sh_count_equals_max_i__14),
        .I5(RXGEARBOXSLIP_OUT_i_5__1_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__1
       (.I0(sh_invalid_cnt_equals_zero_i__4),
        .I1(sync_done_r_i_3__1_n_0),
        .I2(sh_count_equals_max_i__14),
        .O(next_sync_done_c));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sync_done_r_i_2__1
       (.I0(sync_done_r_i_4__1_n_0),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[3]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(sh_invalid_cnt_equals_zero_i__4));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_3__1
       (.I0(p_1_in[3]),
        .I1(p_1_in[2]),
        .I2(sync_done_r),
        .I3(p_1_in[1]),
        .I4(begin_r),
        .I5(test_sh_r),
        .O(sync_done_r_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sync_done_r_i_4__1
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[7]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .I5(sync_header_invalid_count_i_reg[8]),
        .O(sync_done_r_i_4__1_n_0));
  FDRE sync_done_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[0]_i_1__1 
       (.I0(p_1_in[3]),
        .I1(p_1_in[2]),
        .O(sync_header_count_i0));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_3__1 
       (.I0(sync_header_count_i_reg[0]),
        .O(\sync_header_count_i[0]_i_3__1_n_0 ));
  FDRE \sync_header_count_i_reg[0] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2__1_n_7 ),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\sync_header_count_i_reg[0]_i_2__1_n_0 ,\sync_header_count_i_reg[0]_i_2__1_n_1 ,\sync_header_count_i_reg[0]_i_2__1_n_2 ,\sync_header_count_i_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sync_header_count_i_reg[0]_i_2__1_n_4 ,\sync_header_count_i_reg[0]_i_2__1_n_5 ,\sync_header_count_i_reg[0]_i_2__1_n_6 ,\sync_header_count_i_reg[0]_i_2__1_n_7 }),
        .S({sync_header_count_i_reg[3:1],\sync_header_count_i[0]_i_3__1_n_0 }));
  FDRE \sync_header_count_i_reg[10] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1__1_n_5 ),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1__1_n_4 ),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1__1_n_7 ),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[12]_i_1__1 
       (.CI(\sync_header_count_i_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_sync_header_count_i_reg[12]_i_1__1_CO_UNCONNECTED [3],\sync_header_count_i_reg[12]_i_1__1_n_1 ,\sync_header_count_i_reg[12]_i_1__1_n_2 ,\sync_header_count_i_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sync_header_count_i_reg[12]_i_1__1_n_4 ,\sync_header_count_i_reg[12]_i_1__1_n_5 ,\sync_header_count_i_reg[12]_i_1__1_n_6 ,\sync_header_count_i_reg[12]_i_1__1_n_7 }),
        .S(sync_header_count_i_reg[15:12]));
  FDRE \sync_header_count_i_reg[13] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1__1_n_6 ),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1__1_n_5 ),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[12]_i_1__1_n_4 ),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2__1_n_6 ),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2__1_n_5 ),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[0]_i_2__1_n_4 ),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1__1_n_7 ),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[4]_i_1__1 
       (.CI(\sync_header_count_i_reg[0]_i_2__1_n_0 ),
        .CO({\sync_header_count_i_reg[4]_i_1__1_n_0 ,\sync_header_count_i_reg[4]_i_1__1_n_1 ,\sync_header_count_i_reg[4]_i_1__1_n_2 ,\sync_header_count_i_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sync_header_count_i_reg[4]_i_1__1_n_4 ,\sync_header_count_i_reg[4]_i_1__1_n_5 ,\sync_header_count_i_reg[4]_i_1__1_n_6 ,\sync_header_count_i_reg[4]_i_1__1_n_7 }),
        .S(sync_header_count_i_reg[7:4]));
  FDRE \sync_header_count_i_reg[5] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1__1_n_6 ),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1__1_n_5 ),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[4]_i_1__1_n_4 ),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1__1_n_7 ),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sync_header_count_i_reg[8]_i_1__1 
       (.CI(\sync_header_count_i_reg[4]_i_1__1_n_0 ),
        .CO({\sync_header_count_i_reg[8]_i_1__1_n_0 ,\sync_header_count_i_reg[8]_i_1__1_n_1 ,\sync_header_count_i_reg[8]_i_1__1_n_2 ,\sync_header_count_i_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sync_header_count_i_reg[8]_i_1__1_n_4 ,\sync_header_count_i_reg[8]_i_1__1_n_5 ,\sync_header_count_i_reg[8]_i_1__1_n_6 ,\sync_header_count_i_reg[8]_i_1__1_n_7 }),
        .S(sync_header_count_i_reg[11:8]));
  FDRE \sync_header_count_i_reg[9] 
       (.C(out),
        .CE(sync_header_count_i0),
        .D(\sync_header_count_i_reg[8]_i_1__1_n_6 ),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_header_invalid_count_i[2]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_header_invalid_count_i[3]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sync_header_invalid_count_i[4]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sync_header_invalid_count_i[5]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .I5(sync_header_invalid_count_i_reg[5]),
        .O(p_0_in__7[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sync_header_invalid_count_i[6]_i_1__1 
       (.I0(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I1(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__7[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \sync_header_invalid_count_i[7]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I2(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__7[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \sync_header_invalid_count_i[8]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__7[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \sync_header_invalid_count_i[9]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .O(p_0_in__7[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sync_header_invalid_count_i[9]_i_2__1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .I5(sync_header_invalid_count_i_reg[5]),
        .O(\sync_header_invalid_count_i[9]_i_2__1_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(out),
        .CE(p_1_in[2]),
        .D(p_0_in__7[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'hBABA0000FFBA0000)) 
    test_sh_r_i_1__1
       (.I0(begin_r),
        .I1(rxheadervalid_lane2_i),
        .I2(test_sh_r),
        .I3(test_sh_r_i_2__1_n_0),
        .I4(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I5(sh_count_equals_max_i__14),
        .O(next_test_sh_c));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    test_sh_r_i_2__1
       (.I0(begin_r_i_3__1_n_0),
        .I1(p_1_in[2]),
        .I2(p_1_in[3]),
        .O(test_sh_r_i_2__1_n_0));
  FDRE test_sh_r_reg
       (.C(out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

module aurora_64b66b_0_CHANNEL_BOND_GEN
   (gen_ch_bond_int_reg_0,
    gen_ch_bond_int_reg_1,
    gen_ch_bond_int_reg_2,
    gen_ch_bond_int_reg_3,
    stg5_reg,
    stg5_reg_0,
    stg5_reg_1,
    TXDATAVALID_IN,
    user_clk,
    gen_cc_i,
    \free_count_r_reg[4]_0 ,
    gen_ch_bond_int_reg_4,
    rst_pma_init_usrclk,
    txdatavalid_symgen_i,
    \TX_DATA_reg[59] ,
    rst_pma_init_usrclk_0,
    rst_pma_init_usrclk_1);
  output gen_ch_bond_int_reg_0;
  output gen_ch_bond_int_reg_1;
  output gen_ch_bond_int_reg_2;
  output gen_ch_bond_int_reg_3;
  output stg5_reg;
  output stg5_reg_0;
  output stg5_reg_1;
  input TXDATAVALID_IN;
  input user_clk;
  input [0:2]gen_cc_i;
  input \free_count_r_reg[4]_0 ;
  input gen_ch_bond_int_reg_4;
  input rst_pma_init_usrclk;
  input txdatavalid_symgen_i;
  input \TX_DATA_reg[59] ;
  input rst_pma_init_usrclk_0;
  input rst_pma_init_usrclk_1;

  wire TXDATAVALID_IN;
  wire \TX_DATA_reg[59] ;
  wire data_v_r;
  wire \free_count_r[0]_i_1_n_0 ;
  wire \free_count_r[0]_i_3_n_0 ;
  wire [0:4]free_count_r_reg;
  wire \free_count_r_reg[4]_0 ;
  wire [0:2]gen_cc_i;
  wire gen_ch_bond_int_i_1_n_0;
  wire gen_ch_bond_int_reg_0;
  wire gen_ch_bond_int_reg_1;
  wire gen_ch_bond_int_reg_2;
  wire gen_ch_bond_int_reg_3;
  wire gen_ch_bond_int_reg_4;
  wire [4:0]p_0_in__0;
  wire rst_pma_init_usrclk;
  wire rst_pma_init_usrclk_0;
  wire rst_pma_init_usrclk_1;
  wire stg5_reg;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire txdatavalid_symgen_i;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \TX_DATA[53]_i_2 
       (.I0(gen_ch_bond_int_reg_0),
        .I1(gen_cc_i[1]),
        .O(gen_ch_bond_int_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \TX_DATA[53]_i_2__0 
       (.I0(gen_ch_bond_int_reg_0),
        .I1(gen_cc_i[2]),
        .O(gen_ch_bond_int_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \TX_DATA[53]_i_3 
       (.I0(gen_ch_bond_int_reg_0),
        .I1(gen_cc_i[0]),
        .O(gen_ch_bond_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \TX_DATA[62]_i_1 
       (.I0(rst_pma_init_usrclk),
        .I1(txdatavalid_symgen_i),
        .I2(gen_cc_i[0]),
        .I3(gen_ch_bond_int_reg_0),
        .I4(\TX_DATA_reg[59] ),
        .O(stg5_reg));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \TX_DATA[62]_i_1__0 
       (.I0(rst_pma_init_usrclk_0),
        .I1(txdatavalid_symgen_i),
        .I2(gen_cc_i[1]),
        .I3(gen_ch_bond_int_reg_0),
        .I4(\TX_DATA_reg[59] ),
        .O(stg5_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \TX_DATA[62]_i_1__1 
       (.I0(rst_pma_init_usrclk_1),
        .I1(txdatavalid_symgen_i),
        .I2(gen_cc_i[2]),
        .I3(gen_ch_bond_int_reg_0),
        .I4(\TX_DATA_reg[59] ),
        .O(stg5_reg_1));
  FDRE data_v_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(TXDATAVALID_IN),
        .Q(data_v_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF20)) 
    \free_count_r[0]_i_1 
       (.I0(data_v_r),
        .I1(free_count_r_reg[0]),
        .I2(\free_count_r[0]_i_3_n_0 ),
        .I3(\free_count_r_reg[4]_0 ),
        .O(\free_count_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \free_count_r[0]_i_2 
       (.I0(free_count_r_reg[1]),
        .I1(free_count_r_reg[3]),
        .I2(free_count_r_reg[4]),
        .I3(free_count_r_reg[2]),
        .I4(free_count_r_reg[0]),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \free_count_r[0]_i_3 
       (.I0(free_count_r_reg[3]),
        .I1(free_count_r_reg[4]),
        .I2(free_count_r_reg[2]),
        .I3(free_count_r_reg[1]),
        .O(\free_count_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \free_count_r[1]_i_1 
       (.I0(free_count_r_reg[2]),
        .I1(free_count_r_reg[4]),
        .I2(free_count_r_reg[3]),
        .I3(free_count_r_reg[1]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \free_count_r[2]_i_1 
       (.I0(free_count_r_reg[3]),
        .I1(free_count_r_reg[4]),
        .I2(free_count_r_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \free_count_r[3]_i_1 
       (.I0(free_count_r_reg[4]),
        .I1(free_count_r_reg[3]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \free_count_r[4]_i_1 
       (.I0(free_count_r_reg[4]),
        .O(p_0_in__0[0]));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[0] 
       (.C(user_clk),
        .CE(data_v_r),
        .D(p_0_in__0[4]),
        .Q(free_count_r_reg[0]),
        .R(\free_count_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[1] 
       (.C(user_clk),
        .CE(data_v_r),
        .D(p_0_in__0[3]),
        .Q(free_count_r_reg[1]),
        .R(\free_count_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[2] 
       (.C(user_clk),
        .CE(data_v_r),
        .D(p_0_in__0[2]),
        .Q(free_count_r_reg[2]),
        .R(\free_count_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[3] 
       (.C(user_clk),
        .CE(data_v_r),
        .D(p_0_in__0[1]),
        .Q(free_count_r_reg[3]),
        .R(\free_count_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[4] 
       (.C(user_clk),
        .CE(data_v_r),
        .D(p_0_in__0[0]),
        .Q(free_count_r_reg[4]),
        .R(\free_count_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    gen_ch_bond_int_i_1
       (.I0(free_count_r_reg[1]),
        .I1(free_count_r_reg[2]),
        .I2(free_count_r_reg[4]),
        .I3(free_count_r_reg[3]),
        .I4(gen_ch_bond_int_reg_4),
        .I5(free_count_r_reg[0]),
        .O(gen_ch_bond_int_i_1_n_0));
  FDRE gen_ch_bond_int_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_ch_bond_int_i_1_n_0),
        .Q(gen_ch_bond_int_reg_0),
        .R(1'b0));
endmodule

module aurora_64b66b_0_CHANNEL_ERR_DETECT
   (hard_err,
    hard_err_i,
    user_clk);
  output hard_err;
  input [0:2]hard_err_i;
  input user_clk;

  wire channel_hard_err_c__0;
  wire hard_err;
  wire [0:2]hard_err_i;
  wire user_clk;

  FDRE CHANNEL_HARD_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_hard_err_c__0),
        .Q(hard_err),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    channel_hard_err_c
       (.I0(hard_err_i[2]),
        .I1(hard_err_i[0]),
        .I2(hard_err_i[1]),
        .O(channel_hard_err_c__0));
endmodule

module aurora_64b66b_0_CHANNEL_INIT_SM
   (RESET_LANES,
    EN_CHAN_SYNC,
    CHAN_BOND_RESET,
    chan_bond_reset_i,
    CHANNEL_UP_RX_IF_reg_0,
    CHANNEL_UP_TX_IF_reg_0,
    gen_cc_flop_0_i,
    channel_bond_r_reg_0,
    D,
    gen_cc_flop_2_i,
    SR,
    R0,
    E,
    RX_PE_DATA_V_reg,
    stg5_reg,
    stg5_reg_0,
    stg5_reg_1,
    user_clk,
    ch_bond_done_i,
    wait_for_lane_up_r0,
    CHANNEL_UP_RX_IF_reg_1,
    remote_ready_r_reg_0,
    got_idles_i,
    \TX_DATA_reg[63] ,
    gen_cc_i,
    rst_pma_init_usrclk,
    Q,
    \TX_DATA_reg[53] ,
    tx_pe_data_v_i,
    rst_pma_init_usrclk_0,
    \TX_DATA_reg[53]_0 ,
    rst_pma_init_usrclk_1,
    \TX_DATA_reg[53]_1 ,
    reset_lanes_flop_0_i_0,
    reset_lanes_flop_0_i_1,
    lane_up,
    \chan_bond_timer_reg[0]_0 ,
    rx_pe_data_v_i,
    txdatavalid_symgen_i);
  output RESET_LANES;
  output EN_CHAN_SYNC;
  output CHAN_BOND_RESET;
  output chan_bond_reset_i;
  output CHANNEL_UP_RX_IF_reg_0;
  output CHANNEL_UP_TX_IF_reg_0;
  output [3:0]gen_cc_flop_0_i;
  output channel_bond_r_reg_0;
  output [3:0]D;
  output [3:0]gen_cc_flop_2_i;
  output SR;
  output R0;
  output [0:0]E;
  output RX_PE_DATA_V_reg;
  output stg5_reg;
  output stg5_reg_0;
  output stg5_reg_1;
  input user_clk;
  input [0:2]ch_bond_done_i;
  input wait_for_lane_up_r0;
  input CHANNEL_UP_RX_IF_reg_1;
  input remote_ready_r_reg_0;
  input [0:2]got_idles_i;
  input \TX_DATA_reg[63] ;
  input [0:2]gen_cc_i;
  input rst_pma_init_usrclk;
  input [11:0]Q;
  input \TX_DATA_reg[53] ;
  input [0:0]tx_pe_data_v_i;
  input rst_pma_init_usrclk_0;
  input \TX_DATA_reg[53]_0 ;
  input rst_pma_init_usrclk_1;
  input \TX_DATA_reg[53]_1 ;
  input reset_lanes_flop_0_i_0;
  input reset_lanes_flop_0_i_1;
  input [0:0]lane_up;
  input \chan_bond_timer_reg[0]_0 ;
  input [0:2]rx_pe_data_v_i;
  input txdatavalid_symgen_i;

  wire CHANNEL_UP_RX_IF_reg_0;
  wire CHANNEL_UP_RX_IF_reg_1;
  wire CHANNEL_UP_TX_IF_reg_0;
  wire CHAN_BOND_RESET;
  wire [3:0]D;
  wire [0:0]E;
  wire EN_CHAN_SYNC;
  wire [11:0]Q;
  wire R0;
  wire RESET_LANES;
  wire RX_PE_DATA_V_reg;
  wire SR;
  wire \TX_DATA_reg[53] ;
  wire \TX_DATA_reg[53]_0 ;
  wire \TX_DATA_reg[53]_1 ;
  wire \TX_DATA_reg[63] ;
  wire all_ch_bond_done_c__0;
  wire any_idles_r;
  wire any_idles_r0_n_0;
  wire bond_passed_r;
  wire [0:2]ch_bond_done_i;
  wire chan_bond_reset_i;
  (* RTL_KEEP = "true" *) wire [8:0]chan_bond_timeout_val;
  wire [8:0]chan_bond_timer;
  wire \chan_bond_timer[0]_i_1_n_0 ;
  wire \chan_bond_timer[8]_i_4_n_0 ;
  wire [2:2]chan_bond_timer_1;
  wire \chan_bond_timer_reg[0]_0 ;
  wire channel_bond_q;
  wire channel_bond_qq;
  wire channel_bond_r;
  wire channel_bond_r_i_1_n_0;
  wire channel_bond_r_reg_0;
  wire channel_up_c;
  wire channel_up_rx_c;
  wire [3:0]gen_cc_flop_0_i;
  wire [3:0]gen_cc_flop_2_i;
  wire [0:2]gen_cc_i;
  wire gen_na_idles_i;
  wire [0:2]got_idles_i;
  wire idle_xmit_cntr;
  wire \idle_xmit_cntr[0]_i_1_n_0 ;
  wire \idle_xmit_cntr[0]_i_3_n_0 ;
  wire \idle_xmit_cntr[0]_i_4_n_0 ;
  wire \idle_xmit_cntr[0]_i_5_n_0 ;
  wire \idle_xmit_cntr[1]_i_1_n_0 ;
  wire \idle_xmit_cntr[2]_i_1_n_0 ;
  wire \idle_xmit_cntr[3]_i_1_n_0 ;
  wire \idle_xmit_cntr[4]_i_1_n_0 ;
  wire \idle_xmit_cntr[5]_i_1_n_0 ;
  wire \idle_xmit_cntr_reg_n_0_[0] ;
  wire \idle_xmit_cntr_reg_n_0_[1] ;
  wire \idle_xmit_cntr_reg_n_0_[2] ;
  wire \idle_xmit_cntr_reg_n_0_[3] ;
  wire \idle_xmit_cntr_reg_n_0_[4] ;
  wire \idle_xmit_cntr_reg_n_0_[5] ;
  wire [0:0]lane_up;
  wire p_0_in;
  wire [8:1]p_2_in;
  wire ready_r;
  wire ready_r_i_1__2_n_0;
  wire remote_ready_r;
  wire remote_ready_r_reg_0;
  wire reset_lanes_c;
  wire reset_lanes_flop_0_i_0;
  wire reset_lanes_flop_0_i_1;
  (* RTL_KEEP = "true" *) wire reset_watchdog;
  wire reset_watchdog_reg0_carry_i_1_n_0;
  wire reset_watchdog_reg0_carry_i_2_n_0;
  wire reset_watchdog_reg0_carry_i_3_n_0;
  wire reset_watchdog_reg0_carry_n_2;
  wire reset_watchdog_reg0_carry_n_3;
  wire rst_pma_init_usrclk;
  wire rst_pma_init_usrclk_0;
  wire rst_pma_init_usrclk_1;
  wire [0:2]rx_pe_data_v_i;
  wire stg5_reg;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire [0:0]tx_pe_data_v_i;
  wire txdatavalid_symgen_i;
  wire user_clk;
  wire wait_for_lane_up_r;
  wire wait_for_lane_up_r0;
  wire wait_for_remote_r;
  wire wait_for_remote_r_i_1_n_0;
  wire wait_for_remote_r_i_2_n_0;
  wire wait_for_remote_r_i_3_n_0;
  wire [0:2]watchdog_count_r;
  wire \watchdog_count_r[0]_i_1_n_0 ;
  wire \watchdog_count_r[1]_i_1_n_0 ;
  wire \watchdog_count_r[2]_i_1_n_0 ;
  wire [3:3]NLW_reset_watchdog_reg0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_reset_watchdog_reg0_carry_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hF4)) 
    CHANNEL_UP_RX_IF_i_1
       (.I0(bond_passed_r),
        .I1(ready_r),
        .I2(remote_ready_r),
        .O(channel_up_rx_c));
  FDRE #(
    .INIT(1'b0)) 
    CHANNEL_UP_RX_IF_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_up_rx_c),
        .Q(CHANNEL_UP_RX_IF_reg_0),
        .R(CHANNEL_UP_RX_IF_reg_1));
  LUT6 #(
    .INIT(64'h1500FFFF00000000)) 
    CHANNEL_UP_TX_IF_i_1
       (.I0(channel_bond_r),
        .I1(wait_for_remote_r),
        .I2(\idle_xmit_cntr[0]_i_4_n_0 ),
        .I3(remote_ready_r),
        .I4(bond_passed_r),
        .I5(ready_r),
        .O(channel_up_c));
  FDRE #(
    .INIT(1'b0)) 
    CHANNEL_UP_TX_IF_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_up_c),
        .Q(CHANNEL_UP_TX_IF_reg_0),
        .R(CHANNEL_UP_RX_IF_reg_1));
  LUT3 #(
    .INIT(8'hFE)) 
    CHAN_BOND_RESET_i_1
       (.I0(watchdog_count_r[1]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[0]),
        .O(chan_bond_reset_i));
  FDRE #(
    .INIT(1'b0)) 
    CHAN_BOND_RESET_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(chan_bond_reset_i),
        .Q(CHAN_BOND_RESET),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \RX_D[0]_i_1 
       (.I0(CHANNEL_UP_RX_IF_reg_0),
        .I1(rx_pe_data_v_i[1]),
        .I2(rx_pe_data_v_i[0]),
        .I3(rx_pe_data_v_i[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    RX_SRC_RDY_N_inv_i_1
       (.I0(rx_pe_data_v_i[2]),
        .I1(rx_pe_data_v_i[0]),
        .I2(rx_pe_data_v_i[1]),
        .I3(CHANNEL_UP_RX_IF_reg_0),
        .I4(RESET_LANES),
        .O(RX_PE_DATA_V_reg));
  LUT6 #(
    .INIT(64'h0003000200020002)) 
    \TX_DATA[52]_i_1 
       (.I0(channel_bond_r_reg_0),
        .I1(\TX_DATA_reg[63] ),
        .I2(gen_cc_i[0]),
        .I3(rst_pma_init_usrclk),
        .I4(CHANNEL_UP_TX_IF_reg_0),
        .I5(Q[8]),
        .O(gen_cc_flop_0_i[0]));
  LUT6 #(
    .INIT(64'h0003000200020002)) 
    \TX_DATA[52]_i_1__0 
       (.I0(channel_bond_r_reg_0),
        .I1(\TX_DATA_reg[63] ),
        .I2(gen_cc_i[1]),
        .I3(rst_pma_init_usrclk_0),
        .I4(CHANNEL_UP_TX_IF_reg_0),
        .I5(Q[4]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0003000200020002)) 
    \TX_DATA[52]_i_1__1 
       (.I0(channel_bond_r_reg_0),
        .I1(\TX_DATA_reg[63] ),
        .I2(gen_cc_i[2]),
        .I3(rst_pma_init_usrclk_1),
        .I4(CHANNEL_UP_TX_IF_reg_0),
        .I5(Q[0]),
        .O(gen_cc_flop_2_i[0]));
  LUT6 #(
    .INIT(64'h0000322200002222)) 
    \TX_DATA[53]_i_1 
       (.I0(gen_na_idles_i),
        .I1(\TX_DATA_reg[53] ),
        .I2(tx_pe_data_v_i),
        .I3(Q[9]),
        .I4(rst_pma_init_usrclk),
        .I5(CHANNEL_UP_TX_IF_reg_0),
        .O(gen_cc_flop_0_i[1]));
  LUT6 #(
    .INIT(64'h0000322200002222)) 
    \TX_DATA[53]_i_1__0 
       (.I0(gen_na_idles_i),
        .I1(\TX_DATA_reg[53]_0 ),
        .I2(tx_pe_data_v_i),
        .I3(Q[5]),
        .I4(rst_pma_init_usrclk_0),
        .I5(CHANNEL_UP_TX_IF_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000322200002222)) 
    \TX_DATA[53]_i_1__1 
       (.I0(gen_na_idles_i),
        .I1(\TX_DATA_reg[53]_1 ),
        .I2(tx_pe_data_v_i),
        .I3(Q[1]),
        .I4(rst_pma_init_usrclk_1),
        .I5(CHANNEL_UP_TX_IF_reg_0),
        .O(gen_cc_flop_2_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \TX_DATA[53]_i_2__1 
       (.I0(wait_for_lane_up_r),
        .I1(channel_bond_r),
        .O(gen_na_idles_i));
  LUT6 #(
    .INIT(64'h000A000A000E000A)) 
    \TX_DATA[54]_i_1 
       (.I0(\TX_DATA_reg[63] ),
        .I1(CHANNEL_UP_TX_IF_reg_0),
        .I2(rst_pma_init_usrclk),
        .I3(gen_cc_i[0]),
        .I4(Q[10]),
        .I5(channel_bond_r_reg_0),
        .O(gen_cc_flop_0_i[2]));
  LUT6 #(
    .INIT(64'h000A000A000E000A)) 
    \TX_DATA[54]_i_1__0 
       (.I0(\TX_DATA_reg[63] ),
        .I1(CHANNEL_UP_TX_IF_reg_0),
        .I2(rst_pma_init_usrclk_0),
        .I3(gen_cc_i[1]),
        .I4(Q[6]),
        .I5(channel_bond_r_reg_0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h000A000A000E000A)) 
    \TX_DATA[54]_i_1__1 
       (.I0(\TX_DATA_reg[63] ),
        .I1(CHANNEL_UP_TX_IF_reg_0),
        .I2(rst_pma_init_usrclk_1),
        .I3(gen_cc_i[2]),
        .I4(Q[2]),
        .I5(channel_bond_r_reg_0),
        .O(gen_cc_flop_2_i[2]));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0E0A0A)) 
    \TX_DATA[55]_i_2 
       (.I0(gen_cc_i[0]),
        .I1(CHANNEL_UP_TX_IF_reg_0),
        .I2(rst_pma_init_usrclk),
        .I3(\TX_DATA_reg[63] ),
        .I4(Q[11]),
        .I5(channel_bond_r_reg_0),
        .O(gen_cc_flop_0_i[3]));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0E0A0A)) 
    \TX_DATA[55]_i_2__0 
       (.I0(gen_cc_i[1]),
        .I1(CHANNEL_UP_TX_IF_reg_0),
        .I2(rst_pma_init_usrclk_0),
        .I3(\TX_DATA_reg[63] ),
        .I4(Q[7]),
        .I5(channel_bond_r_reg_0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0E0A0A)) 
    \TX_DATA[55]_i_2__1 
       (.I0(gen_cc_i[2]),
        .I1(CHANNEL_UP_TX_IF_reg_0),
        .I2(rst_pma_init_usrclk_1),
        .I3(\TX_DATA_reg[63] ),
        .I4(Q[3]),
        .I5(channel_bond_r_reg_0),
        .O(gen_cc_flop_2_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \TX_DATA[55]_i_4 
       (.I0(channel_bond_r),
        .I1(wait_for_lane_up_r),
        .I2(tx_pe_data_v_i),
        .O(channel_bond_r_reg_0));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEEEEEEE)) 
    \TX_DATA[63]_i_1 
       (.I0(rst_pma_init_usrclk),
        .I1(txdatavalid_symgen_i),
        .I2(gen_cc_i[0]),
        .I3(\TX_DATA_reg[63] ),
        .I4(channel_bond_r_reg_0),
        .I5(CHANNEL_UP_TX_IF_reg_0),
        .O(stg5_reg));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEEEEEEE)) 
    \TX_DATA[63]_i_1__0 
       (.I0(rst_pma_init_usrclk_0),
        .I1(txdatavalid_symgen_i),
        .I2(gen_cc_i[1]),
        .I3(\TX_DATA_reg[63] ),
        .I4(channel_bond_r_reg_0),
        .I5(CHANNEL_UP_TX_IF_reg_0),
        .O(stg5_reg_0));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEEEEEEE)) 
    \TX_DATA[63]_i_1__1 
       (.I0(rst_pma_init_usrclk_1),
        .I1(txdatavalid_symgen_i),
        .I2(gen_cc_i[2]),
        .I3(\TX_DATA_reg[63] ),
        .I4(channel_bond_r_reg_0),
        .I5(CHANNEL_UP_TX_IF_reg_0),
        .O(stg5_reg_1));
  LUT3 #(
    .INIT(8'h80)) 
    all_ch_bond_done_c
       (.I0(ch_bond_done_i[2]),
        .I1(ch_bond_done_i[0]),
        .I2(ch_bond_done_i[1]),
        .O(all_ch_bond_done_c__0));
  LUT3 #(
    .INIT(8'hFE)) 
    any_idles_r0
       (.I0(got_idles_i[2]),
        .I1(got_idles_i[0]),
        .I2(got_idles_i[1]),
        .O(any_idles_r0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    any_idles_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(any_idles_r0_n_0),
        .Q(any_idles_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    bond_passed_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(all_ch_bond_done_c__0),
        .Q(bond_passed_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001001111)) 
    \chan_bond_timer[0]_i_1 
       (.I0(wait_for_lane_up_r),
        .I1(bond_passed_r),
        .I2(channel_bond_q),
        .I3(channel_bond_qq),
        .I4(chan_bond_timer[0]),
        .I5(\chan_bond_timer_reg[0]_0 ),
        .O(\chan_bond_timer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \chan_bond_timer[1]_i_1 
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timer[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \chan_bond_timer[2]_i_1 
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timer[1]),
        .I2(chan_bond_timer[2]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \chan_bond_timer[3]_i_1 
       (.I0(chan_bond_timer[1]),
        .I1(chan_bond_timer[0]),
        .I2(chan_bond_timer[2]),
        .I3(chan_bond_timer[3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \chan_bond_timer[4]_i_1 
       (.I0(chan_bond_timer[2]),
        .I1(chan_bond_timer[0]),
        .I2(chan_bond_timer[1]),
        .I3(chan_bond_timer[3]),
        .I4(chan_bond_timer[4]),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \chan_bond_timer[5]_i_1 
       (.I0(chan_bond_timer[3]),
        .I1(chan_bond_timer[1]),
        .I2(chan_bond_timer[0]),
        .I3(chan_bond_timer[2]),
        .I4(chan_bond_timer[4]),
        .I5(chan_bond_timer[5]),
        .O(p_2_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \chan_bond_timer[6]_i_1 
       (.I0(\chan_bond_timer[8]_i_4_n_0 ),
        .I1(chan_bond_timer[6]),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \chan_bond_timer[7]_i_1 
       (.I0(\chan_bond_timer[8]_i_4_n_0 ),
        .I1(chan_bond_timer[6]),
        .I2(chan_bond_timer[7]),
        .O(p_2_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \chan_bond_timer[8]_i_1 
       (.I0(\chan_bond_timer_reg[0]_0 ),
        .I1(channel_bond_qq),
        .I2(channel_bond_q),
        .I3(bond_passed_r),
        .I4(wait_for_lane_up_r),
        .O(chan_bond_timer_1));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \chan_bond_timer[8]_i_2 
       (.I0(chan_bond_timer[6]),
        .I1(\chan_bond_timer[8]_i_4_n_0 ),
        .I2(chan_bond_timer[7]),
        .I3(chan_bond_timer[8]),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \chan_bond_timer[8]_i_4 
       (.I0(chan_bond_timer[5]),
        .I1(chan_bond_timer[3]),
        .I2(chan_bond_timer[1]),
        .I3(chan_bond_timer[0]),
        .I4(chan_bond_timer[2]),
        .I5(chan_bond_timer[4]),
        .O(\chan_bond_timer[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\chan_bond_timer[0]_i_1_n_0 ),
        .Q(chan_bond_timer[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(chan_bond_timer[1]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(chan_bond_timer[2]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in[3]),
        .Q(chan_bond_timer[3]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in[4]),
        .Q(chan_bond_timer[4]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in[5]),
        .Q(chan_bond_timer[5]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in[6]),
        .Q(chan_bond_timer[6]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in[7]),
        .Q(chan_bond_timer[7]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in[8]),
        .Q(chan_bond_timer[8]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_q_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_bond_r),
        .Q(channel_bond_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_qq_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_bond_q),
        .Q(channel_bond_qq),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    channel_bond_r_i_1
       (.I0(bond_passed_r),
        .I1(wait_for_lane_up_r),
        .I2(wait_for_lane_up_r0),
        .O(channel_bond_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_bond_r_i_1_n_0),
        .Q(channel_bond_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE GND:R" *) 
  FDRE #(
    .INIT(1'b0)) 
    en_chan_sync_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_bond_r),
        .Q(EN_CHAN_SYNC),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    gen_cc_flop_0_i_i_1
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .O(R0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(chan_bond_timeout_val[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(chan_bond_timeout_val[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(chan_bond_timeout_val[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(chan_bond_timeout_val[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(chan_bond_timeout_val[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(chan_bond_timeout_val[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(chan_bond_timeout_val[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(chan_bond_timeout_val[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(chan_bond_timeout_val[0]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \idle_xmit_cntr[0]_i_1 
       (.I0(remote_ready_r),
        .I1(ready_r),
        .I2(bond_passed_r),
        .I3(wait_for_lane_up_r),
        .O(\idle_xmit_cntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFC8FF)) 
    \idle_xmit_cntr[0]_i_2 
       (.I0(\idle_xmit_cntr_reg_n_0_[5] ),
        .I1(wait_for_remote_r),
        .I2(any_idles_r),
        .I3(\idle_xmit_cntr[0]_i_4_n_0 ),
        .I4(\idle_xmit_cntr[0]_i_5_n_0 ),
        .O(idle_xmit_cntr));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \idle_xmit_cntr[0]_i_3 
       (.I0(\idle_xmit_cntr_reg_n_0_[3] ),
        .I1(\idle_xmit_cntr_reg_n_0_[5] ),
        .I2(\idle_xmit_cntr_reg_n_0_[4] ),
        .I3(\idle_xmit_cntr_reg_n_0_[2] ),
        .I4(\idle_xmit_cntr_reg_n_0_[1] ),
        .I5(\idle_xmit_cntr_reg_n_0_[0] ),
        .O(\idle_xmit_cntr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \idle_xmit_cntr[0]_i_4 
       (.I0(\idle_xmit_cntr_reg_n_0_[0] ),
        .I1(\idle_xmit_cntr_reg_n_0_[1] ),
        .I2(\idle_xmit_cntr_reg_n_0_[2] ),
        .I3(\idle_xmit_cntr_reg_n_0_[4] ),
        .I4(\idle_xmit_cntr_reg_n_0_[5] ),
        .I5(\idle_xmit_cntr_reg_n_0_[3] ),
        .O(\idle_xmit_cntr[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \idle_xmit_cntr[0]_i_5 
       (.I0(\idle_xmit_cntr_reg_n_0_[4] ),
        .I1(\idle_xmit_cntr_reg_n_0_[1] ),
        .I2(\idle_xmit_cntr_reg_n_0_[0] ),
        .I3(\idle_xmit_cntr_reg_n_0_[2] ),
        .I4(wait_for_remote_r),
        .I5(\idle_xmit_cntr_reg_n_0_[3] ),
        .O(\idle_xmit_cntr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA6AAAAAAA)) 
    \idle_xmit_cntr[1]_i_1 
       (.I0(\idle_xmit_cntr_reg_n_0_[1] ),
        .I1(\idle_xmit_cntr_reg_n_0_[3] ),
        .I2(\idle_xmit_cntr_reg_n_0_[5] ),
        .I3(\idle_xmit_cntr_reg_n_0_[4] ),
        .I4(\idle_xmit_cntr_reg_n_0_[2] ),
        .I5(\idle_xmit_cntr_reg_n_0_[0] ),
        .O(\idle_xmit_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA6AAA6AAA6AAA)) 
    \idle_xmit_cntr[2]_i_1 
       (.I0(\idle_xmit_cntr_reg_n_0_[2] ),
        .I1(\idle_xmit_cntr_reg_n_0_[4] ),
        .I2(\idle_xmit_cntr_reg_n_0_[5] ),
        .I3(\idle_xmit_cntr_reg_n_0_[3] ),
        .I4(\idle_xmit_cntr_reg_n_0_[1] ),
        .I5(\idle_xmit_cntr_reg_n_0_[0] ),
        .O(\idle_xmit_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA6A6A6A6A6A6A6A)) 
    \idle_xmit_cntr[3]_i_1 
       (.I0(\idle_xmit_cntr_reg_n_0_[3] ),
        .I1(\idle_xmit_cntr_reg_n_0_[5] ),
        .I2(\idle_xmit_cntr_reg_n_0_[4] ),
        .I3(\idle_xmit_cntr_reg_n_0_[2] ),
        .I4(\idle_xmit_cntr_reg_n_0_[0] ),
        .I5(\idle_xmit_cntr_reg_n_0_[1] ),
        .O(\idle_xmit_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5555555AAAAAAAA)) 
    \idle_xmit_cntr[4]_i_1 
       (.I0(\idle_xmit_cntr_reg_n_0_[5] ),
        .I1(\idle_xmit_cntr_reg_n_0_[1] ),
        .I2(\idle_xmit_cntr_reg_n_0_[0] ),
        .I3(\idle_xmit_cntr_reg_n_0_[2] ),
        .I4(\idle_xmit_cntr_reg_n_0_[3] ),
        .I5(\idle_xmit_cntr_reg_n_0_[4] ),
        .O(\idle_xmit_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \idle_xmit_cntr[5]_i_1 
       (.I0(\idle_xmit_cntr_reg_n_0_[1] ),
        .I1(\idle_xmit_cntr_reg_n_0_[0] ),
        .I2(\idle_xmit_cntr_reg_n_0_[2] ),
        .I3(\idle_xmit_cntr_reg_n_0_[3] ),
        .I4(\idle_xmit_cntr_reg_n_0_[4] ),
        .I5(\idle_xmit_cntr_reg_n_0_[5] ),
        .O(\idle_xmit_cntr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[0] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[0]_i_3_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[0] ),
        .R(\idle_xmit_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[1] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[1]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[1] ),
        .R(\idle_xmit_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[2] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[2]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[2] ),
        .R(\idle_xmit_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[3] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[3]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[3] ),
        .R(\idle_xmit_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[4] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[4]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[4] ),
        .R(\idle_xmit_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[5] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[5]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[5] ),
        .R(\idle_xmit_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4000000)) 
    ready_r_i_1__2
       (.I0(\idle_xmit_cntr[0]_i_4_n_0 ),
        .I1(wait_for_remote_r),
        .I2(ready_r),
        .I3(remote_ready_r),
        .I4(bond_passed_r),
        .I5(wait_for_lane_up_r0),
        .O(ready_r_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r_i_1__2_n_0),
        .Q(ready_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    remote_ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(remote_ready_r_reg_0),
        .Q(remote_ready_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE GND:R" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_lanes_flop_0_i
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_lanes_c),
        .Q(RESET_LANES),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1555)) 
    reset_lanes_flop_0_i_i_1
       (.I0(wait_for_lane_up_r),
        .I1(reset_lanes_flop_0_i_0),
        .I2(reset_lanes_flop_0_i_1),
        .I3(lane_up),
        .I4(CHANNEL_UP_RX_IF_reg_1),
        .O(reset_lanes_c));
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1
       (.I0(CHANNEL_UP_RX_IF_reg_0),
        .O(SR));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    reset_watchdog_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(reset_watchdog),
        .R(CHANNEL_UP_RX_IF_reg_1));
  CARRY4 reset_watchdog_reg0_carry
       (.CI(1'b0),
        .CO({NLW_reset_watchdog_reg0_carry_CO_UNCONNECTED[3],p_0_in,reset_watchdog_reg0_carry_n_2,reset_watchdog_reg0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_reset_watchdog_reg0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,reset_watchdog_reg0_carry_i_1_n_0,reset_watchdog_reg0_carry_i_2_n_0,reset_watchdog_reg0_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_reg0_carry_i_1
       (.I0(chan_bond_timer[6]),
        .I1(chan_bond_timeout_val[6]),
        .I2(chan_bond_timeout_val[8]),
        .I3(chan_bond_timer[8]),
        .I4(chan_bond_timeout_val[7]),
        .I5(chan_bond_timer[7]),
        .O(reset_watchdog_reg0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_reg0_carry_i_2
       (.I0(chan_bond_timer[3]),
        .I1(chan_bond_timeout_val[3]),
        .I2(chan_bond_timeout_val[5]),
        .I3(chan_bond_timer[5]),
        .I4(chan_bond_timeout_val[4]),
        .I5(chan_bond_timer[4]),
        .O(reset_watchdog_reg0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_reg0_carry_i_3
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timeout_val[0]),
        .I2(chan_bond_timeout_val[2]),
        .I3(chan_bond_timer[2]),
        .I4(chan_bond_timeout_val[1]),
        .I5(chan_bond_timer[1]),
        .O(reset_watchdog_reg0_carry_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wait_for_lane_up_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wait_for_lane_up_r0),
        .Q(wait_for_lane_up_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000008C8C8C88)) 
    wait_for_remote_r_i_1
       (.I0(wait_for_remote_r_i_2_n_0),
        .I1(bond_passed_r),
        .I2(remote_ready_r),
        .I3(wait_for_remote_r),
        .I4(ready_r),
        .I5(wait_for_lane_up_r0),
        .O(wait_for_remote_r_i_1_n_0));
  LUT5 #(
    .INIT(32'hEEEEAEEE)) 
    wait_for_remote_r_i_2
       (.I0(channel_bond_r),
        .I1(wait_for_remote_r),
        .I2(\idle_xmit_cntr_reg_n_0_[0] ),
        .I3(\idle_xmit_cntr_reg_n_0_[1] ),
        .I4(wait_for_remote_r_i_3_n_0),
        .O(wait_for_remote_r_i_2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    wait_for_remote_r_i_3
       (.I0(\idle_xmit_cntr_reg_n_0_[3] ),
        .I1(\idle_xmit_cntr_reg_n_0_[5] ),
        .I2(\idle_xmit_cntr_reg_n_0_[4] ),
        .I3(\idle_xmit_cntr_reg_n_0_[2] ),
        .O(wait_for_remote_r_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wait_for_remote_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wait_for_remote_r_i_1_n_0),
        .Q(wait_for_remote_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \watchdog_count_r[0]_i_1 
       (.I0(watchdog_count_r[0]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[1]),
        .I3(reset_watchdog),
        .O(\watchdog_count_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFC2)) 
    \watchdog_count_r[1]_i_1 
       (.I0(watchdog_count_r[0]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[1]),
        .I3(reset_watchdog),
        .O(\watchdog_count_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \watchdog_count_r[2]_i_1 
       (.I0(watchdog_count_r[0]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[1]),
        .I3(reset_watchdog),
        .O(\watchdog_count_r[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\watchdog_count_r[0]_i_1_n_0 ),
        .Q(watchdog_count_r[0]),
        .R(CHANNEL_UP_RX_IF_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\watchdog_count_r[1]_i_1_n_0 ),
        .Q(watchdog_count_r[1]),
        .R(CHANNEL_UP_RX_IF_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\watchdog_count_r[2]_i_1_n_0 ),
        .Q(watchdog_count_r[2]),
        .R(CHANNEL_UP_RX_IF_reg_1));
endmodule

module aurora_64b66b_0_CH_BOND_MASTER
   (rxchanisaligned,
    do_rd_en_reg,
    D,
    user_clk,
    cbcc_reset_cbstg2_rd_clk,
    rxchanisaligned1_out,
    master_do_rd_en_out_reg,
    enchansync_dlyd_i_0,
    master_do_rd_en_q,
    DOP,
    CB_align_ver,
    CB_flag_flopped);
  output rxchanisaligned;
  output do_rd_en_reg;
  output [1:0]D;
  input user_clk;
  input cbcc_reset_cbstg2_rd_clk;
  input rxchanisaligned1_out;
  input master_do_rd_en_out_reg;
  input enchansync_dlyd_i_0;
  input master_do_rd_en_q;
  input [3:0]DOP;
  input CB_align_ver;
  input CB_flag_flopped;

  wire CB_align_ver;
  wire CB_flag_flopped;
  wire [1:0]D;
  wire [3:0]DOP;
  wire alignment_done_r;
  wire alignment_done_r_i_1_n_0;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_4_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_3_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__1_n_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [2:0]count_maxskew_load;
  wire \count_maxskew_load[0]_i_1_n_0 ;
  wire \count_maxskew_load[1]_i_1_n_0 ;
  wire \count_maxskew_load[2]_i_1_n_0 ;
  wire \count_maxskew_load[2]_i_2_n_0 ;
  wire do_rd_en_reg;
  wire enchansync_dlyd_i_0;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1__0_n_0;
  wire master_do_rd_en_out_reg;
  wire master_do_rd_en_q;
  wire rxchanisaligned;
  wire rxchanisaligned1_out;
  wire user_clk;

  LUT5 #(
    .INIT(32'h10FF1010)) 
    \CHBONDO[0]_i_1 
       (.I0(count_maxskew_load[0]),
        .I1(count_maxskew_load[2]),
        .I2(count_maxskew_load[1]),
        .I3(enchansync_dlyd_i_0),
        .I4(CB_align_ver),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \CHBONDO[1]_i_1 
       (.I0(alignment_done_r),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I2(count_maxskew_load[0]),
        .I3(count_maxskew_load[2]),
        .I4(count_maxskew_load[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF020202)) 
    alignment_done_r_i_1
       (.I0(count_maxskew_load[2]),
        .I1(count_maxskew_load[0]),
        .I2(count_maxskew_load[1]),
        .I3(enchansync_dlyd_i_0),
        .I4(alignment_done_r),
        .O(alignment_done_r_i_1_n_0));
  FDCE alignment_done_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(alignment_done_r_i_1_n_0),
        .Q(alignment_done_r));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__0 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[0]_i_3__1_n_0 ),
        .I2(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I3(DOP[0]),
        .I4(master_do_rd_en_q),
        .I5(\cb_rxdatavalid_cnt[0]_i_4_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h54B0B0B0)) 
    \cb_rxdatavalid_cnt[0]_i_2__0 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(DOP[1]),
        .I4(master_do_rd_en_q),
        .O(\cb_rxdatavalid_cnt[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h70000000)) 
    \cb_rxdatavalid_cnt[0]_i_3__1 
       (.I0(DOP[0]),
        .I1(master_do_rd_en_q),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \cb_rxdatavalid_cnt[0]_i_4 
       (.I0(enchansync_dlyd_i_0),
        .I1(master_do_rd_en_q),
        .I2(DOP[2]),
        .I3(DOP[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0080)) 
    \cb_rxdatavalid_cnt[1]_i_1__0 
       (.I0(enchansync_dlyd_i_0),
        .I1(master_do_rd_en_q),
        .I2(DOP[2]),
        .I3(DOP[1]),
        .I4(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I5(\cb_rxdatavalid_cnt[1]_i_3_n_0 ),
        .O(\cb_rxdatavalid_cnt[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80888080)) 
    \cb_rxdatavalid_cnt[1]_i_2__1 
       (.I0(enchansync_dlyd_i_0),
        .I1(master_do_rd_en_q),
        .I2(DOP[3]),
        .I3(CB_flag_flopped),
        .I4(DOP[2]),
        .O(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9830303018303030)) 
    \cb_rxdatavalid_cnt[1]_i_3 
       (.I0(DOP[1]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(master_do_rd_en_q),
        .I5(DOP[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \cb_rxdatavalid_cnt[2]_i_1__0 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(master_do_rd_en_q),
        .I2(DOP[1]),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[1]),
        .I5(\cb_rxdatavalid_cnt[2]_i_2__1_n_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFCC000000000000)) 
    \cb_rxdatavalid_cnt[2]_i_2__1 
       (.I0(CB_flag_flopped),
        .I1(DOP[3]),
        .I2(DOP[1]),
        .I3(DOP[2]),
        .I4(master_do_rd_en_q),
        .I5(enchansync_dlyd_i_0),
        .O(\cb_rxdatavalid_cnt[2]_i_2__1_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \count_maxskew_load[0]_i_1 
       (.I0(count_maxskew_load[2]),
        .I1(count_maxskew_load[1]),
        .I2(count_maxskew_load[0]),
        .I3(\count_maxskew_load[2]_i_2_n_0 ),
        .O(\count_maxskew_load[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0098)) 
    \count_maxskew_load[1]_i_1 
       (.I0(count_maxskew_load[0]),
        .I1(count_maxskew_load[1]),
        .I2(count_maxskew_load[2]),
        .I3(\count_maxskew_load[2]_i_2_n_0 ),
        .O(\count_maxskew_load[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \count_maxskew_load[2]_i_1 
       (.I0(\count_maxskew_load[2]_i_2_n_0 ),
        .I1(count_maxskew_load[0]),
        .I2(count_maxskew_load[1]),
        .I3(count_maxskew_load[2]),
        .O(\count_maxskew_load[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \count_maxskew_load[2]_i_2 
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(enchansync_dlyd_i_0),
        .I4(alignment_done_r),
        .O(\count_maxskew_load[2]_i_2_n_0 ));
  FDCE \count_maxskew_load_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[0]_i_1_n_0 ),
        .Q(count_maxskew_load[0]));
  FDCE \count_maxskew_load_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[1]_i_1_n_0 ),
        .Q(count_maxskew_load[1]));
  FDCE \count_maxskew_load_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[2]_i_1_n_0 ),
        .Q(count_maxskew_load[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane1_i_inferred_i_1
       (.I0(master_do_rd_en_out_reg),
        .I1(hold_rd_ptr_i),
        .O(do_rd_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hABFE)) 
    hold_rd_ptr_i_1__0
       (.I0(\count_maxskew_load[2]_i_2_n_0 ),
        .I1(count_maxskew_load[0]),
        .I2(count_maxskew_load[1]),
        .I3(count_maxskew_load[2]),
        .O(hold_rd_ptr_i_1__0_n_0));
  FDCE hold_rd_ptr_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__0_n_0),
        .Q(hold_rd_ptr_i));
  FDCE rxchanisaligned_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned1_out),
        .Q(rxchanisaligned));
endmodule

module aurora_64b66b_0_CH_BOND_SLAVE
   (master_stop_prev_cb_r,
    rxchanisaligned,
    do_rd_en_reg,
    user_clk,
    cbcc_reset_cbstg2_rd_clk,
    master_stop_prev_cb_r_reg_0,
    CB_av_s_r_reg_0,
    rxchanisaligned_reg_0,
    underflow_flag_c,
    DOP,
    master_do_rd_en_q,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_lane2_i_inferred_i_1_0);
  output master_stop_prev_cb_r;
  output rxchanisaligned;
  output do_rd_en_reg;
  input user_clk;
  input cbcc_reset_cbstg2_rd_clk;
  input master_stop_prev_cb_r_reg_0;
  input CB_av_s_r_reg_0;
  input [1:0]rxchanisaligned_reg_0;
  input underflow_flag_c;
  input [3:0]DOP;
  input master_do_rd_en_q;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_lane2_i_inferred_i_1_0;

  wire CB_align_ver;
  wire CB_av_s_r;
  wire CB_av_s_r0;
  wire CB_av_s_r_reg_0;
  wire CB_flag_flopped;
  wire [3:0]DOP;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_4__0_n_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_lane2_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1__1_n_0;
  wire \master_ack_cnt[0]_i_1__0_n_0 ;
  wire \master_ack_cnt[1]_i_1__0_n_0 ;
  wire \master_ack_cnt[1]_i_2__0_n_0 ;
  wire \master_ack_cnt_reg_n_0_[0] ;
  wire \master_ack_cnt_reg_n_0_[1] ;
  wire master_do_rd_en_q;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_i_1__0_n_0;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg_0;
  wire rxchanisaligned;
  wire rxchanisaligned_i_1__1_n_0;
  wire [1:0]rxchanisaligned_reg_0;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1__0_n_0;
  wire slave_stop_cb_r_i_2__0_n_0;
  wire underflow_flag_c;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1__0
       (.I0(CB_align_ver),
        .I1(CB_av_s_r_reg_0),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r));
  LUT6 #(
    .INIT(64'h00000000FB0B0B0B)) 
    \cb_rxdatavalid_cnt[0]_i_1__1 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__1_n_0 ),
        .I1(\cb_rxdatavalid_cnt[0]_i_3__0_n_0 ),
        .I2(\master_ack_cnt[1]_i_2__0_n_0 ),
        .I3(DOP[0]),
        .I4(master_do_rd_en_q),
        .I5(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h32D0D0D0)) 
    \cb_rxdatavalid_cnt[0]_i_2__1 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en_q),
        .I4(DOP[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFF7F7F7F)) 
    \cb_rxdatavalid_cnt[0]_i_3__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en_q),
        .I4(DOP[0]),
        .O(\cb_rxdatavalid_cnt[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \cb_rxdatavalid_cnt[1]_i_1__1 
       (.I0(DOP[1]),
        .I1(CB_av_s_r_reg_0),
        .I2(DOP[2]),
        .I3(master_do_rd_en_q),
        .I4(\master_ack_cnt[1]_i_2__0_n_0 ),
        .I5(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ),
        .O(\cb_rxdatavalid_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hB00C0C0C0C0C0C0C)) 
    \cb_rxdatavalid_cnt[1]_i_2__0 
       (.I0(DOP[0]),
        .I1(cb_rxdatavalid_cnt[2]),
        .I2(cb_rxdatavalid_cnt[1]),
        .I3(master_do_rd_en_q),
        .I4(DOP[1]),
        .I5(cb_rxdatavalid_cnt[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \cb_rxdatavalid_cnt[2]_i_1__1 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(\cb_rxdatavalid_cnt[2]_i_4__0_n_0 ),
        .I4(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAAAAAAAAAAA)) 
    \cb_rxdatavalid_cnt[2]_i_2__0 
       (.I0(\master_ack_cnt[1]_i_2__0_n_0 ),
        .I1(DOP[0]),
        .I2(master_do_rd_en_q),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[0]),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[2]_i_3__0 
       (.I0(DOP[1]),
        .I1(CB_av_s_r_reg_0),
        .I2(DOP[2]),
        .I3(master_do_rd_en_q),
        .O(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cb_rxdatavalid_cnt[2]_i_4__0 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(DOP[1]),
        .I2(master_do_rd_en_q),
        .O(\cb_rxdatavalid_cnt[2]_i_4__0_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane2_i_inferred_i_1
       (.I0(do_rd_en_lane2_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF04FF04FF040000)) 
    hold_rd_ptr_i_1__1
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(CB_av_s_r_reg_0),
        .I2(slave_stop_cb_r_i_2__0_n_0),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r),
        .I5(master_stop_next_cb_r),
        .O(hold_rd_ptr_i_1__1_n_0));
  FDCE hold_rd_ptr_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__1_n_0),
        .Q(hold_rd_ptr_i));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0BBB)) 
    \master_ack_cnt[0]_i_1__0 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(\master_ack_cnt[1]_i_2__0_n_0 ),
        .I3(CB_av_s_r_reg_0),
        .O(\master_ack_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    \master_ack_cnt[1]_i_1__0 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(\master_ack_cnt[1]_i_2__0_n_0 ),
        .I3(CB_av_s_r_reg_0),
        .O(\master_ack_cnt[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_2__0 
       (.I0(DOP[3]),
        .I1(master_do_rd_en_q),
        .I2(DOP[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_2__0_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\master_ack_cnt[0]_i_1__0_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[0] ));
  FDPE \master_ack_cnt_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\master_ack_cnt[1]_i_1__0_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h3F3F3F3F00080808)) 
    master_stop_next_cb_r_i_1__0
       (.I0(CB_av_s_r_reg_0),
        .I1(rxchanisaligned_reg_0[1]),
        .I2(rxchanisaligned_reg_0[0]),
        .I3(\master_ack_cnt_reg_n_0_[0] ),
        .I4(\master_ack_cnt_reg_n_0_[1] ),
        .I5(master_stop_next_cb_r),
        .O(master_stop_next_cb_r_i_1__0_n_0));
  FDCE master_stop_next_cb_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_i_1__0_n_0),
        .Q(master_stop_next_cb_r));
  FDCE master_stop_prev_cb_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_reg_0),
        .Q(master_stop_prev_cb_r));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__1
       (.I0(rxchanisaligned_reg_0[1]),
        .I1(rxchanisaligned_reg_0[0]),
        .I2(CB_av_s_r),
        .I3(hold_rd_ptr_i),
        .I4(underflow_flag_c),
        .I5(rxchanisaligned),
        .O(rxchanisaligned_i_1__1_n_0));
  FDCE rxchanisaligned_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_i_1__1_n_0),
        .Q(rxchanisaligned));
  LUT6 #(
    .INIT(64'hE0E00000E0EE0000)) 
    slave_stop_cb_r_i_1__0
       (.I0(master_stop_next_cb_r),
        .I1(master_stop_prev_cb_r),
        .I2(slave_stop_cb_r),
        .I3(slave_stop_cb_r_i_2__0_n_0),
        .I4(CB_av_s_r_reg_0),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(slave_stop_cb_r_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h7)) 
    slave_stop_cb_r_i_2__0
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2__0_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1__0_n_0),
        .Q(slave_stop_cb_r));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_CH_BOND_SLAVE" *) 
module aurora_64b66b_0_CH_BOND_SLAVE_66
   (rxchanisaligned,
    do_rd_en_reg,
    user_clk,
    cbcc_reset_cbstg2_rd_clk,
    enchansync_dlyd_i,
    rxchanisaligned_reg_0,
    underflow_flag_c,
    DOP,
    \cb_rxdatavalid_cnt_reg[1]_0 ,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_i_inferred_i_1_0);
  output rxchanisaligned;
  output do_rd_en_reg;
  input user_clk;
  input cbcc_reset_cbstg2_rd_clk;
  input enchansync_dlyd_i;
  input [1:0]rxchanisaligned_reg_0;
  input underflow_flag_c;
  input [3:0]DOP;
  input \cb_rxdatavalid_cnt_reg[1]_0 ;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_i_inferred_i_1_0;

  wire CB_align_ver;
  wire CB_av_s_r;
  wire CB_av_s_r0;
  wire CB_flag_flopped;
  wire [3:0]DOP;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_3_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_4_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[1]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire enchansync_dlyd_i;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1_n_0;
  wire \master_ack_cnt[0]_i_1_n_0 ;
  wire \master_ack_cnt[1]_i_1_n_0 ;
  wire \master_ack_cnt[1]_i_2_n_0 ;
  wire \master_ack_cnt_reg_n_0_[0] ;
  wire \master_ack_cnt_reg_n_0_[1] ;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_i_1_n_0;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_i_1_n_0;
  wire rxchanisaligned;
  wire rxchanisaligned_i_1__0_n_0;
  wire [1:0]rxchanisaligned_reg_0;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1_n_0;
  wire slave_stop_cb_r_i_2_n_0;
  wire underflow_flag_c;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1
       (.I0(CB_align_ver),
        .I1(enchansync_dlyd_i),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r));
  LUT6 #(
    .INIT(64'h00000000FB0B0B0B)) 
    \cb_rxdatavalid_cnt[0]_i_1 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[0]_i_3_n_0 ),
        .I2(\master_ack_cnt[1]_i_2_n_0 ),
        .I3(DOP[0]),
        .I4(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I5(\cb_rxdatavalid_cnt[2]_i_3_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h32D0D0D0)) 
    \cb_rxdatavalid_cnt[0]_i_2 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(DOP[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFF7F7F7F)) 
    \cb_rxdatavalid_cnt[0]_i_3 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(DOP[0]),
        .O(\cb_rxdatavalid_cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \cb_rxdatavalid_cnt[1]_i_1 
       (.I0(DOP[1]),
        .I1(enchansync_dlyd_i),
        .I2(DOP[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(\master_ack_cnt[1]_i_2_n_0 ),
        .I5(\cb_rxdatavalid_cnt[1]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB00C0C0C0C0C0C0C)) 
    \cb_rxdatavalid_cnt[1]_i_2 
       (.I0(DOP[0]),
        .I1(cb_rxdatavalid_cnt[2]),
        .I2(cb_rxdatavalid_cnt[1]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(DOP[1]),
        .I5(cb_rxdatavalid_cnt[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \cb_rxdatavalid_cnt[2]_i_1 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3_n_0 ),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(\cb_rxdatavalid_cnt[2]_i_4_n_0 ),
        .I4(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAAAAAAAAAAA)) 
    \cb_rxdatavalid_cnt[2]_i_2 
       (.I0(\master_ack_cnt[1]_i_2_n_0 ),
        .I1(DOP[0]),
        .I2(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[0]),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[2]_i_3 
       (.I0(DOP[1]),
        .I1(enchansync_dlyd_i),
        .I2(DOP[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cb_rxdatavalid_cnt[2]_i_4 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(DOP[1]),
        .I2(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_4_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_i_inferred_i_1
       (.I0(do_rd_en_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF04FF04FF040000)) 
    hold_rd_ptr_i_1
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(enchansync_dlyd_i),
        .I2(slave_stop_cb_r_i_2_n_0),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r),
        .I5(master_stop_next_cb_r),
        .O(hold_rd_ptr_i_1_n_0));
  FDCE hold_rd_ptr_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1_n_0),
        .Q(hold_rd_ptr_i));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0BBB)) 
    \master_ack_cnt[0]_i_1 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(\master_ack_cnt[1]_i_2_n_0 ),
        .I3(enchansync_dlyd_i),
        .O(\master_ack_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    \master_ack_cnt[1]_i_1 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(\master_ack_cnt[1]_i_2_n_0 ),
        .I3(enchansync_dlyd_i),
        .O(\master_ack_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_2 
       (.I0(DOP[3]),
        .I1(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I2(DOP[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_2_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\master_ack_cnt[0]_i_1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[0] ));
  FDPE \master_ack_cnt_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\master_ack_cnt[1]_i_1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h00FFFFFF002A0000)) 
    master_stop_next_cb_r_i_1
       (.I0(enchansync_dlyd_i),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(\master_ack_cnt_reg_n_0_[1] ),
        .I3(rxchanisaligned_reg_0[0]),
        .I4(rxchanisaligned_reg_0[1]),
        .I5(master_stop_next_cb_r),
        .O(master_stop_next_cb_r_i_1_n_0));
  FDCE master_stop_next_cb_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_i_1_n_0),
        .Q(master_stop_next_cb_r));
  LUT4 #(
    .INIT(16'h3F20)) 
    master_stop_prev_cb_r_i_1
       (.I0(enchansync_dlyd_i),
        .I1(rxchanisaligned_reg_0[0]),
        .I2(rxchanisaligned_reg_0[1]),
        .I3(master_stop_prev_cb_r),
        .O(master_stop_prev_cb_r_i_1_n_0));
  FDCE master_stop_prev_cb_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_i_1_n_0),
        .Q(master_stop_prev_cb_r));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__0
       (.I0(rxchanisaligned_reg_0[1]),
        .I1(rxchanisaligned_reg_0[0]),
        .I2(CB_av_s_r),
        .I3(hold_rd_ptr_i),
        .I4(underflow_flag_c),
        .I5(rxchanisaligned),
        .O(rxchanisaligned_i_1__0_n_0));
  FDCE rxchanisaligned_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_i_1__0_n_0),
        .Q(rxchanisaligned));
  LUT6 #(
    .INIT(64'hE0E00000E0EE0000)) 
    slave_stop_cb_r_i_1
       (.I0(master_stop_next_cb_r),
        .I1(master_stop_prev_cb_r),
        .I2(slave_stop_cb_r),
        .I3(slave_stop_cb_r_i_2_n_0),
        .I4(enchansync_dlyd_i),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(slave_stop_cb_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    slave_stop_cb_r_i_2
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1_n_0),
        .Q(slave_stop_cb_r));
endmodule

module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
   (DO,
    DOP,
    rxbuferr_out_i,
    rx_lossofsync_i_2,
    ch_bond_done_i,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    final_gater_for_fifo_din_i,
    link_reset_0_c,
    master_do_rd_en_q,
    bit_err_chan_bond_i,
    valid_btf_detect_dlyd1,
    hold_reg_reg_0,
    allow_block_sync_propagation_reg,
    p_15_in,
    cdr_reset_fsm_lnkreset_reg,
    data_fifo_0,
    do_rd_en_i,
    CB_flag_direct,
    CB_flag_direct_0,
    LINK_RESET_OUT0,
    ENABLE_ERR_DETECT_reg,
    any_vld_btf_i,
    in0,
    UNSCRAMBLED_DATA_OUT,
    out,
    Q,
    rxdatavalid_to_fifo_i,
    EN_CHAN_SYNC,
    user_clk,
    master_do_rd_en_q_reg_0,
    cbcc_fifo_reset_to_fifo_rd_clk,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    init_clk,
    cbcc_only_reset_rd_clk,
    cbcc_fifo_reset_wr_clk,
    valid_btf_detect_c,
    CB_detect0,
    D,
    \count_for_reset_r_reg[23]_0 ,
    rxchanisaligned_reg,
    allow_block_sync_propagation_reg_0,
    allow_block_sync_propagation,
    allow_block_sync_propagation_reg_1,
    cdr_reset_fsm_lnkreset,
    LINK_RESET_OUT_reg,
    \wdth_conv_1stage_reg[0]_0 ,
    CB_flag_flopped_reg_0,
    CB_flag_flopped_reg_1,
    link_reset_2_c,
    link_reset_1_c,
    rst_drp,
    hard_err_rst_int,
    cbcc_fifo_reset_to_fifo_wr_clk,
    enable_err_detect_i,
    illegal_btf_i,
    SR);
  output [63:0]DO;
  output [1:0]DOP;
  output [1:0]rxbuferr_out_i;
  output rx_lossofsync_i_2;
  output [0:0]ch_bond_done_i;
  output CC_detect_dlyd1;
  output CB_detect_dlyd0p5;
  output final_gater_for_fifo_din_i;
  output link_reset_0_c;
  output master_do_rd_en_q;
  output bit_err_chan_bond_i;
  output valid_btf_detect_dlyd1;
  output hold_reg_reg_0;
  output allow_block_sync_propagation_reg;
  output p_15_in;
  output cdr_reset_fsm_lnkreset_reg;
  output data_fifo_0;
  output do_rd_en_i;
  output CB_flag_direct;
  output CB_flag_direct_0;
  output LINK_RESET_OUT0;
  output ENABLE_ERR_DETECT_reg;
  output any_vld_btf_i;
  input in0;
  input [31:0]UNSCRAMBLED_DATA_OUT;
  input out;
  input [1:0]Q;
  input rxdatavalid_to_fifo_i;
  input EN_CHAN_SYNC;
  input user_clk;
  input master_do_rd_en_q_reg_0;
  input cbcc_fifo_reset_to_fifo_rd_clk;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input init_clk;
  input cbcc_only_reset_rd_clk;
  input cbcc_fifo_reset_wr_clk;
  input valid_btf_detect_c;
  input CB_detect0;
  input [1:0]D;
  input \count_for_reset_r_reg[23]_0 ;
  input [1:0]rxchanisaligned_reg;
  input allow_block_sync_propagation_reg_0;
  input allow_block_sync_propagation;
  input allow_block_sync_propagation_reg_1;
  input cdr_reset_fsm_lnkreset;
  input LINK_RESET_OUT_reg;
  input \wdth_conv_1stage_reg[0]_0 ;
  input [1:0]CB_flag_flopped_reg_0;
  input [1:0]CB_flag_flopped_reg_1;
  input link_reset_2_c;
  input link_reset_1_c;
  input rst_drp;
  input hard_err_rst_int;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input enable_err_detect_i;
  input illegal_btf_i;
  input [0:0]SR;

  wire ANY_VLD_BTF_FLAG_i_1_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2_n_0;
  wire CB_align_ver_i_3_n_0;
  wire CB_align_ver_i_4_n_0;
  wire CB_align_ver_i_5_n_0;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_direct_0;
  wire CB_flag_direct_1;
  wire CB_flag_flopped;
  wire [1:0]CB_flag_flopped_reg_0;
  wire [1:0]CB_flag_flopped_reg_1;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_r;
  wire [1:0]D;
  wire [63:0]DO;
  wire [1:0]DOP;
  wire ENABLE_ERR_DETECT_reg;
  wire EN_CHAN_SYNC;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT1__15;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0;
  wire \LINK_RESET[0]_i_2_n_0 ;
  wire \LINK_RESET[0]_i_3_n_0 ;
  wire \LINK_RESET[0]_i_4_n_0 ;
  wire \LINK_RESET[0]_i_5_n_0 ;
  wire \LINK_RESET[0]_i_6_n_0 ;
  wire LINK_RESET_OUT0;
  wire LINK_RESET_OUT_reg;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [31:0]UNSCRAMBLED_DATA_OUT;
  wire allow_block_sync_propagation;
  wire allow_block_sync_propagation_reg;
  wire allow_block_sync_propagation_reg_0;
  wire allow_block_sync_propagation_reg_1;
  wire any_vld_btf_fifo_din_detect;
  wire any_vld_btf_fifo_din_detect_dlyd;
  wire any_vld_btf_fifo_din_detect_dlyd_i_1_n_0;
  wire any_vld_btf_i;
  wire bit80_prsnt;
  wire bit_err_chan_bond_i;
  wire buffer_too_empty_c;
  wire cb_fifo_din_detect_q;
  wire cb_fifo_din_detect_q_i_2_n_0;
  wire cb_fifo_din_detect_q_i_3_n_0;
  wire cb_fifo_din_detect_q_i_4_n_0;
  wire cb_fifo_din_detect_q_i_5_n_0;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire cdr_reset_fsm_lnkreset;
  wire cdr_reset_fsm_lnkreset_reg;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2_n_7 ;
  wire \count_for_reset_r_reg[12]_i_1_n_0 ;
  wire \count_for_reset_r_reg[12]_i_1_n_1 ;
  wire \count_for_reset_r_reg[12]_i_1_n_2 ;
  wire \count_for_reset_r_reg[12]_i_1_n_3 ;
  wire \count_for_reset_r_reg[12]_i_1_n_4 ;
  wire \count_for_reset_r_reg[12]_i_1_n_5 ;
  wire \count_for_reset_r_reg[12]_i_1_n_6 ;
  wire \count_for_reset_r_reg[12]_i_1_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1_n_0 ;
  wire \count_for_reset_r_reg[16]_i_1_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1_n_7 ;
  wire \count_for_reset_r_reg[20]_i_1_n_1 ;
  wire \count_for_reset_r_reg[20]_i_1_n_2 ;
  wire \count_for_reset_r_reg[20]_i_1_n_3 ;
  wire \count_for_reset_r_reg[20]_i_1_n_4 ;
  wire \count_for_reset_r_reg[20]_i_1_n_5 ;
  wire \count_for_reset_r_reg[20]_i_1_n_6 ;
  wire \count_for_reset_r_reg[20]_i_1_n_7 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[4]_i_1_n_0 ;
  wire \count_for_reset_r_reg[4]_i_1_n_1 ;
  wire \count_for_reset_r_reg[4]_i_1_n_2 ;
  wire \count_for_reset_r_reg[4]_i_1_n_3 ;
  wire \count_for_reset_r_reg[4]_i_1_n_4 ;
  wire \count_for_reset_r_reg[4]_i_1_n_5 ;
  wire \count_for_reset_r_reg[4]_i_1_n_6 ;
  wire \count_for_reset_r_reg[4]_i_1_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1_n_7 ;
  wire data_fifo_0;
  wire do_rd_en;
  wire do_rd_en_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1_n_0;
  wire [79:0]en32_fifo_din_i;
  wire enable_err_detect_i;
  wire enchansync_dlyd_i;
  wire final_gater_for_fifo_din_i;
  wire first_cb_to_write_to_fifo;
  wire first_cb_to_write_to_fifo_dlyd;
  wire first_cb_to_write_to_fifo_dlyd_i_2_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_3_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_4_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_5_n_0;
  wire hard_err_rst_int;
  wire hold_reg;
  wire hold_reg_i_1_n_0;
  wire hold_reg_reg_0;
  wire illegal_btf_i;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire master_do_rd_en_q;
  wire master_do_rd_en_q_reg_0;
  wire mod_do_wr_en;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in0_in;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire p_0_in6_in;
  wire p_0_in8_in;
  wire [4:0]p_0_in__4;
  wire p_15_in;
  wire p_1_in;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire \raw_data_r_reg_n_0_[0] ;
  wire \raw_data_r_reg_n_0_[10] ;
  wire \raw_data_r_reg_n_0_[11] ;
  wire \raw_data_r_reg_n_0_[12] ;
  wire \raw_data_r_reg_n_0_[13] ;
  wire \raw_data_r_reg_n_0_[14] ;
  wire \raw_data_r_reg_n_0_[15] ;
  wire \raw_data_r_reg_n_0_[16] ;
  wire \raw_data_r_reg_n_0_[17] ;
  wire \raw_data_r_reg_n_0_[18] ;
  wire \raw_data_r_reg_n_0_[19] ;
  wire \raw_data_r_reg_n_0_[1] ;
  wire \raw_data_r_reg_n_0_[20] ;
  wire \raw_data_r_reg_n_0_[21] ;
  wire \raw_data_r_reg_n_0_[22] ;
  wire \raw_data_r_reg_n_0_[23] ;
  wire \raw_data_r_reg_n_0_[24] ;
  wire \raw_data_r_reg_n_0_[25] ;
  wire \raw_data_r_reg_n_0_[26] ;
  wire \raw_data_r_reg_n_0_[27] ;
  wire \raw_data_r_reg_n_0_[28] ;
  wire \raw_data_r_reg_n_0_[29] ;
  wire \raw_data_r_reg_n_0_[2] ;
  wire \raw_data_r_reg_n_0_[30] ;
  wire \raw_data_r_reg_n_0_[31] ;
  wire \raw_data_r_reg_n_0_[32] ;
  wire \raw_data_r_reg_n_0_[33] ;
  wire \raw_data_r_reg_n_0_[3] ;
  wire \raw_data_r_reg_n_0_[4] ;
  wire \raw_data_r_reg_n_0_[5] ;
  wire \raw_data_r_reg_n_0_[6] ;
  wire \raw_data_r_reg_n_0_[7] ;
  wire \raw_data_r_reg_n_0_[8] ;
  wire \raw_data_r_reg_n_0_[9] ;
  wire [34:0]raw_data_srl_out;
  wire rd_err_c;
  wire rd_err_pre;
  wire rst_drp;
  wire rx_lossofsync_i_2;
  wire [1:0]rxbuferr_out_i;
  wire rxchanisaligned;
  wire [1:0]rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_i;
  wire u_cdc_rxlossofsync_in_n_0;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire user_clk;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[0]_i_1_n_0 ;
  wire \wait_for_rd_en[1]_i_1_n_0 ;
  wire \wait_for_rd_en[2]_i_1_n_0 ;
  wire [1:0]wait_for_wr_en;
  wire \wait_for_wr_en[0]_i_1_n_0 ;
  wire \wait_for_wr_en[1]_i_1_n_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire [1:0]wait_for_wr_en_wr4;
  wire [39:0]wdth_conv_1stage;
  wire \wdth_conv_1stage_reg[0]_0 ;
  wire [39:32]wdth_conv_2stage;
  wire \wdth_conv_count[0]_i_1_n_0 ;
  wire \wdth_conv_count[1]_i_1_n_0 ;
  wire \wdth_conv_count_reg_n_0_[0] ;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [3:3]\NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED ;
  wire NLW_data_fifo_ALMOSTFULL_UNCONNECTED;
  wire NLW_data_fifo_DBITERR_UNCONNECTED;
  wire NLW_data_fifo_SBITERR_UNCONNECTED;
  wire [7:3]NLW_data_fifo_DOP_UNCONNECTED;
  wire [7:0]NLW_data_fifo_ECCPARITY_UNCONNECTED;
  wire [12:0]NLW_data_fifo_RDCOUNT_UNCONNECTED;
  wire [12:0]NLW_data_fifo_WRCOUNT_UNCONNECTED;
  wire \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000EA0000000000)) 
    ANY_VLD_BTF_FLAG_i_1
       (.I0(any_vld_btf_i),
        .I1(p_0_in0_in),
        .I2(any_vld_btf_fifo_din_detect_dlyd),
        .I3(wait_for_wr_en_wr4[1]),
        .I4(cbcc_fifo_reset_wr_clk),
        .I5(wait_for_wr_en_wr4[0]),
        .O(ANY_VLD_BTF_FLAG_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1_n_0),
        .Q(any_vld_btf_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    CB_align_ver_i_1
       (.I0(CB_align_ver_i_2_n_0),
        .I1(CB_align_ver_i_3_n_0),
        .I2(DO[56]),
        .I3(DO[53]),
        .I4(DO[57]),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00008000)) 
    CB_align_ver_i_2
       (.I0(DO[61]),
        .I1(DO[60]),
        .I2(DO[62]),
        .I3(DO[54]),
        .I4(CB_align_ver_i_4_n_0),
        .O(CB_align_ver_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CB_align_ver_i_3
       (.I0(DO[49]),
        .I1(DO[48]),
        .I2(DO[63]),
        .I3(DO[52]),
        .I4(CB_align_ver_i_5_n_0),
        .O(CB_align_ver_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_4
       (.I0(DOP[1]),
        .I1(DO[50]),
        .I2(DO[59]),
        .I3(master_do_rd_en_q),
        .O(CB_align_ver_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5
       (.I0(DO[58]),
        .I1(DO[55]),
        .I2(DO[51]),
        .I3(DOP[0]),
        .O(CB_align_ver_i_5_n_0));
  FDRE CB_align_ver_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(cbcc_fifo_reset_wr_clk));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_detect_dlyd1p0_reg
       (.C(out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(cbcc_fifo_reset_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1
       (.I0(master_do_rd_en_q),
        .I1(p_0_in6_in),
        .O(CB_flag_direct_1));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__0
       (.I0(master_do_rd_en_q),
        .I1(CB_flag_flopped_reg_1[1]),
        .O(CB_flag_direct));
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__1
       (.I0(master_do_rd_en_q),
        .I1(CB_flag_flopped_reg_0[1]),
        .O(CB_flag_direct_0));
  FDRE CB_flag_flopped_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(CB_flag_direct_1),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_0),
        .Q(rx_lossofsync_i_2),
        .S(cbcc_only_reset_rd_clk));
  FDRE CC_detect_dlyd1_reg
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(CC_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CC_detect_pulse_r_reg
       (.C(out),
        .CE(1'b1),
        .D(D[1]),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF80)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1
       (.I0(cb_fifo_din_detect_q),
        .I1(\wdth_conv_1stage_reg[0]_0 ),
        .I2(p_0_in0_in),
        .I3(final_gater_for_fifo_din_i),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0),
        .Q(final_gater_for_fifo_din_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT6 #(
    .INIT(64'h4155410000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT1__15),
        .I3(new_do_wr_en),
        .I4(bit_err_chan_bond_i),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3
       (.I0(en32_fifo_din_i[58]),
        .I1(en32_fifo_din_i[57]),
        .I2(en32_fifo_din_i[56]),
        .I3(FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0),
        .I4(FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT1__15));
  LUT5 #(
    .INIT(32'h11111554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_4
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[1]),
        .I4(wr_monitor_flag_reg[2]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_5
       (.I0(en32_fifo_din_i[61]),
        .I1(en32_fifo_din_i[62]),
        .I2(en32_fifo_din_i[60]),
        .I3(en32_fifo_din_i[59]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_6
       (.I0(en32_fifo_din_i[66]),
        .I1(en32_fifo_din_i[65]),
        .I2(en32_fifo_din_i[64]),
        .I3(en32_fifo_din_i[63]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_7
       (.I0(en32_fifo_din_i[67]),
        .I1(en32_fifo_din_i[68]),
        .I2(en32_fifo_din_i[69]),
        .I3(en32_fifo_din_i[70]),
        .I4(en32_fifo_din_i[71]),
        .I5(en32_fifo_din_i[76]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0),
        .Q(bit_err_chan_bond_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1 
       (.I0(\LINK_RESET[0]_i_2_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3_n_0 ),
        .I4(\LINK_RESET[0]_i_4_n_0 ),
        .I5(\LINK_RESET[0]_i_5_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6_n_0 ),
        .O(\LINK_RESET[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    LINK_RESET_OUT_i_1
       (.I0(link_reset_0_c),
        .I1(link_reset_2_c),
        .I2(link_reset_1_c),
        .I3(LINK_RESET_OUT_reg),
        .O(LINK_RESET_OUT0));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_0_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1 
       (.I0(hold_reg),
        .O(hold_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    SOFT_ERR0_i_1
       (.I0(CB_flag_flopped_reg_0[0]),
        .I1(master_do_rd_en_q),
        .I2(CB_flag_flopped_reg_1[0]),
        .I3(p_0_in8_in),
        .O(data_fifo_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(user_clk),
        .D(EN_CHAN_SYNC),
        .Q(enchansync_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(rxdatavalid_to_fifo_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000CCCE)) 
    allow_block_sync_propagation_i_1
       (.I0(allow_block_sync_propagation_reg_0),
        .I1(allow_block_sync_propagation),
        .I2(allow_block_sync_propagation_reg_1),
        .I3(cdr_reset_fsm_lnkreset),
        .I4(p_15_in),
        .O(allow_block_sync_propagation_reg));
  LUT4 #(
    .INIT(16'h0800)) 
    any_vld_btf_fifo_din_detect_dlyd_i_1
       (.I0(any_vld_btf_fifo_din_detect),
        .I1(wait_for_wr_en_wr4[1]),
        .I2(cbcc_fifo_reset_wr_clk),
        .I3(wait_for_wr_en_wr4[0]),
        .O(any_vld_btf_fifo_din_detect_dlyd_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    any_vld_btf_fifo_din_detect_dlyd_reg
       (.C(out),
        .CE(1'b1),
        .D(any_vld_btf_fifo_din_detect_dlyd_i_1_n_0),
        .Q(any_vld_btf_fifo_din_detect_dlyd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01000000)) 
    cb_fifo_din_detect_q_i_1
       (.I0(\raw_data_r_r_reg_n_0_[18] ),
        .I1(\raw_data_r_r_reg_n_0_[17] ),
        .I2(\raw_data_r_r_reg_n_0_[16] ),
        .I3(cb_fifo_din_detect_q_i_2_n_0),
        .I4(cb_fifo_din_detect_q_i_3_n_0),
        .O(any_vld_btf_fifo_din_detect));
  LUT5 #(
    .INIT(32'h00100000)) 
    cb_fifo_din_detect_q_i_2
       (.I0(\raw_data_r_r_reg_n_0_[19] ),
        .I1(\raw_data_r_r_reg_n_0_[20] ),
        .I2(\raw_data_r_r_reg_n_0_[22] ),
        .I3(\raw_data_r_r_reg_n_0_[21] ),
        .I4(cb_fifo_din_detect_q_i_4_n_0),
        .O(cb_fifo_din_detect_q_i_2_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    cb_fifo_din_detect_q_i_3
       (.I0(\raw_data_r_r_reg_n_0_[31] ),
        .I1(\raw_data_r_r_reg_n_0_[32] ),
        .I2(\raw_data_r_r_reg_n_0_[33] ),
        .I3(p_0_in0_in),
        .I4(cb_fifo_din_detect_q_i_5_n_0),
        .O(cb_fifo_din_detect_q_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    cb_fifo_din_detect_q_i_4
       (.I0(\raw_data_r_r_reg_n_0_[26] ),
        .I1(\raw_data_r_r_reg_n_0_[25] ),
        .I2(\raw_data_r_r_reg_n_0_[24] ),
        .I3(\raw_data_r_r_reg_n_0_[23] ),
        .O(cb_fifo_din_detect_q_i_4_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    cb_fifo_din_detect_q_i_5
       (.I0(\raw_data_r_r_reg_n_0_[30] ),
        .I1(\raw_data_r_r_reg_n_0_[29] ),
        .I2(\raw_data_r_r_reg_n_0_[28] ),
        .I3(\raw_data_r_r_reg_n_0_[27] ),
        .O(cb_fifo_din_detect_q_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cb_fifo_din_detect_q_reg
       (.C(out),
        .CE(1'b1),
        .D(any_vld_btf_fifo_din_detect),
        .Q(cb_fifo_din_detect_q),
        .R(cbcc_fifo_reset_wr_clk));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cdr_reset_fsm_cntr_r[7]_i_1 
       (.I0(rst_drp),
        .I1(hard_err_rst_int),
        .I2(link_reset_0_c),
        .I3(link_reset_2_c),
        .I4(link_reset_1_c),
        .O(p_15_in));
  LUT5 #(
    .INIT(32'h0000FF02)) 
    cdr_reset_fsm_lnkreset_i_1
       (.I0(LINK_RESET_OUT_reg),
        .I1(allow_block_sync_propagation),
        .I2(allow_block_sync_propagation_reg_1),
        .I3(cdr_reset_fsm_lnkreset),
        .I4(p_15_in),
        .O(cdr_reset_fsm_lnkreset_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_7 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2_n_0 ,\count_for_reset_r_reg[0]_i_2_n_1 ,\count_for_reset_r_reg[0]_i_2_n_2 ,\count_for_reset_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2_n_4 ,\count_for_reset_r_reg[0]_i_2_n_5 ,\count_for_reset_r_reg[0]_i_2_n_6 ,\count_for_reset_r_reg[0]_i_2_n_7 }),
        .S({count_for_reset_r_reg[3:1],\count_for_reset_r[0]_i_3_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_5 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_4 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1_n_7 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[12]_i_1 
       (.CI(\count_for_reset_r_reg[8]_i_1_n_0 ),
        .CO({\count_for_reset_r_reg[12]_i_1_n_0 ,\count_for_reset_r_reg[12]_i_1_n_1 ,\count_for_reset_r_reg[12]_i_1_n_2 ,\count_for_reset_r_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[12]_i_1_n_4 ,\count_for_reset_r_reg[12]_i_1_n_5 ,\count_for_reset_r_reg[12]_i_1_n_6 ,\count_for_reset_r_reg[12]_i_1_n_7 }),
        .S(count_for_reset_r_reg[15:12]));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1_n_6 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1_n_5 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1_n_4 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_7 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[16]_i_1 
       (.CI(\count_for_reset_r_reg[12]_i_1_n_0 ),
        .CO({\count_for_reset_r_reg[16]_i_1_n_0 ,\count_for_reset_r_reg[16]_i_1_n_1 ,\count_for_reset_r_reg[16]_i_1_n_2 ,\count_for_reset_r_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1_n_4 ,\count_for_reset_r_reg[16]_i_1_n_5 ,\count_for_reset_r_reg[16]_i_1_n_6 ,\count_for_reset_r_reg[16]_i_1_n_7 }),
        .S(count_for_reset_r_reg[19:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_6 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_5 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_4 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_6 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1_n_7 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[20]_i_1 
       (.CI(\count_for_reset_r_reg[16]_i_1_n_0 ),
        .CO({\NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED [3],\count_for_reset_r_reg[20]_i_1_n_1 ,\count_for_reset_r_reg[20]_i_1_n_2 ,\count_for_reset_r_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[20]_i_1_n_4 ,\count_for_reset_r_reg[20]_i_1_n_5 ,\count_for_reset_r_reg[20]_i_1_n_6 ,\count_for_reset_r_reg[20]_i_1_n_7 }),
        .S(count_for_reset_r_reg[23:20]));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1_n_6 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1_n_5 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1_n_4 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_5 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_4 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1_n_7 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[4]_i_1 
       (.CI(\count_for_reset_r_reg[0]_i_2_n_0 ),
        .CO({\count_for_reset_r_reg[4]_i_1_n_0 ,\count_for_reset_r_reg[4]_i_1_n_1 ,\count_for_reset_r_reg[4]_i_1_n_2 ,\count_for_reset_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[4]_i_1_n_4 ,\count_for_reset_r_reg[4]_i_1_n_5 ,\count_for_reset_r_reg[4]_i_1_n_6 ,\count_for_reset_r_reg[4]_i_1_n_7 }),
        .S(count_for_reset_r_reg[7:4]));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1_n_6 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1_n_5 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1_n_4 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_7 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[8]_i_1 
       (.CI(\count_for_reset_r_reg[4]_i_1_n_0 ),
        .CO({\count_for_reset_r_reg[8]_i_1_n_0 ,\count_for_reset_r_reg[8]_i_1_n_1 ,\count_for_reset_r_reg[8]_i_1_n_2 ,\count_for_reset_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1_n_4 ,\count_for_reset_r_reg[8]_i_1_n_5 ,\count_for_reset_r_reg[8]_i_1_n_6 ,\count_for_reset_r_reg[8]_i_1_n_7 }),
        .S(count_for_reset_r_reg[11:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_6 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0008),
    .ALMOST_FULL_OFFSET(13'h01C2),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    data_fifo
       (.ALMOSTEMPTY(buffer_too_empty_c),
        .ALMOSTFULL(NLW_data_fifo_ALMOSTFULL_UNCONNECTED),
        .DBITERR(NLW_data_fifo_DBITERR_UNCONNECTED),
        .DI({en32_fifo_din_i[71:40],en32_fifo_din_i[31:0]}),
        .DIP(en32_fifo_din_i[79:72]),
        .DO(DO),
        .DOP({NLW_data_fifo_DOP_UNCONNECTED[7],p_0_in6_in,p_0_in5_in,p_0_in8_in,NLW_data_fifo_DOP_UNCONNECTED[3],p_0_in4_in,DOP}),
        .ECCPARITY(NLW_data_fifo_ECCPARITY_UNCONNECTED[7:0]),
        .EMPTY(underflow_flag_c),
        .FULL(overflow_flag_c),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(user_clk),
        .RDCOUNT(NLW_data_fifo_RDCOUNT_UNCONNECTED[12:0]),
        .RDEN(master_do_rd_en_q_reg_0),
        .RDERR(rd_err_c),
        .REGCE(1'b1),
        .RST(cbcc_fifo_reset_to_fifo_rd_clk),
        .RSTREG(1'b0),
        .SBITERR(NLW_data_fifo_SBITERR_UNCONNECTED),
        .WRCLK(out),
        .WRCOUNT(NLW_data_fifo_WRCOUNT_UNCONNECTED[12:0]),
        .WREN(new_do_wr_en),
        .WRERR(wr_err_c));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    do_wr_en_i_1
       (.I0(wait_for_wr_en_wr4[0]),
        .I1(cbcc_fifo_reset_wr_clk),
        .I2(wait_for_wr_en_wr4[1]),
        .I3(p_1_in),
        .I4(overflow_flag_c),
        .I5(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0),
        .O(do_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(out),
        .CE(1'b1),
        .D(do_wr_en_i_1_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888880880888)) 
    \err_detect_i/SOFT_ERR0 
       (.I0(enable_err_detect_i),
        .I1(data_fifo_0),
        .I2(DOP[0]),
        .I3(hold_reg),
        .I4(DOP[1]),
        .I5(illegal_btf_i),
        .O(ENABLE_ERR_DETECT_reg));
  LUT5 #(
    .INIT(32'h01000000)) 
    first_cb_to_write_to_fifo_dlyd_i_1
       (.I0(\raw_data_r_reg_n_0_[18] ),
        .I1(\raw_data_r_reg_n_0_[17] ),
        .I2(\raw_data_r_reg_n_0_[16] ),
        .I3(first_cb_to_write_to_fifo_dlyd_i_2_n_0),
        .I4(first_cb_to_write_to_fifo_dlyd_i_3_n_0),
        .O(first_cb_to_write_to_fifo));
  LUT5 #(
    .INIT(32'h00100000)) 
    first_cb_to_write_to_fifo_dlyd_i_2
       (.I0(\raw_data_r_reg_n_0_[19] ),
        .I1(\raw_data_r_reg_n_0_[20] ),
        .I2(\raw_data_r_reg_n_0_[22] ),
        .I3(\raw_data_r_reg_n_0_[21] ),
        .I4(first_cb_to_write_to_fifo_dlyd_i_4_n_0),
        .O(first_cb_to_write_to_fifo_dlyd_i_2_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    first_cb_to_write_to_fifo_dlyd_i_3
       (.I0(\raw_data_r_reg_n_0_[31] ),
        .I1(\raw_data_r_reg_n_0_[32] ),
        .I2(\raw_data_r_reg_n_0_[33] ),
        .I3(p_1_in),
        .I4(first_cb_to_write_to_fifo_dlyd_i_5_n_0),
        .O(first_cb_to_write_to_fifo_dlyd_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    first_cb_to_write_to_fifo_dlyd_i_4
       (.I0(\raw_data_r_reg_n_0_[26] ),
        .I1(\raw_data_r_reg_n_0_[25] ),
        .I2(\raw_data_r_reg_n_0_[24] ),
        .I3(\raw_data_r_reg_n_0_[23] ),
        .O(first_cb_to_write_to_fifo_dlyd_i_4_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    first_cb_to_write_to_fifo_dlyd_i_5
       (.I0(\raw_data_r_reg_n_0_[30] ),
        .I1(\raw_data_r_reg_n_0_[29] ),
        .I2(\raw_data_r_reg_n_0_[28] ),
        .I3(\raw_data_r_reg_n_0_[27] ),
        .O(first_cb_to_write_to_fifo_dlyd_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    first_cb_to_write_to_fifo_dlyd_reg
       (.C(out),
        .CE(1'b1),
        .D(first_cb_to_write_to_fifo),
        .Q(first_cb_to_write_to_fifo_dlyd),
        .R(cbcc_fifo_reset_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    hold_reg_i_1
       (.I0(do_rd_en_reg_n_0),
        .I1(hold_reg),
        .O(hold_reg_i_1_n_0));
  FDRE hold_reg_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hold_reg_i_1_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE master_do_rd_en_q_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(master_do_rd_en_q_reg_0),
        .Q(master_do_rd_en_q),
        .R(cbcc_fifo_reset_rd_clk));
  LUT4 #(
    .INIT(16'h0800)) 
    new_do_wr_en_i_1
       (.I0(bit80_prsnt),
        .I1(wait_for_wr_en_wr4[1]),
        .I2(cbcc_fifo_reset_wr_clk),
        .I3(wait_for_wr_en_wr4[0]),
        .O(new_do_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(user_clk),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[0] ),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[10] ),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[11] ),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[12] ),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[13] ),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[14] ),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[15] ),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[16] ),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[17] ),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[18] ),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[19] ),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[1] ),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[20] ),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[21] ),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[22] ),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[23] ),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[24] ),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[25] ),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[26] ),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[27] ),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[28] ),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[29] ),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[2] ),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[30] ),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[31] ),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[32] ),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[33] ),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in),
        .Q(p_0_in0_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[3] ),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[4] ),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[5] ),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[6] ),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[7] ),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[8] ),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[9] ),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[0]),
        .Q(\raw_data_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[10]),
        .Q(\raw_data_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[11]),
        .Q(\raw_data_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[12]),
        .Q(\raw_data_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[13]),
        .Q(\raw_data_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[14]),
        .Q(\raw_data_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[15]),
        .Q(\raw_data_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[16]),
        .Q(\raw_data_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[17]),
        .Q(\raw_data_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[18]),
        .Q(\raw_data_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[19]),
        .Q(\raw_data_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[1]),
        .Q(\raw_data_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[20]),
        .Q(\raw_data_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[21]),
        .Q(\raw_data_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[22]),
        .Q(\raw_data_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[23]),
        .Q(\raw_data_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[24]),
        .Q(\raw_data_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[25]),
        .Q(\raw_data_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[26]),
        .Q(\raw_data_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[27]),
        .Q(\raw_data_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[28]),
        .Q(\raw_data_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[29]),
        .Q(\raw_data_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[2]),
        .Q(\raw_data_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[30]),
        .Q(\raw_data_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[31]),
        .Q(\raw_data_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[32]),
        .Q(\raw_data_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[33]),
        .Q(\raw_data_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[34]),
        .Q(p_1_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[3]),
        .Q(\raw_data_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[4]),
        .Q(\raw_data_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[5]),
        .Q(\raw_data_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[6]),
        .Q(\raw_data_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[7]),
        .Q(\raw_data_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[8]),
        .Q(\raw_data_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[9]),
        .Q(\raw_data_r_reg_n_0_[9] ),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_i[0]),
        .R(do_rd_en));
  aurora_64b66b_0_CH_BOND_SLAVE_66 \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_flag_flopped(CB_flag_flopped),
        .DOP({p_0_in6_in,p_0_in5_in,p_0_in8_in,p_0_in4_in}),
        .\cb_rxdatavalid_cnt_reg[1]_0 (master_do_rd_en_q),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_i),
        .enchansync_dlyd_i(enchansync_dlyd_i),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned_reg_0(rxchanisaligned_reg),
        .underflow_flag_c(underflow_flag_c),
        .user_clk(user_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[0].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[0]),
        .Q(raw_data_srl_out[0]),
        .Q31(\NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[10].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[10]),
        .Q(raw_data_srl_out[10]),
        .Q31(\NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[11].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[11]),
        .Q(raw_data_srl_out[11]),
        .Q31(\NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[12].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[12]),
        .Q(raw_data_srl_out[12]),
        .Q31(\NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[13].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[13]),
        .Q(raw_data_srl_out[13]),
        .Q31(\NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[14].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[14]),
        .Q(raw_data_srl_out[14]),
        .Q31(\NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[15].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[15]),
        .Q(raw_data_srl_out[15]),
        .Q31(\NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[16].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[16]),
        .Q(raw_data_srl_out[16]),
        .Q31(\NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[17].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[17]),
        .Q(raw_data_srl_out[17]),
        .Q31(\NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[18].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[18]),
        .Q(raw_data_srl_out[18]),
        .Q31(\NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[19].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[19]),
        .Q(raw_data_srl_out[19]),
        .Q31(\NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[1].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[1]),
        .Q(raw_data_srl_out[1]),
        .Q31(\NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[20].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[20]),
        .Q(raw_data_srl_out[20]),
        .Q31(\NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[21].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[21]),
        .Q(raw_data_srl_out[21]),
        .Q31(\NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[22].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[22]),
        .Q(raw_data_srl_out[22]),
        .Q31(\NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[23].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[23]),
        .Q(raw_data_srl_out[23]),
        .Q31(\NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[24].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[24]),
        .Q(raw_data_srl_out[24]),
        .Q31(\NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[25].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[25]),
        .Q(raw_data_srl_out[25]),
        .Q31(\NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[26].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[26]),
        .Q(raw_data_srl_out[26]),
        .Q31(\NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[27].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[27]),
        .Q(raw_data_srl_out[27]),
        .Q31(\NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[28].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[28]),
        .Q(raw_data_srl_out[28]),
        .Q31(\NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[29].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[29]),
        .Q(raw_data_srl_out[29]),
        .Q31(\NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[2].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[2]),
        .Q(raw_data_srl_out[2]),
        .Q31(\NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[30].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[30]),
        .Q(raw_data_srl_out[30]),
        .Q31(\NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[31].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[31]),
        .Q(raw_data_srl_out[31]),
        .Q31(\NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[32].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(Q[0]),
        .Q(raw_data_srl_out[32]),
        .Q31(\NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[33].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(Q[1]),
        .Q(raw_data_srl_out[33]),
        .Q31(\NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[34].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(rxdatavalid_to_fifo_i),
        .Q(raw_data_srl_out[34]),
        .Q31(\NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[3].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[3]),
        .Q(raw_data_srl_out[3]),
        .Q31(\NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[4].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[4]),
        .Q(raw_data_srl_out[4]),
        .Q31(\NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[5].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[5]),
        .Q(raw_data_srl_out[5]),
        .Q31(\NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[6].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[6]),
        .Q(raw_data_srl_out[6]),
        .Q31(\NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[7].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[7]),
        .Q(raw_data_srl_out[7]),
        .Q31(\NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[8].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[8]),
        .Q(raw_data_srl_out[8]),
        .Q31(\NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[9].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[9]),
        .Q(raw_data_srl_out[9]),
        .Q31(\NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED ));
  aurora_64b66b_0_cdc_sync__parameterized3_67 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .overflow_flag_c(overflow_flag_c),
        .user_clk(user_clk));
  aurora_64b66b_0_cdc_sync__parameterized1_68 u_cdc_rxlossofsync_in
       (.in0(in0),
        .s_level_out_d5_reg_0(u_cdc_rxlossofsync_in_n_0),
        .user_clk(user_clk));
  aurora_64b66b_0_cdc_sync__parameterized3_69 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .user_clk(user_clk),
        .wr_err_c(wr_err_c));
  aurora_64b66b_0_rst_sync__parameterized0_70 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1
       (.I0(buffer_too_empty_c),
        .I1(underflow_flag_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(SR));
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h87)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[2]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[0]),
        .O(\wait_for_rd_en[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \wait_for_rd_en[2]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\wait_for_rd_en[0]_i_1_n_0 ),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\wait_for_rd_en[1]_i_1_n_0 ),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\wait_for_rd_en[2]_i_1_n_0 ),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  LUT2 #(
    .INIT(4'hB)) 
    \wait_for_wr_en[0]_i_1 
       (.I0(wait_for_wr_en[1]),
        .I1(wait_for_wr_en[0]),
        .O(\wait_for_wr_en[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_for_wr_en[1]_i_1 
       (.I0(wait_for_wr_en[1]),
        .I1(wait_for_wr_en[0]),
        .O(\wait_for_wr_en[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en[0]_i_1_n_0 ),
        .Q(wait_for_wr_en[0]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en[1]_i_1_n_0 ),
        .Q(wait_for_wr_en[1]),
        .R(cbcc_fifo_reset_wr_clk));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(wait_for_wr_en[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(wait_for_wr_en[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFAAEAAAEAAAEAAA)) 
    \wdth_conv_1stage[39]_i_1 
       (.I0(do_wr_en),
        .I1(p_0_in0_in),
        .I2(cb_fifo_din_detect_q),
        .I3(\wdth_conv_1stage_reg[0]_0 ),
        .I4(first_cb_to_write_to_fifo_dlyd),
        .I5(p_1_in),
        .O(mod_do_wr_en));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[0] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(wdth_conv_1stage[0]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[10] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(wdth_conv_1stage[10]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[11] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(wdth_conv_1stage[11]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[12] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(wdth_conv_1stage[12]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[13] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(wdth_conv_1stage[13]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[14] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(wdth_conv_1stage[14]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[15] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(wdth_conv_1stage[15]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[16] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(wdth_conv_1stage[16]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[17] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(wdth_conv_1stage[17]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[18] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(wdth_conv_1stage[18]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[19] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(wdth_conv_1stage[19]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[1] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(wdth_conv_1stage[1]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[20] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(wdth_conv_1stage[20]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[21] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(wdth_conv_1stage[21]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[22] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(wdth_conv_1stage[22]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[23] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(wdth_conv_1stage[23]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[24] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(wdth_conv_1stage[24]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[25] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(wdth_conv_1stage[25]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[26] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(wdth_conv_1stage[26]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[27] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(wdth_conv_1stage[27]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[28] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(wdth_conv_1stage[28]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[29] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(wdth_conv_1stage[29]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[2] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(wdth_conv_1stage[2]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[30] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(wdth_conv_1stage[30]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[31] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(wdth_conv_1stage[31]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[32] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(wdth_conv_1stage[32]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[33] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(wdth_conv_1stage[33]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[34] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(rxdatavalid_lookahead_i),
        .Q(wdth_conv_1stage[34]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[35] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(CC_detect_pulse_r),
        .Q(wdth_conv_1stage[35]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[36] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(p_0_in0_in),
        .Q(wdth_conv_1stage[36]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[37] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(CB_detect_dlyd1),
        .Q(wdth_conv_1stage[37]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[38] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(D[0]),
        .Q(wdth_conv_1stage[38]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[39] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(D[1]),
        .Q(wdth_conv_1stage[39]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[3] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(wdth_conv_1stage[3]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[4] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(wdth_conv_1stage[4]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[5] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(wdth_conv_1stage[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[6] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(wdth_conv_1stage[6]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[7] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(wdth_conv_1stage[7]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[8] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(wdth_conv_1stage[8]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[9] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(wdth_conv_1stage[9]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[0]),
        .Q(en32_fifo_din_i[0]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[10]),
        .Q(en32_fifo_din_i[10]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[11]),
        .Q(en32_fifo_din_i[11]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[12]),
        .Q(en32_fifo_din_i[12]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[13]),
        .Q(en32_fifo_din_i[13]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[14]),
        .Q(en32_fifo_din_i[14]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[15]),
        .Q(en32_fifo_din_i[15]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[16]),
        .Q(en32_fifo_din_i[16]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[17]),
        .Q(en32_fifo_din_i[17]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[18]),
        .Q(en32_fifo_din_i[18]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[19]),
        .Q(en32_fifo_din_i[19]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[1]),
        .Q(en32_fifo_din_i[1]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[20]),
        .Q(en32_fifo_din_i[20]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[21]),
        .Q(en32_fifo_din_i[21]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[22]),
        .Q(en32_fifo_din_i[22]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[23]),
        .Q(en32_fifo_din_i[23]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[24]),
        .Q(en32_fifo_din_i[24]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[25]),
        .Q(en32_fifo_din_i[25]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[26]),
        .Q(en32_fifo_din_i[26]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[27]),
        .Q(en32_fifo_din_i[27]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[28]),
        .Q(en32_fifo_din_i[28]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[29]),
        .Q(en32_fifo_din_i[29]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[2]),
        .Q(en32_fifo_din_i[2]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[30]),
        .Q(en32_fifo_din_i[30]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[31]),
        .Q(en32_fifo_din_i[31]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[32]),
        .Q(wdth_conv_2stage[32]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[33]),
        .Q(wdth_conv_2stage[33]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[34]),
        .Q(wdth_conv_2stage[34]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[35] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[35]),
        .Q(wdth_conv_2stage[35]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[36] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[36]),
        .Q(wdth_conv_2stage[36]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[37] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[37]),
        .Q(wdth_conv_2stage[37]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[38] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[38]),
        .Q(wdth_conv_2stage[38]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[39] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[39]),
        .Q(wdth_conv_2stage[39]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[3]),
        .Q(en32_fifo_din_i[3]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[4]),
        .Q(en32_fifo_din_i[4]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[5]),
        .Q(en32_fifo_din_i[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[6]),
        .Q(en32_fifo_din_i[6]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[7]),
        .Q(en32_fifo_din_i[7]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[8]),
        .Q(en32_fifo_din_i[8]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[9]),
        .Q(en32_fifo_din_i[9]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[0]),
        .Q(en32_fifo_din_i[40]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[10]),
        .Q(en32_fifo_din_i[50]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[11]),
        .Q(en32_fifo_din_i[51]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[12]),
        .Q(en32_fifo_din_i[52]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[13]),
        .Q(en32_fifo_din_i[53]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[14]),
        .Q(en32_fifo_din_i[54]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[15]),
        .Q(en32_fifo_din_i[55]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[16]),
        .Q(en32_fifo_din_i[56]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[17]),
        .Q(en32_fifo_din_i[57]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[18]),
        .Q(en32_fifo_din_i[58]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[19]),
        .Q(en32_fifo_din_i[59]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[1]),
        .Q(en32_fifo_din_i[41]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[20]),
        .Q(en32_fifo_din_i[60]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[21]),
        .Q(en32_fifo_din_i[61]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[22]),
        .Q(en32_fifo_din_i[62]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[23]),
        .Q(en32_fifo_din_i[63]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[24]),
        .Q(en32_fifo_din_i[64]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[25]),
        .Q(en32_fifo_din_i[65]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[26]),
        .Q(en32_fifo_din_i[66]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[27]),
        .Q(en32_fifo_din_i[67]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[28]),
        .Q(en32_fifo_din_i[68]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[29]),
        .Q(en32_fifo_din_i[69]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[2]),
        .Q(en32_fifo_din_i[42]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[30]),
        .Q(en32_fifo_din_i[70]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[31]),
        .Q(en32_fifo_din_i[71]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[32]),
        .Q(en32_fifo_din_i[72]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[33]),
        .Q(en32_fifo_din_i[73]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[34]),
        .Q(en32_fifo_din_i[74]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[35] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[35]),
        .Q(en32_fifo_din_i[75]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[36] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[36]),
        .Q(en32_fifo_din_i[76]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[37] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[37]),
        .Q(en32_fifo_din_i[77]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[38] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[38]),
        .Q(en32_fifo_din_i[78]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[39] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[39]),
        .Q(en32_fifo_din_i[79]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[3]),
        .Q(en32_fifo_din_i[43]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[4]),
        .Q(en32_fifo_din_i[44]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[5]),
        .Q(en32_fifo_din_i[45]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[6]),
        .Q(en32_fifo_din_i[46]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[7]),
        .Q(en32_fifo_din_i[47]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[8]),
        .Q(en32_fifo_din_i[48]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[9]),
        .Q(en32_fifo_din_i[49]),
        .R(cbcc_fifo_reset_wr_clk));
  LUT5 #(
    .INIT(32'h00600000)) 
    \wdth_conv_count[0]_i_1 
       (.I0(\wdth_conv_count_reg_n_0_[0] ),
        .I1(mod_do_wr_en),
        .I2(wait_for_wr_en_wr4[1]),
        .I3(cbcc_fifo_reset_wr_clk),
        .I4(wait_for_wr_en_wr4[0]),
        .O(\wdth_conv_count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \wdth_conv_count[1]_i_1 
       (.I0(mod_do_wr_en),
        .I1(\wdth_conv_count_reg_n_0_[0] ),
        .I2(wait_for_wr_en_wr4[1]),
        .I3(cbcc_fifo_reset_wr_clk),
        .I4(wait_for_wr_en_wr4[0]),
        .O(\wdth_conv_count[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_count_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\wdth_conv_count[0]_i_1_n_0 ),
        .Q(\wdth_conv_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_count_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wdth_conv_count[1]_i_1_n_0 ),
        .Q(bit80_prsnt),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_i[1]),
        .R(do_rd_en));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__4[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \wr_monitor_flag[2]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_monitor_flag[3]_i_1 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[3]),
        .O(p_0_in__4[3]));
  LUT6 #(
    .INIT(64'h0404040404444444)) 
    \wr_monitor_flag[4]_i_1 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(new_do_wr_en),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[1]),
        .I5(wr_monitor_flag_reg[2]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_monitor_flag[4]_i_2 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[3]),
        .O(p_0_in__4[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING_22
   (enchansync_dlyd_i,
    data_fifo_0,
    DOP,
    rx_lossofsync_i_0,
    ch_bond_done_i,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    final_gater_for_fifo_din_lane2_i,
    link_reset_2_c,
    master_stop_prev_cb_r,
    bit_err_chan_bond_lane2_i,
    start_cb_writes_lane2_i,
    valid_btf_detect_dlyd1,
    hold_reg_reg_0,
    do_rd_en_lane2_i,
    rx_hard_err_usr,
    s_level_out_d5_reg,
    ENABLE_ERR_DETECT_reg,
    any_vld_btf_lane2_i,
    in0,
    UNSCRAMBLED_DATA_OUT,
    out,
    Q,
    rxdatavalid_to_fifo_lane2_i,
    EN_CHAN_SYNC,
    user_clk,
    data_fifo_1,
    cbcc_fifo_reset_to_fifo_rd_clk,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    init_clk,
    cbcc_only_reset_rd_clk,
    cbcc_fifo_reset_wr_clk,
    valid_btf_detect_c,
    CB_detect0,
    D,
    CB_flag_direct,
    master_stop_prev_cb_r_reg,
    \count_for_reset_r_reg[23]_0 ,
    rxchanisaligned_reg,
    \wdth_conv_1stage_reg[0]_0 ,
    START_CB_WRITES_OUT_reg_0,
    master_do_rd_en_q,
    rx_buf_err_i,
    rxbuferr_out_i,
    hard_err_usr_reg,
    cbcc_fifo_reset_to_fifo_wr_clk,
    enable_err_detect_i_0,
    rxdatavalid_to_lanes_i,
    illegal_btf_i_3,
    SR);
  output enchansync_dlyd_i;
  output [63:0]data_fifo_0;
  output [3:0]DOP;
  output rx_lossofsync_i_0;
  output [0:0]ch_bond_done_i;
  output CC_detect_dlyd1;
  output CB_detect_dlyd0p5;
  output final_gater_for_fifo_din_lane2_i;
  output link_reset_2_c;
  output master_stop_prev_cb_r;
  output bit_err_chan_bond_lane2_i;
  output start_cb_writes_lane2_i;
  output valid_btf_detect_dlyd1;
  output hold_reg_reg_0;
  output do_rd_en_lane2_i;
  output rx_hard_err_usr;
  output [0:0]s_level_out_d5_reg;
  output ENABLE_ERR_DETECT_reg;
  output any_vld_btf_lane2_i;
  input in0;
  input [31:0]UNSCRAMBLED_DATA_OUT;
  input out;
  input [1:0]Q;
  input rxdatavalid_to_fifo_lane2_i;
  input EN_CHAN_SYNC;
  input user_clk;
  input data_fifo_1;
  input cbcc_fifo_reset_to_fifo_rd_clk;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input init_clk;
  input cbcc_only_reset_rd_clk;
  input cbcc_fifo_reset_wr_clk;
  input valid_btf_detect_c;
  input CB_detect0;
  input [1:0]D;
  input CB_flag_direct;
  input master_stop_prev_cb_r_reg;
  input \count_for_reset_r_reg[23]_0 ;
  input [1:0]rxchanisaligned_reg;
  input \wdth_conv_1stage_reg[0]_0 ;
  input START_CB_WRITES_OUT_reg_0;
  input master_do_rd_en_q;
  input [0:0]rx_buf_err_i;
  input [1:0]rxbuferr_out_i;
  input hard_err_usr_reg;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input enable_err_detect_i_0;
  input rxdatavalid_to_lanes_i;
  input illegal_btf_i_3;
  input [0:0]SR;

  wire ANY_VLD_BTF_FLAG_i_1__1_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__1_n_0;
  wire CB_align_ver_i_3__1_n_0;
  wire CB_align_ver_i_4__1_n_0;
  wire CB_align_ver_i_5__1_n_0;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_r;
  wire [1:0]D;
  wire [3:0]DOP;
  wire ENABLE_ERR_DETECT_reg;
  wire EN_CHAN_SYNC;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT1__15;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_4__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_5__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_6__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_7__1_n_0;
  wire \LINK_RESET[0]_i_2__1_n_0 ;
  wire \LINK_RESET[0]_i_3__1_n_0 ;
  wire \LINK_RESET[0]_i_4__1_n_0 ;
  wire \LINK_RESET[0]_i_5__1_n_0 ;
  wire \LINK_RESET[0]_i_6__1_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire START_CB_WRITES_OUT_i_1_n_0;
  wire START_CB_WRITES_OUT_reg_0;
  wire [31:0]UNSCRAMBLED_DATA_OUT;
  wire any_vld_btf_fifo_din_detect;
  wire any_vld_btf_fifo_din_detect_dlyd;
  wire any_vld_btf_fifo_din_detect_dlyd_i_1__1_n_0;
  wire any_vld_btf_lane2_i;
  wire bit80_prsnt;
  wire bit_err_chan_bond_lane2_i;
  wire buffer_too_empty_c;
  wire cb_fifo_din_detect_q;
  wire cb_fifo_din_detect_q_i_2__1_n_0;
  wire cb_fifo_din_detect_q_i_3__1_n_0;
  wire cb_fifo_din_detect_q_i_4__1_n_0;
  wire cb_fifo_din_detect_q_i_5__1_n_0;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3__1_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__1_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_7 ;
  wire \count_for_reset_r_reg[12]_i_1__1_n_0 ;
  wire \count_for_reset_r_reg[12]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[12]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[12]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[12]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[12]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[12]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[12]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_0 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[20]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[20]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[20]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[20]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[20]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[20]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[20]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[4]_i_1__1_n_0 ;
  wire \count_for_reset_r_reg[4]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[4]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[4]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[4]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[4]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[4]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[4]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_7 ;
  wire [63:0]data_fifo_0;
  wire data_fifo_1;
  wire do_rd_en;
  wire do_rd_en_lane2_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1__1_n_0;
  wire [79:0]en32_fifo_din_i;
  wire enable_err_detect_i_0;
  wire enchansync_dlyd_i;
  wire final_gater_for_fifo_din_lane2_i;
  wire first_cb_to_write_to_fifo;
  wire first_cb_to_write_to_fifo_dlyd;
  wire first_cb_to_write_to_fifo_dlyd_i_2__1_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_3__1_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_4__1_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_5__1_n_0;
  wire hard_err_usr_reg;
  wire hold_reg;
  wire hold_reg_i_1__1_n_0;
  wire hold_reg_reg_0;
  wire illegal_btf_i_3;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_2_c;
  wire master_do_rd_en_q;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg;
  wire mod_do_wr_en;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__1_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in0_in;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire [4:0]p_0_in__8;
  wire p_1_in;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire \raw_data_r_reg_n_0_[0] ;
  wire \raw_data_r_reg_n_0_[10] ;
  wire \raw_data_r_reg_n_0_[11] ;
  wire \raw_data_r_reg_n_0_[12] ;
  wire \raw_data_r_reg_n_0_[13] ;
  wire \raw_data_r_reg_n_0_[14] ;
  wire \raw_data_r_reg_n_0_[15] ;
  wire \raw_data_r_reg_n_0_[16] ;
  wire \raw_data_r_reg_n_0_[17] ;
  wire \raw_data_r_reg_n_0_[18] ;
  wire \raw_data_r_reg_n_0_[19] ;
  wire \raw_data_r_reg_n_0_[1] ;
  wire \raw_data_r_reg_n_0_[20] ;
  wire \raw_data_r_reg_n_0_[21] ;
  wire \raw_data_r_reg_n_0_[22] ;
  wire \raw_data_r_reg_n_0_[23] ;
  wire \raw_data_r_reg_n_0_[24] ;
  wire \raw_data_r_reg_n_0_[25] ;
  wire \raw_data_r_reg_n_0_[26] ;
  wire \raw_data_r_reg_n_0_[27] ;
  wire \raw_data_r_reg_n_0_[28] ;
  wire \raw_data_r_reg_n_0_[29] ;
  wire \raw_data_r_reg_n_0_[2] ;
  wire \raw_data_r_reg_n_0_[30] ;
  wire \raw_data_r_reg_n_0_[31] ;
  wire \raw_data_r_reg_n_0_[32] ;
  wire \raw_data_r_reg_n_0_[33] ;
  wire \raw_data_r_reg_n_0_[3] ;
  wire \raw_data_r_reg_n_0_[4] ;
  wire \raw_data_r_reg_n_0_[5] ;
  wire \raw_data_r_reg_n_0_[6] ;
  wire \raw_data_r_reg_n_0_[7] ;
  wire \raw_data_r_reg_n_0_[8] ;
  wire \raw_data_r_reg_n_0_[9] ;
  wire [34:0]raw_data_srl_out;
  wire rd_err_c;
  wire rd_err_pre;
  wire [0:0]rx_buf_err_i;
  wire rx_hard_err_usr;
  wire rx_lossofsync_i_0;
  wire [1:0]rxbuferr_out_i;
  wire [1:0]rxbuferr_out_lane2_i;
  wire rxchanisaligned;
  wire [1:0]rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane2_i;
  wire rxdatavalid_to_lanes_i;
  wire [0:0]s_level_out_d5_reg;
  wire start_cb_writes_lane2_i;
  wire u_cdc_rxlossofsync_in_n_0;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire user_clk;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[0]_i_1__1_n_0 ;
  wire \wait_for_rd_en[1]_i_1__1_n_0 ;
  wire \wait_for_rd_en[2]_i_1__1_n_0 ;
  wire [1:0]wait_for_wr_en;
  wire \wait_for_wr_en[0]_i_1__1_n_0 ;
  wire \wait_for_wr_en[1]_i_1__1_n_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire [1:0]wait_for_wr_en_wr4;
  wire [39:0]wdth_conv_1stage;
  wire \wdth_conv_1stage_reg[0]_0 ;
  wire [39:32]wdth_conv_2stage;
  wire \wdth_conv_count[0]_i_1__1_n_0 ;
  wire \wdth_conv_count[1]_i_1__1_n_0 ;
  wire \wdth_conv_count_reg_n_0_[0] ;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [3:3]\NLW_count_for_reset_r_reg[20]_i_1__1_CO_UNCONNECTED ;
  wire NLW_data_fifo_ALMOSTFULL_UNCONNECTED;
  wire NLW_data_fifo_DBITERR_UNCONNECTED;
  wire NLW_data_fifo_SBITERR_UNCONNECTED;
  wire [7:3]NLW_data_fifo_DOP_UNCONNECTED;
  wire [7:0]NLW_data_fifo_ECCPARITY_UNCONNECTED;
  wire [12:0]NLW_data_fifo_RDCOUNT_UNCONNECTED;
  wire [12:0]NLW_data_fifo_WRCOUNT_UNCONNECTED;
  wire \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000EA0000000000)) 
    ANY_VLD_BTF_FLAG_i_1__1
       (.I0(any_vld_btf_lane2_i),
        .I1(p_0_in0_in),
        .I2(any_vld_btf_fifo_din_detect_dlyd),
        .I3(wait_for_wr_en_wr4[1]),
        .I4(cbcc_fifo_reset_wr_clk),
        .I5(wait_for_wr_en_wr4[0]),
        .O(ANY_VLD_BTF_FLAG_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__1_n_0),
        .Q(any_vld_btf_lane2_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    CB_align_ver_i_1__1
       (.I0(CB_align_ver_i_2__1_n_0),
        .I1(CB_align_ver_i_3__1_n_0),
        .I2(DOP[0]),
        .I3(data_fifo_0[55]),
        .I4(data_fifo_0[51]),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00008000)) 
    CB_align_ver_i_2__1
       (.I0(data_fifo_0[62]),
        .I1(data_fifo_0[54]),
        .I2(master_do_rd_en_q),
        .I3(data_fifo_0[59]),
        .I4(CB_align_ver_i_4__1_n_0),
        .O(CB_align_ver_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    CB_align_ver_i_3__1
       (.I0(data_fifo_0[58]),
        .I1(data_fifo_0[61]),
        .I2(data_fifo_0[56]),
        .I3(data_fifo_0[60]),
        .I4(CB_align_ver_i_5__1_n_0),
        .O(CB_align_ver_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    CB_align_ver_i_4__1
       (.I0(data_fifo_0[52]),
        .I1(data_fifo_0[63]),
        .I2(DOP[1]),
        .I3(data_fifo_0[50]),
        .O(CB_align_ver_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5__1
       (.I0(data_fifo_0[48]),
        .I1(data_fifo_0[49]),
        .I2(data_fifo_0[53]),
        .I3(data_fifo_0[57]),
        .O(CB_align_ver_i_5__1_n_0));
  FDRE CB_align_ver_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(cbcc_fifo_reset_wr_clk));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__1
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_detect_dlyd1p0_reg
       (.C(out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_flag_flopped_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_0),
        .Q(rx_lossofsync_i_0),
        .S(cbcc_only_reset_rd_clk));
  FDRE CC_detect_dlyd1_reg
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(CC_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CC_detect_pulse_r_reg
       (.C(out),
        .CE(1'b1),
        .D(D[1]),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF80)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__1
       (.I0(cb_fifo_din_detect_q),
        .I1(p_0_in0_in),
        .I2(\wdth_conv_1stage_reg[0]_0 ),
        .I3(final_gater_for_fifo_din_lane2_i),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0),
        .Q(final_gater_for_fifo_din_lane2_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT6 #(
    .INIT(64'h4155410000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT1__15),
        .I3(new_do_wr_en),
        .I4(bit_err_chan_bond_lane2_i),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT_i_4__1_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__1
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__1
       (.I0(en32_fifo_din_i[58]),
        .I1(en32_fifo_din_i[57]),
        .I2(en32_fifo_din_i[56]),
        .I3(FIRST_CB_BITERR_CB_RESET_OUT_i_5__1_n_0),
        .I4(FIRST_CB_BITERR_CB_RESET_OUT_i_6__1_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT_i_7__1_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT1__15));
  LUT5 #(
    .INIT(32'h11111554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_4__1
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[1]),
        .I4(wr_monitor_flag_reg[2]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_5__1
       (.I0(en32_fifo_din_i[61]),
        .I1(en32_fifo_din_i[62]),
        .I2(en32_fifo_din_i[60]),
        .I3(en32_fifo_din_i[59]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_6__1
       (.I0(en32_fifo_din_i[66]),
        .I1(en32_fifo_din_i[65]),
        .I2(en32_fifo_din_i[64]),
        .I3(en32_fifo_din_i[63]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_7__1
       (.I0(en32_fifo_din_i[67]),
        .I1(en32_fifo_din_i[68]),
        .I2(en32_fifo_din_i[69]),
        .I3(en32_fifo_din_i[70]),
        .I4(en32_fifo_din_i[71]),
        .I5(en32_fifo_din_i[76]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_7__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0),
        .Q(bit_err_chan_bond_lane2_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    HARD_ERR_i_3
       (.I0(hard_err_usr_reg),
        .I1(rxbuferr_out_lane2_i[0]),
        .I2(rxbuferr_out_lane2_i[1]),
        .O(s_level_out_d5_reg));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1__1 
       (.I0(\LINK_RESET[0]_i_2__1_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3__1_n_0 ),
        .I4(\LINK_RESET[0]_i_4__1_n_0 ),
        .I5(\LINK_RESET[0]_i_5__1_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2__1 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__1 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__1 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6__1_n_0 ),
        .O(\LINK_RESET[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__1 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6__1 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6__1_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_2_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1__1 
       (.I0(hold_reg),
        .O(hold_reg_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(user_clk),
        .D(EN_CHAN_SYNC),
        .Q(enchansync_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(rxdatavalid_to_fifo_lane2_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  LUT3 #(
    .INIT(8'h0E)) 
    START_CB_WRITES_OUT_i_1
       (.I0(start_cb_writes_lane2_i),
        .I1(START_CB_WRITES_OUT_reg_0),
        .I2(cbcc_fifo_reset_wr_clk),
        .O(START_CB_WRITES_OUT_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    START_CB_WRITES_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(START_CB_WRITES_OUT_i_1_n_0),
        .Q(start_cb_writes_lane2_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    any_vld_btf_fifo_din_detect_dlyd_i_1__1
       (.I0(any_vld_btf_fifo_din_detect),
        .I1(wait_for_wr_en_wr4[1]),
        .I2(cbcc_fifo_reset_wr_clk),
        .I3(wait_for_wr_en_wr4[0]),
        .O(any_vld_btf_fifo_din_detect_dlyd_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    any_vld_btf_fifo_din_detect_dlyd_reg
       (.C(out),
        .CE(1'b1),
        .D(any_vld_btf_fifo_din_detect_dlyd_i_1__1_n_0),
        .Q(any_vld_btf_fifo_din_detect_dlyd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01000000)) 
    cb_fifo_din_detect_q_i_1__1
       (.I0(\raw_data_r_r_reg_n_0_[18] ),
        .I1(\raw_data_r_r_reg_n_0_[17] ),
        .I2(\raw_data_r_r_reg_n_0_[16] ),
        .I3(cb_fifo_din_detect_q_i_2__1_n_0),
        .I4(cb_fifo_din_detect_q_i_3__1_n_0),
        .O(any_vld_btf_fifo_din_detect));
  LUT5 #(
    .INIT(32'h00100000)) 
    cb_fifo_din_detect_q_i_2__1
       (.I0(\raw_data_r_r_reg_n_0_[19] ),
        .I1(\raw_data_r_r_reg_n_0_[20] ),
        .I2(\raw_data_r_r_reg_n_0_[22] ),
        .I3(\raw_data_r_r_reg_n_0_[21] ),
        .I4(cb_fifo_din_detect_q_i_4__1_n_0),
        .O(cb_fifo_din_detect_q_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    cb_fifo_din_detect_q_i_3__1
       (.I0(\raw_data_r_r_reg_n_0_[31] ),
        .I1(\raw_data_r_r_reg_n_0_[32] ),
        .I2(\raw_data_r_r_reg_n_0_[33] ),
        .I3(p_0_in0_in),
        .I4(cb_fifo_din_detect_q_i_5__1_n_0),
        .O(cb_fifo_din_detect_q_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    cb_fifo_din_detect_q_i_4__1
       (.I0(\raw_data_r_r_reg_n_0_[26] ),
        .I1(\raw_data_r_r_reg_n_0_[25] ),
        .I2(\raw_data_r_r_reg_n_0_[24] ),
        .I3(\raw_data_r_r_reg_n_0_[23] ),
        .O(cb_fifo_din_detect_q_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    cb_fifo_din_detect_q_i_5__1
       (.I0(\raw_data_r_r_reg_n_0_[30] ),
        .I1(\raw_data_r_r_reg_n_0_[29] ),
        .I2(\raw_data_r_r_reg_n_0_[28] ),
        .I3(\raw_data_r_r_reg_n_0_[27] ),
        .O(cb_fifo_din_detect_q_i_5__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cb_fifo_din_detect_q_reg
       (.C(out),
        .CE(1'b1),
        .D(any_vld_btf_fifo_din_detect),
        .Q(cb_fifo_din_detect_q),
        .R(cbcc_fifo_reset_wr_clk));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__1 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__1_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_7 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__1_n_0 ,\count_for_reset_r_reg[0]_i_2__1_n_1 ,\count_for_reset_r_reg[0]_i_2__1_n_2 ,\count_for_reset_r_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__1_n_4 ,\count_for_reset_r_reg[0]_i_2__1_n_5 ,\count_for_reset_r_reg[0]_i_2__1_n_6 ,\count_for_reset_r_reg[0]_i_2__1_n_7 }),
        .S({count_for_reset_r_reg[3:1],\count_for_reset_r[0]_i_3__1_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_5 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_4 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1__1_n_7 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[12]_i_1__1 
       (.CI(\count_for_reset_r_reg[8]_i_1__1_n_0 ),
        .CO({\count_for_reset_r_reg[12]_i_1__1_n_0 ,\count_for_reset_r_reg[12]_i_1__1_n_1 ,\count_for_reset_r_reg[12]_i_1__1_n_2 ,\count_for_reset_r_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[12]_i_1__1_n_4 ,\count_for_reset_r_reg[12]_i_1__1_n_5 ,\count_for_reset_r_reg[12]_i_1__1_n_6 ,\count_for_reset_r_reg[12]_i_1__1_n_7 }),
        .S(count_for_reset_r_reg[15:12]));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1__1_n_6 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1__1_n_5 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1__1_n_4 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_7 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[16]_i_1__1 
       (.CI(\count_for_reset_r_reg[12]_i_1__1_n_0 ),
        .CO({\count_for_reset_r_reg[16]_i_1__1_n_0 ,\count_for_reset_r_reg[16]_i_1__1_n_1 ,\count_for_reset_r_reg[16]_i_1__1_n_2 ,\count_for_reset_r_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__1_n_4 ,\count_for_reset_r_reg[16]_i_1__1_n_5 ,\count_for_reset_r_reg[16]_i_1__1_n_6 ,\count_for_reset_r_reg[16]_i_1__1_n_7 }),
        .S(count_for_reset_r_reg[19:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_6 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_5 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_4 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_6 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1__1_n_7 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[20]_i_1__1 
       (.CI(\count_for_reset_r_reg[16]_i_1__1_n_0 ),
        .CO({\NLW_count_for_reset_r_reg[20]_i_1__1_CO_UNCONNECTED [3],\count_for_reset_r_reg[20]_i_1__1_n_1 ,\count_for_reset_r_reg[20]_i_1__1_n_2 ,\count_for_reset_r_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[20]_i_1__1_n_4 ,\count_for_reset_r_reg[20]_i_1__1_n_5 ,\count_for_reset_r_reg[20]_i_1__1_n_6 ,\count_for_reset_r_reg[20]_i_1__1_n_7 }),
        .S(count_for_reset_r_reg[23:20]));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1__1_n_6 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1__1_n_5 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1__1_n_4 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_5 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_4 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1__1_n_7 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[4]_i_1__1 
       (.CI(\count_for_reset_r_reg[0]_i_2__1_n_0 ),
        .CO({\count_for_reset_r_reg[4]_i_1__1_n_0 ,\count_for_reset_r_reg[4]_i_1__1_n_1 ,\count_for_reset_r_reg[4]_i_1__1_n_2 ,\count_for_reset_r_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[4]_i_1__1_n_4 ,\count_for_reset_r_reg[4]_i_1__1_n_5 ,\count_for_reset_r_reg[4]_i_1__1_n_6 ,\count_for_reset_r_reg[4]_i_1__1_n_7 }),
        .S(count_for_reset_r_reg[7:4]));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1__1_n_6 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1__1_n_5 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1__1_n_4 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_7 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[8]_i_1__1 
       (.CI(\count_for_reset_r_reg[4]_i_1__1_n_0 ),
        .CO({\count_for_reset_r_reg[8]_i_1__1_n_0 ,\count_for_reset_r_reg[8]_i_1__1_n_1 ,\count_for_reset_r_reg[8]_i_1__1_n_2 ,\count_for_reset_r_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__1_n_4 ,\count_for_reset_r_reg[8]_i_1__1_n_5 ,\count_for_reset_r_reg[8]_i_1__1_n_6 ,\count_for_reset_r_reg[8]_i_1__1_n_7 }),
        .S(count_for_reset_r_reg[11:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_6 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0008),
    .ALMOST_FULL_OFFSET(13'h01C2),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    data_fifo
       (.ALMOSTEMPTY(buffer_too_empty_c),
        .ALMOSTFULL(NLW_data_fifo_ALMOSTFULL_UNCONNECTED),
        .DBITERR(NLW_data_fifo_DBITERR_UNCONNECTED),
        .DI({en32_fifo_din_i[71:40],en32_fifo_din_i[31:0]}),
        .DIP(en32_fifo_din_i[79:72]),
        .DO(data_fifo_0),
        .DOP({NLW_data_fifo_DOP_UNCONNECTED[7],DOP[3],p_0_in5_in,DOP[2],NLW_data_fifo_DOP_UNCONNECTED[3],p_0_in4_in,DOP[1:0]}),
        .ECCPARITY(NLW_data_fifo_ECCPARITY_UNCONNECTED[7:0]),
        .EMPTY(underflow_flag_c),
        .FULL(overflow_flag_c),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(user_clk),
        .RDCOUNT(NLW_data_fifo_RDCOUNT_UNCONNECTED[12:0]),
        .RDEN(data_fifo_1),
        .RDERR(rd_err_c),
        .REGCE(1'b1),
        .RST(cbcc_fifo_reset_to_fifo_rd_clk),
        .RSTREG(1'b0),
        .SBITERR(NLW_data_fifo_SBITERR_UNCONNECTED),
        .WRCLK(out),
        .WRCOUNT(NLW_data_fifo_WRCOUNT_UNCONNECTED[12:0]),
        .WREN(new_do_wr_en),
        .WRERR(wr_err_c));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__1
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    do_wr_en_i_1__1
       (.I0(wait_for_wr_en_wr4[0]),
        .I1(cbcc_fifo_reset_wr_clk),
        .I2(wait_for_wr_en_wr4[1]),
        .I3(p_1_in),
        .I4(overflow_flag_c),
        .I5(FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0),
        .O(do_wr_en_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(out),
        .CE(1'b1),
        .D(do_wr_en_i_1__1_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888880880888)) 
    \err_detect_i/SOFT_ERR0__1 
       (.I0(enable_err_detect_i_0),
        .I1(rxdatavalid_to_lanes_i),
        .I2(DOP[0]),
        .I3(hold_reg),
        .I4(DOP[1]),
        .I5(illegal_btf_i_3),
        .O(ENABLE_ERR_DETECT_reg));
  LUT5 #(
    .INIT(32'h01000000)) 
    first_cb_to_write_to_fifo_dlyd_i_1__1
       (.I0(\raw_data_r_reg_n_0_[18] ),
        .I1(\raw_data_r_reg_n_0_[17] ),
        .I2(\raw_data_r_reg_n_0_[16] ),
        .I3(first_cb_to_write_to_fifo_dlyd_i_2__1_n_0),
        .I4(first_cb_to_write_to_fifo_dlyd_i_3__1_n_0),
        .O(first_cb_to_write_to_fifo));
  LUT5 #(
    .INIT(32'h00100000)) 
    first_cb_to_write_to_fifo_dlyd_i_2__1
       (.I0(\raw_data_r_reg_n_0_[19] ),
        .I1(\raw_data_r_reg_n_0_[20] ),
        .I2(\raw_data_r_reg_n_0_[22] ),
        .I3(\raw_data_r_reg_n_0_[21] ),
        .I4(first_cb_to_write_to_fifo_dlyd_i_4__1_n_0),
        .O(first_cb_to_write_to_fifo_dlyd_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    first_cb_to_write_to_fifo_dlyd_i_3__1
       (.I0(\raw_data_r_reg_n_0_[31] ),
        .I1(\raw_data_r_reg_n_0_[32] ),
        .I2(\raw_data_r_reg_n_0_[33] ),
        .I3(p_1_in),
        .I4(first_cb_to_write_to_fifo_dlyd_i_5__1_n_0),
        .O(first_cb_to_write_to_fifo_dlyd_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    first_cb_to_write_to_fifo_dlyd_i_4__1
       (.I0(\raw_data_r_reg_n_0_[26] ),
        .I1(\raw_data_r_reg_n_0_[25] ),
        .I2(\raw_data_r_reg_n_0_[24] ),
        .I3(\raw_data_r_reg_n_0_[23] ),
        .O(first_cb_to_write_to_fifo_dlyd_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    first_cb_to_write_to_fifo_dlyd_i_5__1
       (.I0(\raw_data_r_reg_n_0_[30] ),
        .I1(\raw_data_r_reg_n_0_[29] ),
        .I2(\raw_data_r_reg_n_0_[28] ),
        .I3(\raw_data_r_reg_n_0_[27] ),
        .O(first_cb_to_write_to_fifo_dlyd_i_5__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    first_cb_to_write_to_fifo_dlyd_reg
       (.C(out),
        .CE(1'b1),
        .D(first_cb_to_write_to_fifo),
        .Q(first_cb_to_write_to_fifo_dlyd),
        .R(cbcc_fifo_reset_wr_clk));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    hard_err_usr_i_2
       (.I0(rxbuferr_out_lane2_i[1]),
        .I1(rxbuferr_out_lane2_i[0]),
        .I2(rx_buf_err_i),
        .I3(rxbuferr_out_i[1]),
        .I4(hard_err_usr_reg),
        .I5(rxbuferr_out_i[0]),
        .O(rx_hard_err_usr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hE)) 
    hold_reg_i_1__1
       (.I0(do_rd_en_reg_n_0),
        .I1(hold_reg),
        .O(hold_reg_i_1__1_n_0));
  FDRE hold_reg_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hold_reg_i_1__1_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  LUT4 #(
    .INIT(16'h0800)) 
    new_do_wr_en_i_1__1
       (.I0(bit80_prsnt),
        .I1(wait_for_wr_en_wr4[1]),
        .I2(cbcc_fifo_reset_wr_clk),
        .I3(wait_for_wr_en_wr4[0]),
        .O(new_do_wr_en_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__1_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__0
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(user_clk),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[0] ),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[10] ),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[11] ),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[12] ),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[13] ),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[14] ),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[15] ),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[16] ),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[17] ),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[18] ),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[19] ),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[1] ),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[20] ),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[21] ),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[22] ),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[23] ),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[24] ),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[25] ),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[26] ),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[27] ),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[28] ),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[29] ),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[2] ),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[30] ),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[31] ),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[32] ),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[33] ),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in),
        .Q(p_0_in0_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[3] ),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[4] ),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[5] ),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[6] ),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[7] ),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[8] ),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[9] ),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[0]),
        .Q(\raw_data_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[10]),
        .Q(\raw_data_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[11]),
        .Q(\raw_data_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[12]),
        .Q(\raw_data_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[13]),
        .Q(\raw_data_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[14]),
        .Q(\raw_data_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[15]),
        .Q(\raw_data_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[16]),
        .Q(\raw_data_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[17]),
        .Q(\raw_data_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[18]),
        .Q(\raw_data_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[19]),
        .Q(\raw_data_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[1]),
        .Q(\raw_data_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[20]),
        .Q(\raw_data_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[21]),
        .Q(\raw_data_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[22]),
        .Q(\raw_data_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[23]),
        .Q(\raw_data_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[24]),
        .Q(\raw_data_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[25]),
        .Q(\raw_data_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[26]),
        .Q(\raw_data_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[27]),
        .Q(\raw_data_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[28]),
        .Q(\raw_data_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[29]),
        .Q(\raw_data_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[2]),
        .Q(\raw_data_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[30]),
        .Q(\raw_data_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[31]),
        .Q(\raw_data_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[32]),
        .Q(\raw_data_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[33]),
        .Q(\raw_data_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[34]),
        .Q(p_1_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[3]),
        .Q(\raw_data_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[4]),
        .Q(\raw_data_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[5]),
        .Q(\raw_data_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[6]),
        .Q(\raw_data_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[7]),
        .Q(\raw_data_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[8]),
        .Q(\raw_data_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[9]),
        .Q(\raw_data_r_reg_n_0_[9] ),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane2_i[0]),
        .R(do_rd_en));
  aurora_64b66b_0_CH_BOND_SLAVE \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_av_s_r_reg_0(enchansync_dlyd_i),
        .CB_flag_flopped(CB_flag_flopped),
        .DOP({DOP[3],p_0_in5_in,DOP[2],p_0_in4_in}),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_lane2_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_lane2_i),
        .master_do_rd_en_q(master_do_rd_en_q),
        .master_stop_prev_cb_r(master_stop_prev_cb_r),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_reg),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned_reg_0(rxchanisaligned_reg),
        .underflow_flag_c(underflow_flag_c),
        .user_clk(user_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[0].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[0].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[0]),
        .Q(raw_data_srl_out[0]),
        .Q31(\NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[10].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[10].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[10]),
        .Q(raw_data_srl_out[10]),
        .Q31(\NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[11].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[11].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[11]),
        .Q(raw_data_srl_out[11]),
        .Q31(\NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[12].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[12].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[12]),
        .Q(raw_data_srl_out[12]),
        .Q31(\NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[13].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[13].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[13]),
        .Q(raw_data_srl_out[13]),
        .Q31(\NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[14].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[14].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[14]),
        .Q(raw_data_srl_out[14]),
        .Q31(\NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[15].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[15].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[15]),
        .Q(raw_data_srl_out[15]),
        .Q31(\NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[16].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[16].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[16]),
        .Q(raw_data_srl_out[16]),
        .Q31(\NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[17].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[17].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[17]),
        .Q(raw_data_srl_out[17]),
        .Q31(\NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[18].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[18].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[18]),
        .Q(raw_data_srl_out[18]),
        .Q31(\NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[19].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[19].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[19]),
        .Q(raw_data_srl_out[19]),
        .Q31(\NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[1].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[1].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[1]),
        .Q(raw_data_srl_out[1]),
        .Q31(\NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[20].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[20].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[20]),
        .Q(raw_data_srl_out[20]),
        .Q31(\NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[21].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[21].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[21]),
        .Q(raw_data_srl_out[21]),
        .Q31(\NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[22].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[22].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[22]),
        .Q(raw_data_srl_out[22]),
        .Q31(\NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[23].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[23].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[23]),
        .Q(raw_data_srl_out[23]),
        .Q31(\NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[24].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[24].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[24]),
        .Q(raw_data_srl_out[24]),
        .Q31(\NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[25].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[25].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[25]),
        .Q(raw_data_srl_out[25]),
        .Q31(\NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[26].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[26].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[26]),
        .Q(raw_data_srl_out[26]),
        .Q31(\NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[27].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[27].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[27]),
        .Q(raw_data_srl_out[27]),
        .Q31(\NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[28].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[28].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[28]),
        .Q(raw_data_srl_out[28]),
        .Q31(\NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[29].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[29].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[29]),
        .Q(raw_data_srl_out[29]),
        .Q31(\NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[2].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[2].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[2]),
        .Q(raw_data_srl_out[2]),
        .Q31(\NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[30].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[30].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[30]),
        .Q(raw_data_srl_out[30]),
        .Q31(\NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[31].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[31].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[31]),
        .Q(raw_data_srl_out[31]),
        .Q31(\NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[32].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[32].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(Q[0]),
        .Q(raw_data_srl_out[32]),
        .Q31(\NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[33].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[33].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(Q[1]),
        .Q(raw_data_srl_out[33]),
        .Q31(\NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[34].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[34].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(rxdatavalid_to_fifo_lane2_i),
        .Q(raw_data_srl_out[34]),
        .Q31(\NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[3].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[3].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[3]),
        .Q(raw_data_srl_out[3]),
        .Q31(\NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[4].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[4].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[4]),
        .Q(raw_data_srl_out[4]),
        .Q31(\NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[5].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[5].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[5]),
        .Q(raw_data_srl_out[5]),
        .Q31(\NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[6].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[6].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[6]),
        .Q(raw_data_srl_out[6]),
        .Q31(\NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[7].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[7].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[7]),
        .Q(raw_data_srl_out[7]),
        .Q31(\NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[8].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[8].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[8]),
        .Q(raw_data_srl_out[8]),
        .Q31(\NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[9].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[9].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[9]),
        .Q(raw_data_srl_out[9]),
        .Q31(\NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED ));
  aurora_64b66b_0_cdc_sync__parameterized3 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .overflow_flag_c(overflow_flag_c),
        .user_clk(user_clk));
  aurora_64b66b_0_cdc_sync__parameterized1_59 u_cdc_rxlossofsync_in
       (.in0(in0),
        .s_level_out_d5_reg_0(u_cdc_rxlossofsync_in_n_0),
        .user_clk(user_clk));
  aurora_64b66b_0_cdc_sync__parameterized3_60 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .user_clk(user_clk),
        .wr_err_c(wr_err_c));
  aurora_64b66b_0_rst_sync__parameterized0_61 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__0
       (.I0(buffer_too_empty_c),
        .I1(underflow_flag_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(SR));
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h87)) 
    \wait_for_rd_en[0]_i_1__1 
       (.I0(wait_for_rd_en[2]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[0]),
        .O(\wait_for_rd_en[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE6)) 
    \wait_for_rd_en[1]_i_1__1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \wait_for_rd_en[2]_i_1__1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\wait_for_rd_en[0]_i_1__1_n_0 ),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\wait_for_rd_en[1]_i_1__1_n_0 ),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  LUT2 #(
    .INIT(4'hB)) 
    \wait_for_wr_en[0]_i_1__1 
       (.I0(wait_for_wr_en[1]),
        .I1(wait_for_wr_en[0]),
        .O(\wait_for_wr_en[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_for_wr_en[1]_i_1__1 
       (.I0(wait_for_wr_en[1]),
        .I1(wait_for_wr_en[0]),
        .O(\wait_for_wr_en[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en[0]_i_1__1_n_0 ),
        .Q(wait_for_wr_en[0]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en[1]_i_1__1_n_0 ),
        .Q(wait_for_wr_en[1]),
        .R(cbcc_fifo_reset_wr_clk));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(wait_for_wr_en[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(wait_for_wr_en[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFAAEAAAEAAAEAAA)) 
    \wdth_conv_1stage[39]_i_1__1 
       (.I0(do_wr_en),
        .I1(p_0_in0_in),
        .I2(cb_fifo_din_detect_q),
        .I3(\wdth_conv_1stage_reg[0]_0 ),
        .I4(first_cb_to_write_to_fifo_dlyd),
        .I5(p_1_in),
        .O(mod_do_wr_en));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[0] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(wdth_conv_1stage[0]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[10] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(wdth_conv_1stage[10]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[11] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(wdth_conv_1stage[11]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[12] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(wdth_conv_1stage[12]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[13] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(wdth_conv_1stage[13]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[14] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(wdth_conv_1stage[14]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[15] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(wdth_conv_1stage[15]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[16] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(wdth_conv_1stage[16]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[17] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(wdth_conv_1stage[17]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[18] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(wdth_conv_1stage[18]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[19] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(wdth_conv_1stage[19]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[1] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(wdth_conv_1stage[1]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[20] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(wdth_conv_1stage[20]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[21] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(wdth_conv_1stage[21]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[22] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(wdth_conv_1stage[22]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[23] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(wdth_conv_1stage[23]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[24] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(wdth_conv_1stage[24]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[25] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(wdth_conv_1stage[25]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[26] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(wdth_conv_1stage[26]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[27] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(wdth_conv_1stage[27]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[28] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(wdth_conv_1stage[28]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[29] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(wdth_conv_1stage[29]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[2] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(wdth_conv_1stage[2]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[30] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(wdth_conv_1stage[30]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[31] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(wdth_conv_1stage[31]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[32] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(wdth_conv_1stage[32]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[33] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(wdth_conv_1stage[33]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[34] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(rxdatavalid_lookahead_i),
        .Q(wdth_conv_1stage[34]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[35] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(CC_detect_pulse_r),
        .Q(wdth_conv_1stage[35]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[36] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(p_0_in0_in),
        .Q(wdth_conv_1stage[36]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[37] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(CB_detect_dlyd1),
        .Q(wdth_conv_1stage[37]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[38] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(D[0]),
        .Q(wdth_conv_1stage[38]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[39] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(D[1]),
        .Q(wdth_conv_1stage[39]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[3] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(wdth_conv_1stage[3]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[4] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(wdth_conv_1stage[4]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[5] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(wdth_conv_1stage[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[6] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(wdth_conv_1stage[6]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[7] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(wdth_conv_1stage[7]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[8] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(wdth_conv_1stage[8]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[9] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(wdth_conv_1stage[9]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[0]),
        .Q(en32_fifo_din_i[0]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[10]),
        .Q(en32_fifo_din_i[10]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[11]),
        .Q(en32_fifo_din_i[11]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[12]),
        .Q(en32_fifo_din_i[12]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[13]),
        .Q(en32_fifo_din_i[13]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[14]),
        .Q(en32_fifo_din_i[14]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[15]),
        .Q(en32_fifo_din_i[15]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[16]),
        .Q(en32_fifo_din_i[16]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[17]),
        .Q(en32_fifo_din_i[17]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[18]),
        .Q(en32_fifo_din_i[18]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[19]),
        .Q(en32_fifo_din_i[19]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[1]),
        .Q(en32_fifo_din_i[1]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[20]),
        .Q(en32_fifo_din_i[20]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[21]),
        .Q(en32_fifo_din_i[21]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[22]),
        .Q(en32_fifo_din_i[22]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[23]),
        .Q(en32_fifo_din_i[23]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[24]),
        .Q(en32_fifo_din_i[24]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[25]),
        .Q(en32_fifo_din_i[25]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[26]),
        .Q(en32_fifo_din_i[26]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[27]),
        .Q(en32_fifo_din_i[27]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[28]),
        .Q(en32_fifo_din_i[28]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[29]),
        .Q(en32_fifo_din_i[29]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[2]),
        .Q(en32_fifo_din_i[2]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[30]),
        .Q(en32_fifo_din_i[30]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[31]),
        .Q(en32_fifo_din_i[31]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[32]),
        .Q(wdth_conv_2stage[32]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[33]),
        .Q(wdth_conv_2stage[33]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[34]),
        .Q(wdth_conv_2stage[34]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[35] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[35]),
        .Q(wdth_conv_2stage[35]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[36] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[36]),
        .Q(wdth_conv_2stage[36]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[37] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[37]),
        .Q(wdth_conv_2stage[37]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[38] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[38]),
        .Q(wdth_conv_2stage[38]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[39] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[39]),
        .Q(wdth_conv_2stage[39]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[3]),
        .Q(en32_fifo_din_i[3]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[4]),
        .Q(en32_fifo_din_i[4]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[5]),
        .Q(en32_fifo_din_i[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[6]),
        .Q(en32_fifo_din_i[6]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[7]),
        .Q(en32_fifo_din_i[7]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[8]),
        .Q(en32_fifo_din_i[8]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[9]),
        .Q(en32_fifo_din_i[9]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[0]),
        .Q(en32_fifo_din_i[40]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[10]),
        .Q(en32_fifo_din_i[50]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[11]),
        .Q(en32_fifo_din_i[51]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[12]),
        .Q(en32_fifo_din_i[52]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[13]),
        .Q(en32_fifo_din_i[53]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[14]),
        .Q(en32_fifo_din_i[54]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[15]),
        .Q(en32_fifo_din_i[55]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[16]),
        .Q(en32_fifo_din_i[56]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[17]),
        .Q(en32_fifo_din_i[57]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[18]),
        .Q(en32_fifo_din_i[58]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[19]),
        .Q(en32_fifo_din_i[59]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[1]),
        .Q(en32_fifo_din_i[41]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[20]),
        .Q(en32_fifo_din_i[60]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[21]),
        .Q(en32_fifo_din_i[61]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[22]),
        .Q(en32_fifo_din_i[62]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[23]),
        .Q(en32_fifo_din_i[63]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[24]),
        .Q(en32_fifo_din_i[64]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[25]),
        .Q(en32_fifo_din_i[65]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[26]),
        .Q(en32_fifo_din_i[66]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[27]),
        .Q(en32_fifo_din_i[67]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[28]),
        .Q(en32_fifo_din_i[68]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[29]),
        .Q(en32_fifo_din_i[69]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[2]),
        .Q(en32_fifo_din_i[42]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[30]),
        .Q(en32_fifo_din_i[70]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[31]),
        .Q(en32_fifo_din_i[71]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[32]),
        .Q(en32_fifo_din_i[72]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[33]),
        .Q(en32_fifo_din_i[73]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[34]),
        .Q(en32_fifo_din_i[74]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[35] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[35]),
        .Q(en32_fifo_din_i[75]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[36] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[36]),
        .Q(en32_fifo_din_i[76]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[37] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[37]),
        .Q(en32_fifo_din_i[77]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[38] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[38]),
        .Q(en32_fifo_din_i[78]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[39] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[39]),
        .Q(en32_fifo_din_i[79]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[3]),
        .Q(en32_fifo_din_i[43]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[4]),
        .Q(en32_fifo_din_i[44]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[5]),
        .Q(en32_fifo_din_i[45]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[6]),
        .Q(en32_fifo_din_i[46]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[7]),
        .Q(en32_fifo_din_i[47]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[8]),
        .Q(en32_fifo_din_i[48]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[9]),
        .Q(en32_fifo_din_i[49]),
        .R(cbcc_fifo_reset_wr_clk));
  LUT5 #(
    .INIT(32'h00600000)) 
    \wdth_conv_count[0]_i_1__1 
       (.I0(\wdth_conv_count_reg_n_0_[0] ),
        .I1(mod_do_wr_en),
        .I2(wait_for_wr_en_wr4[1]),
        .I3(cbcc_fifo_reset_wr_clk),
        .I4(wait_for_wr_en_wr4[0]),
        .O(\wdth_conv_count[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \wdth_conv_count[1]_i_1__1 
       (.I0(mod_do_wr_en),
        .I1(\wdth_conv_count_reg_n_0_[0] ),
        .I2(wait_for_wr_en_wr4[1]),
        .I3(cbcc_fifo_reset_wr_clk),
        .I4(wait_for_wr_en_wr4[0]),
        .O(\wdth_conv_count[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_count_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\wdth_conv_count[0]_i_1__1_n_0 ),
        .Q(\wdth_conv_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_count_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wdth_conv_count[1]_i_1__1_n_0 ),
        .Q(bit80_prsnt),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane2_i[1]),
        .R(do_rd_en));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__1 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__8[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__8[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \wr_monitor_flag[2]_i_1__1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[2]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_monitor_flag[3]_i_1__1 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[3]),
        .O(p_0_in__8[3]));
  LUT6 #(
    .INIT(64'h0404040404444444)) 
    \wr_monitor_flag[4]_i_1__1 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(new_do_wr_en),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[1]),
        .I5(wr_monitor_flag_reg[2]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_monitor_flag[4]_i_2__1 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[3]),
        .O(p_0_in__8[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0
   (data_fifo_0,
    DOP,
    rx_lossofsync_i_1,
    ch_bond_done_i,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    start_cb_writes_lane1_i,
    final_gater_for_fifo_din_lane1_i,
    link_reset_1_c,
    bit_err_chan_bond_lane1_i,
    valid_btf_detect_dlyd1,
    hold_reg_reg_0,
    do_rd_en_lane1_i,
    \CHBONDO_reg[0]_0 ,
    \CHBONDO_reg[1]_0 ,
    wr_err_rd_clk_sync_reg_0,
    rx_buf_err_i,
    rxfsm_reset_i,
    ENABLE_ERR_DETECT_reg,
    any_vld_btf_lane1_i,
    in0,
    UNSCRAMBLED_DATA_OUT,
    out,
    Q,
    rxdatavalid_to_fifo_lane1_i,
    EN_CHAN_SYNC,
    user_clk,
    data_fifo_1,
    cbcc_fifo_reset_to_fifo_rd_clk,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    init_clk,
    cbcc_only_reset_rd_clk,
    cbcc_fifo_reset_wr_clk,
    valid_btf_detect_c,
    CB_detect0,
    D,
    CB_flag_direct,
    \count_for_reset_r_reg[23]_0 ,
    enchansync_dlyd_i,
    master_stop_prev_cb_r,
    \wdth_conv_1stage_reg[0]_0 ,
    rxbuferr_out_i,
    HARD_ERR_reg,
    master_do_rd_en_q,
    link_reset_2_c,
    link_reset_0_c,
    hard_err_rst_int,
    \rx_state_reg[0] ,
    rst_drp,
    cbcc_fifo_reset_to_fifo_wr_clk,
    enable_err_detect_i_1,
    rxdatavalid_to_lanes_i,
    illegal_btf_i_2,
    start_cb_writes_mastr_reg_0,
    SR);
  output [63:0]data_fifo_0;
  output [3:0]DOP;
  output rx_lossofsync_i_1;
  output [0:0]ch_bond_done_i;
  output CC_detect_dlyd1;
  output CB_detect_dlyd0p5;
  output start_cb_writes_lane1_i;
  output final_gater_for_fifo_din_lane1_i;
  output link_reset_1_c;
  output bit_err_chan_bond_lane1_i;
  output valid_btf_detect_dlyd1;
  output hold_reg_reg_0;
  output do_rd_en_lane1_i;
  output \CHBONDO_reg[0]_0 ;
  output [1:0]\CHBONDO_reg[1]_0 ;
  output wr_err_rd_clk_sync_reg_0;
  output [0:0]rx_buf_err_i;
  output rxfsm_reset_i;
  output ENABLE_ERR_DETECT_reg;
  output any_vld_btf_lane1_i;
  input in0;
  input [31:0]UNSCRAMBLED_DATA_OUT;
  input out;
  input [1:0]Q;
  input rxdatavalid_to_fifo_lane1_i;
  input EN_CHAN_SYNC;
  input user_clk;
  input data_fifo_1;
  input cbcc_fifo_reset_to_fifo_rd_clk;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input init_clk;
  input cbcc_only_reset_rd_clk;
  input cbcc_fifo_reset_wr_clk;
  input valid_btf_detect_c;
  input CB_detect0;
  input [1:0]D;
  input CB_flag_direct;
  input \count_for_reset_r_reg[23]_0 ;
  input enchansync_dlyd_i;
  input master_stop_prev_cb_r;
  input \wdth_conv_1stage_reg[0]_0 ;
  input [1:0]rxbuferr_out_i;
  input HARD_ERR_reg;
  input master_do_rd_en_q;
  input link_reset_2_c;
  input link_reset_0_c;
  input hard_err_rst_int;
  input \rx_state_reg[0] ;
  input rst_drp;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input enable_err_detect_i_1;
  input rxdatavalid_to_lanes_i;
  input illegal_btf_i_2;
  input start_cb_writes_mastr_reg_0;
  input [0:0]SR;

  wire ANY_VLD_BTF_FLAG_i_1__0_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__0_n_0;
  wire CB_align_ver_i_3__0_n_0;
  wire CB_align_ver_i_4__0_n_0;
  wire CB_align_ver_i_5__0_n_0;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_r;
  wire \CHBONDO_reg[0]_0 ;
  wire [1:0]\CHBONDO_reg[1]_0 ;
  wire [1:0]D;
  wire [3:0]DOP;
  wire ENABLE_ERR_DETECT_reg;
  wire EN_CHAN_SYNC;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT1__15;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_4__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_5__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_6__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_7__0_n_0;
  wire HARD_ERR_reg;
  wire \LINK_RESET[0]_i_2__0_n_0 ;
  wire \LINK_RESET[0]_i_3__0_n_0 ;
  wire \LINK_RESET[0]_i_4__0_n_0 ;
  wire \LINK_RESET[0]_i_5__0_n_0 ;
  wire \LINK_RESET[0]_i_6__0_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [31:0]UNSCRAMBLED_DATA_OUT;
  wire any_vld_btf_fifo_din_detect;
  wire any_vld_btf_fifo_din_detect_dlyd;
  wire any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0;
  wire any_vld_btf_lane1_i;
  wire bit80_prsnt;
  wire bit_err_chan_bond_lane1_i;
  wire buffer_too_empty_c;
  wire cb_fifo_din_detect_q;
  wire cb_fifo_din_detect_q_i_2__0_n_0;
  wire cb_fifo_din_detect_q_i_3__0_n_0;
  wire cb_fifo_din_detect_q_i_4__0_n_0;
  wire cb_fifo_din_detect_q_i_5__0_n_0;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire [1:0]ch_bond_m;
  wire \count_for_reset_r[0]_i_3__0_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__0_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_7 ;
  wire \count_for_reset_r_reg[12]_i_1__0_n_0 ;
  wire \count_for_reset_r_reg[12]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[12]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[12]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[12]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[12]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[12]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[12]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_0 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[20]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[20]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[20]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[20]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[20]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[20]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[20]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[4]_i_1__0_n_0 ;
  wire \count_for_reset_r_reg[4]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[4]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[4]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[4]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[4]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[4]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[4]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_7 ;
  wire [63:0]data_fifo_0;
  wire data_fifo_1;
  wire do_rd_en;
  wire do_rd_en_lane1_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1__0_n_0;
  wire [79:0]en32_fifo_din_i;
  wire enable_err_detect_i_1;
  wire enchansync_dlyd_i;
  wire enchansync_dlyd_i_0;
  wire final_gater_for_fifo_din_lane1_i;
  wire first_cb_to_write_to_fifo;
  wire first_cb_to_write_to_fifo_dlyd;
  wire first_cb_to_write_to_fifo_dlyd_i_2__0_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_3__0_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_4__0_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_5__0_n_0;
  wire hard_err_rst_int;
  wire hold_reg;
  wire hold_reg_i_1__0_n_0;
  wire hold_reg_reg_0;
  wire illegal_btf_i_2;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire master_do_rd_en_q;
  wire master_stop_prev_cb_r;
  wire mod_do_wr_en;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__0_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in13_in;
  wire p_0_in1_in;
  wire p_0_in5_in;
  wire p_0_in6_in;
  wire [4:0]p_0_in__6;
  wire p_11_in;
  wire p_1_in;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire \raw_data_r_reg_n_0_[0] ;
  wire \raw_data_r_reg_n_0_[10] ;
  wire \raw_data_r_reg_n_0_[11] ;
  wire \raw_data_r_reg_n_0_[12] ;
  wire \raw_data_r_reg_n_0_[13] ;
  wire \raw_data_r_reg_n_0_[14] ;
  wire \raw_data_r_reg_n_0_[15] ;
  wire \raw_data_r_reg_n_0_[16] ;
  wire \raw_data_r_reg_n_0_[17] ;
  wire \raw_data_r_reg_n_0_[18] ;
  wire \raw_data_r_reg_n_0_[19] ;
  wire \raw_data_r_reg_n_0_[1] ;
  wire \raw_data_r_reg_n_0_[20] ;
  wire \raw_data_r_reg_n_0_[21] ;
  wire \raw_data_r_reg_n_0_[22] ;
  wire \raw_data_r_reg_n_0_[23] ;
  wire \raw_data_r_reg_n_0_[24] ;
  wire \raw_data_r_reg_n_0_[25] ;
  wire \raw_data_r_reg_n_0_[26] ;
  wire \raw_data_r_reg_n_0_[27] ;
  wire \raw_data_r_reg_n_0_[28] ;
  wire \raw_data_r_reg_n_0_[29] ;
  wire \raw_data_r_reg_n_0_[2] ;
  wire \raw_data_r_reg_n_0_[30] ;
  wire \raw_data_r_reg_n_0_[31] ;
  wire \raw_data_r_reg_n_0_[32] ;
  wire \raw_data_r_reg_n_0_[33] ;
  wire \raw_data_r_reg_n_0_[3] ;
  wire \raw_data_r_reg_n_0_[4] ;
  wire \raw_data_r_reg_n_0_[5] ;
  wire \raw_data_r_reg_n_0_[6] ;
  wire \raw_data_r_reg_n_0_[7] ;
  wire \raw_data_r_reg_n_0_[8] ;
  wire \raw_data_r_reg_n_0_[9] ;
  wire [34:0]raw_data_srl_out;
  wire rd_err_c;
  wire rd_err_pre;
  wire rst_drp;
  wire [0:0]rx_buf_err_i;
  wire rx_lossofsync_i_1;
  wire \rx_state_reg[0] ;
  wire [1:0]rxbuferr_out_i;
  wire [1:0]rxbuferr_out_lane1_i;
  wire rxchanisaligned;
  wire rxchanisaligned1_out;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane1_i;
  wire rxdatavalid_to_lanes_i;
  wire rxfsm_reset_i;
  wire start_cb_writes_lane1_i;
  wire start_cb_writes_mastr;
  wire start_cb_writes_mastr_i_1_n_0;
  wire start_cb_writes_mastr_reg_0;
  wire start_cb_writes_stg1;
  wire start_cb_writes_stg2;
  wire start_cb_writes_stg3;
  wire start_cb_writes_stg4;
  wire start_cb_writes_stg5;
  wire start_cb_writes_stg6;
  wire start_cb_writes_stg7;
  wire u_cdc_rxlossofsync_in_n_0;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire user_clk;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[0]_i_1__0_n_0 ;
  wire \wait_for_rd_en[1]_i_1__0_n_0 ;
  wire \wait_for_rd_en[2]_i_1__0_n_0 ;
  wire [1:0]wait_for_wr_en;
  wire \wait_for_wr_en[0]_i_1__0_n_0 ;
  wire \wait_for_wr_en[1]_i_1__0_n_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire [1:0]wait_for_wr_en_wr4;
  wire [39:0]wdth_conv_1stage;
  wire \wdth_conv_1stage_reg[0]_0 ;
  wire [39:32]wdth_conv_2stage;
  wire \wdth_conv_count[0]_i_1__0_n_0 ;
  wire \wdth_conv_count[1]_i_1__0_n_0 ;
  wire \wdth_conv_count_reg_n_0_[0] ;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_err_rd_clk_sync_reg_0;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [3:3]\NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED ;
  wire NLW_data_fifo_ALMOSTFULL_UNCONNECTED;
  wire NLW_data_fifo_DBITERR_UNCONNECTED;
  wire NLW_data_fifo_SBITERR_UNCONNECTED;
  wire [7:0]NLW_data_fifo_ECCPARITY_UNCONNECTED;
  wire [12:0]NLW_data_fifo_RDCOUNT_UNCONNECTED;
  wire [12:0]NLW_data_fifo_WRCOUNT_UNCONNECTED;
  wire \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000EA0000000000)) 
    ANY_VLD_BTF_FLAG_i_1__0
       (.I0(any_vld_btf_lane1_i),
        .I1(p_0_in1_in),
        .I2(any_vld_btf_fifo_din_detect_dlyd),
        .I3(wait_for_wr_en_wr4[1]),
        .I4(cbcc_fifo_reset_wr_clk),
        .I5(wait_for_wr_en_wr4[0]),
        .O(ANY_VLD_BTF_FLAG_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__0_n_0),
        .Q(any_vld_btf_lane1_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    CB_align_ver_i_1__0
       (.I0(CB_align_ver_i_2__0_n_0),
        .I1(CB_align_ver_i_3__0_n_0),
        .I2(data_fifo_0[51]),
        .I3(data_fifo_0[49]),
        .I4(data_fifo_0[55]),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00004000)) 
    CB_align_ver_i_2__0
       (.I0(data_fifo_0[53]),
        .I1(data_fifo_0[62]),
        .I2(master_do_rd_en_q),
        .I3(data_fifo_0[61]),
        .I4(CB_align_ver_i_4__0_n_0),
        .O(CB_align_ver_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    CB_align_ver_i_3__0
       (.I0(data_fifo_0[59]),
        .I1(data_fifo_0[60]),
        .I2(data_fifo_0[58]),
        .I3(data_fifo_0[54]),
        .I4(CB_align_ver_i_5__0_n_0),
        .O(CB_align_ver_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    CB_align_ver_i_4__0
       (.I0(data_fifo_0[52]),
        .I1(data_fifo_0[63]),
        .I2(DOP[1]),
        .I3(DOP[0]),
        .O(CB_align_ver_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5__0
       (.I0(data_fifo_0[57]),
        .I1(data_fifo_0[56]),
        .I2(data_fifo_0[48]),
        .I3(data_fifo_0[50]),
        .O(CB_align_ver_i_5__0_n_0));
  FDRE CB_align_ver_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(cbcc_fifo_reset_wr_clk));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__0
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_detect_dlyd1p0_reg
       (.C(out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_flag_flopped_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_0),
        .Q(rx_lossofsync_i_1),
        .S(cbcc_only_reset_rd_clk));
  FDRE CC_detect_dlyd1_reg
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(CC_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CC_detect_pulse_r_reg
       (.C(out),
        .CE(1'b1),
        .D(D[1]),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  FDRE \CHBONDO_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_m[0]),
        .Q(\CHBONDO_reg[1]_0 [0]),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE \CHBONDO_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_m[1]),
        .Q(\CHBONDO_reg[1]_0 [1]),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT4 #(
    .INIT(16'hFF80)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__0
       (.I0(\wdth_conv_1stage_reg[0]_0 ),
        .I1(cb_fifo_din_detect_q),
        .I2(p_0_in1_in),
        .I3(final_gater_for_fifo_din_lane1_i),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0),
        .Q(final_gater_for_fifo_din_lane1_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT6 #(
    .INIT(64'h4155410000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__0
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT1__15),
        .I3(new_do_wr_en),
        .I4(bit_err_chan_bond_lane1_i),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT_i_4__0_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__0
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__0
       (.I0(en32_fifo_din_i[58]),
        .I1(en32_fifo_din_i[57]),
        .I2(en32_fifo_din_i[56]),
        .I3(FIRST_CB_BITERR_CB_RESET_OUT_i_5__0_n_0),
        .I4(FIRST_CB_BITERR_CB_RESET_OUT_i_6__0_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT_i_7__0_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT1__15));
  LUT5 #(
    .INIT(32'h11111554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_4__0
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[1]),
        .I4(wr_monitor_flag_reg[2]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_5__0
       (.I0(en32_fifo_din_i[61]),
        .I1(en32_fifo_din_i[62]),
        .I2(en32_fifo_din_i[60]),
        .I3(en32_fifo_din_i[59]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_6__0
       (.I0(en32_fifo_din_i[66]),
        .I1(en32_fifo_din_i[65]),
        .I2(en32_fifo_din_i[64]),
        .I3(en32_fifo_din_i[63]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_7__0
       (.I0(en32_fifo_din_i[67]),
        .I1(en32_fifo_din_i[68]),
        .I2(en32_fifo_din_i[69]),
        .I3(en32_fifo_din_i[70]),
        .I4(en32_fifo_din_i[71]),
        .I5(en32_fifo_din_i[76]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_7__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0),
        .Q(bit_err_chan_bond_lane1_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    HARD_ERR_i_2
       (.I0(rxbuferr_out_lane1_i[1]),
        .I1(rxbuferr_out_lane1_i[0]),
        .I2(rxbuferr_out_i[0]),
        .I3(HARD_ERR_reg),
        .I4(rxbuferr_out_i[1]),
        .O(wr_err_rd_clk_sync_reg_0));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1__0 
       (.I0(\LINK_RESET[0]_i_2__0_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3__0_n_0 ),
        .I4(\LINK_RESET[0]_i_4__0_n_0 ),
        .I5(\LINK_RESET[0]_i_5__0_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2__0 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__0 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__0 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6__0_n_0 ),
        .O(\LINK_RESET[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__0 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6__0 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6__0_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_1_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1__0 
       (.I0(hold_reg),
        .O(hold_reg_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(user_clk),
        .D(EN_CHAN_SYNC),
        .Q(enchansync_dlyd_i_0),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(rxdatavalid_to_fifo_lane1_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    START_CB_WRITES_OUT_reg
       (.C(out),
        .CE(1'b1),
        .D(start_cb_writes_stg7),
        .Q(start_cb_writes_lane1_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT4 #(
    .INIT(16'h0800)) 
    any_vld_btf_fifo_din_detect_dlyd_i_1__0
       (.I0(any_vld_btf_fifo_din_detect),
        .I1(wait_for_wr_en_wr4[1]),
        .I2(cbcc_fifo_reset_wr_clk),
        .I3(wait_for_wr_en_wr4[0]),
        .O(any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    any_vld_btf_fifo_din_detect_dlyd_reg
       (.C(out),
        .CE(1'b1),
        .D(any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0),
        .Q(any_vld_btf_fifo_din_detect_dlyd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01000000)) 
    cb_fifo_din_detect_q_i_1__0
       (.I0(\raw_data_r_r_reg_n_0_[18] ),
        .I1(\raw_data_r_r_reg_n_0_[17] ),
        .I2(\raw_data_r_r_reg_n_0_[16] ),
        .I3(cb_fifo_din_detect_q_i_2__0_n_0),
        .I4(cb_fifo_din_detect_q_i_3__0_n_0),
        .O(any_vld_btf_fifo_din_detect));
  LUT5 #(
    .INIT(32'h00100000)) 
    cb_fifo_din_detect_q_i_2__0
       (.I0(\raw_data_r_r_reg_n_0_[19] ),
        .I1(\raw_data_r_r_reg_n_0_[20] ),
        .I2(\raw_data_r_r_reg_n_0_[22] ),
        .I3(\raw_data_r_r_reg_n_0_[21] ),
        .I4(cb_fifo_din_detect_q_i_4__0_n_0),
        .O(cb_fifo_din_detect_q_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    cb_fifo_din_detect_q_i_3__0
       (.I0(\raw_data_r_r_reg_n_0_[31] ),
        .I1(\raw_data_r_r_reg_n_0_[32] ),
        .I2(\raw_data_r_r_reg_n_0_[33] ),
        .I3(p_0_in1_in),
        .I4(cb_fifo_din_detect_q_i_5__0_n_0),
        .O(cb_fifo_din_detect_q_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    cb_fifo_din_detect_q_i_4__0
       (.I0(\raw_data_r_r_reg_n_0_[26] ),
        .I1(\raw_data_r_r_reg_n_0_[25] ),
        .I2(\raw_data_r_r_reg_n_0_[24] ),
        .I3(\raw_data_r_r_reg_n_0_[23] ),
        .O(cb_fifo_din_detect_q_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    cb_fifo_din_detect_q_i_5__0
       (.I0(\raw_data_r_r_reg_n_0_[30] ),
        .I1(\raw_data_r_r_reg_n_0_[29] ),
        .I2(\raw_data_r_r_reg_n_0_[28] ),
        .I3(\raw_data_r_r_reg_n_0_[27] ),
        .O(cb_fifo_din_detect_q_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cb_fifo_din_detect_q_reg
       (.C(out),
        .CE(1'b1),
        .D(any_vld_btf_fifo_din_detect),
        .Q(cb_fifo_din_detect_q),
        .R(cbcc_fifo_reset_wr_clk));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__0 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__0_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_7 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__0_n_0 ,\count_for_reset_r_reg[0]_i_2__0_n_1 ,\count_for_reset_r_reg[0]_i_2__0_n_2 ,\count_for_reset_r_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__0_n_4 ,\count_for_reset_r_reg[0]_i_2__0_n_5 ,\count_for_reset_r_reg[0]_i_2__0_n_6 ,\count_for_reset_r_reg[0]_i_2__0_n_7 }),
        .S({count_for_reset_r_reg[3:1],\count_for_reset_r[0]_i_3__0_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_5 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_4 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1__0_n_7 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[12]_i_1__0 
       (.CI(\count_for_reset_r_reg[8]_i_1__0_n_0 ),
        .CO({\count_for_reset_r_reg[12]_i_1__0_n_0 ,\count_for_reset_r_reg[12]_i_1__0_n_1 ,\count_for_reset_r_reg[12]_i_1__0_n_2 ,\count_for_reset_r_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[12]_i_1__0_n_4 ,\count_for_reset_r_reg[12]_i_1__0_n_5 ,\count_for_reset_r_reg[12]_i_1__0_n_6 ,\count_for_reset_r_reg[12]_i_1__0_n_7 }),
        .S(count_for_reset_r_reg[15:12]));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1__0_n_6 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1__0_n_5 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[12]_i_1__0_n_4 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_7 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[16]_i_1__0 
       (.CI(\count_for_reset_r_reg[12]_i_1__0_n_0 ),
        .CO({\count_for_reset_r_reg[16]_i_1__0_n_0 ,\count_for_reset_r_reg[16]_i_1__0_n_1 ,\count_for_reset_r_reg[16]_i_1__0_n_2 ,\count_for_reset_r_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__0_n_4 ,\count_for_reset_r_reg[16]_i_1__0_n_5 ,\count_for_reset_r_reg[16]_i_1__0_n_6 ,\count_for_reset_r_reg[16]_i_1__0_n_7 }),
        .S(count_for_reset_r_reg[19:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_6 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_5 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_4 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_6 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1__0_n_7 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[20]_i_1__0 
       (.CI(\count_for_reset_r_reg[16]_i_1__0_n_0 ),
        .CO({\NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED [3],\count_for_reset_r_reg[20]_i_1__0_n_1 ,\count_for_reset_r_reg[20]_i_1__0_n_2 ,\count_for_reset_r_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[20]_i_1__0_n_4 ,\count_for_reset_r_reg[20]_i_1__0_n_5 ,\count_for_reset_r_reg[20]_i_1__0_n_6 ,\count_for_reset_r_reg[20]_i_1__0_n_7 }),
        .S(count_for_reset_r_reg[23:20]));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1__0_n_6 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1__0_n_5 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[20]_i_1__0_n_4 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_5 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_4 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1__0_n_7 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[4]_i_1__0 
       (.CI(\count_for_reset_r_reg[0]_i_2__0_n_0 ),
        .CO({\count_for_reset_r_reg[4]_i_1__0_n_0 ,\count_for_reset_r_reg[4]_i_1__0_n_1 ,\count_for_reset_r_reg[4]_i_1__0_n_2 ,\count_for_reset_r_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[4]_i_1__0_n_4 ,\count_for_reset_r_reg[4]_i_1__0_n_5 ,\count_for_reset_r_reg[4]_i_1__0_n_6 ,\count_for_reset_r_reg[4]_i_1__0_n_7 }),
        .S(count_for_reset_r_reg[7:4]));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1__0_n_6 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1__0_n_5 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[4]_i_1__0_n_4 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_7 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_for_reset_r_reg[8]_i_1__0 
       (.CI(\count_for_reset_r_reg[4]_i_1__0_n_0 ),
        .CO({\count_for_reset_r_reg[8]_i_1__0_n_0 ,\count_for_reset_r_reg[8]_i_1__0_n_1 ,\count_for_reset_r_reg[8]_i_1__0_n_2 ,\count_for_reset_r_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__0_n_4 ,\count_for_reset_r_reg[8]_i_1__0_n_5 ,\count_for_reset_r_reg[8]_i_1__0_n_6 ,\count_for_reset_r_reg[8]_i_1__0_n_7 }),
        .S(count_for_reset_r_reg[11:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_6 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000E),
    .ALMOST_FULL_OFFSET(13'h01C2),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    data_fifo
       (.ALMOSTEMPTY(buffer_too_empty_c),
        .ALMOSTFULL(NLW_data_fifo_ALMOSTFULL_UNCONNECTED),
        .DBITERR(NLW_data_fifo_DBITERR_UNCONNECTED),
        .DI({en32_fifo_din_i[71:40],en32_fifo_din_i[31:0]}),
        .DIP(en32_fifo_din_i[79:72]),
        .DO(data_fifo_0),
        .DOP({p_11_in,DOP[3],p_0_in6_in,DOP[2],p_0_in13_in,p_0_in5_in,DOP[1:0]}),
        .ECCPARITY(NLW_data_fifo_ECCPARITY_UNCONNECTED[7:0]),
        .EMPTY(underflow_flag_c),
        .FULL(overflow_flag_c),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(user_clk),
        .RDCOUNT(NLW_data_fifo_RDCOUNT_UNCONNECTED[12:0]),
        .RDEN(data_fifo_1),
        .RDERR(rd_err_c),
        .REGCE(1'b1),
        .RST(cbcc_fifo_reset_to_fifo_rd_clk),
        .RSTREG(1'b0),
        .SBITERR(NLW_data_fifo_SBITERR_UNCONNECTED),
        .WRCLK(out),
        .WRCOUNT(NLW_data_fifo_WRCOUNT_UNCONNECTED[12:0]),
        .WREN(new_do_wr_en),
        .WRERR(wr_err_c));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__0
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    do_wr_en_i_1__0
       (.I0(wait_for_wr_en_wr4[0]),
        .I1(cbcc_fifo_reset_wr_clk),
        .I2(wait_for_wr_en_wr4[1]),
        .I3(p_1_in),
        .I4(overflow_flag_c),
        .I5(FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0),
        .O(do_wr_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(out),
        .CE(1'b1),
        .D(do_wr_en_i_1__0_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888880880888)) 
    \err_detect_i/SOFT_ERR0__0 
       (.I0(enable_err_detect_i_1),
        .I1(rxdatavalid_to_lanes_i),
        .I2(DOP[0]),
        .I3(hold_reg),
        .I4(DOP[1]),
        .I5(illegal_btf_i_2),
        .O(ENABLE_ERR_DETECT_reg));
  LUT5 #(
    .INIT(32'h01000000)) 
    first_cb_to_write_to_fifo_dlyd_i_1__0
       (.I0(\raw_data_r_reg_n_0_[18] ),
        .I1(\raw_data_r_reg_n_0_[17] ),
        .I2(\raw_data_r_reg_n_0_[16] ),
        .I3(first_cb_to_write_to_fifo_dlyd_i_2__0_n_0),
        .I4(first_cb_to_write_to_fifo_dlyd_i_3__0_n_0),
        .O(first_cb_to_write_to_fifo));
  LUT5 #(
    .INIT(32'h00100000)) 
    first_cb_to_write_to_fifo_dlyd_i_2__0
       (.I0(\raw_data_r_reg_n_0_[19] ),
        .I1(\raw_data_r_reg_n_0_[20] ),
        .I2(\raw_data_r_reg_n_0_[22] ),
        .I3(\raw_data_r_reg_n_0_[21] ),
        .I4(first_cb_to_write_to_fifo_dlyd_i_4__0_n_0),
        .O(first_cb_to_write_to_fifo_dlyd_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    first_cb_to_write_to_fifo_dlyd_i_3__0
       (.I0(\raw_data_r_reg_n_0_[31] ),
        .I1(\raw_data_r_reg_n_0_[32] ),
        .I2(\raw_data_r_reg_n_0_[33] ),
        .I3(p_1_in),
        .I4(first_cb_to_write_to_fifo_dlyd_i_5__0_n_0),
        .O(first_cb_to_write_to_fifo_dlyd_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    first_cb_to_write_to_fifo_dlyd_i_4__0
       (.I0(\raw_data_r_reg_n_0_[26] ),
        .I1(\raw_data_r_reg_n_0_[25] ),
        .I2(\raw_data_r_reg_n_0_[24] ),
        .I3(\raw_data_r_reg_n_0_[23] ),
        .O(first_cb_to_write_to_fifo_dlyd_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    first_cb_to_write_to_fifo_dlyd_i_5__0
       (.I0(\raw_data_r_reg_n_0_[30] ),
        .I1(\raw_data_r_reg_n_0_[29] ),
        .I2(\raw_data_r_reg_n_0_[28] ),
        .I3(\raw_data_r_reg_n_0_[27] ),
        .O(first_cb_to_write_to_fifo_dlyd_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    first_cb_to_write_to_fifo_dlyd_reg
       (.C(out),
        .CE(1'b1),
        .D(first_cb_to_write_to_fifo),
        .Q(first_cb_to_write_to_fifo_dlyd),
        .R(cbcc_fifo_reset_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    hard_err_usr_i_3
       (.I0(rxbuferr_out_lane1_i[0]),
        .I1(HARD_ERR_reg),
        .I2(rxbuferr_out_lane1_i[1]),
        .O(rx_buf_err_i));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    hold_reg_i_1__0
       (.I0(do_rd_en_reg_n_0),
        .I1(hold_reg),
        .O(hold_reg_i_1__0_n_0));
  FDRE hold_reg_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hold_reg_i_1__0_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  aurora_64b66b_0_CH_BOND_MASTER \master.master 
       (.CB_align_ver(CB_align_ver),
        .CB_flag_flopped(CB_flag_flopped),
        .D(ch_bond_m),
        .DOP({DOP[3],p_0_in6_in,DOP[2],p_0_in5_in}),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_reg(do_rd_en_lane1_i),
        .enchansync_dlyd_i_0(enchansync_dlyd_i_0),
        .master_do_rd_en_out_reg(do_rd_en_reg_n_0),
        .master_do_rd_en_q(master_do_rd_en_q),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned1_out(rxchanisaligned1_out),
        .user_clk(user_clk));
  LUT4 #(
    .INIT(16'h7740)) 
    master_stop_prev_cb_r_i_1__0
       (.I0(\CHBONDO_reg[1]_0 [0]),
        .I1(\CHBONDO_reg[1]_0 [1]),
        .I2(enchansync_dlyd_i),
        .I3(master_stop_prev_cb_r),
        .O(\CHBONDO_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    new_do_wr_en_i_1__0
       (.I0(bit80_prsnt),
        .I1(wait_for_wr_en_wr4[1]),
        .I2(cbcc_fifo_reset_wr_clk),
        .I3(wait_for_wr_en_wr4[0]),
        .O(new_do_wr_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__0_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__1
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(user_clk),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[0] ),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[10] ),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[11] ),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[12] ),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[13] ),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[14] ),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[15] ),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[16] ),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[17] ),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[18] ),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[19] ),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[1] ),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[20] ),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[21] ),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[22] ),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[23] ),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[24] ),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[25] ),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[26] ),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[27] ),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[28] ),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[29] ),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[2] ),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[30] ),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[31] ),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[32] ),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[33] ),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(p_1_in),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[3] ),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[4] ),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[5] ),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[6] ),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[7] ),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[8] ),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[9] ),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[0]),
        .Q(\raw_data_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[10]),
        .Q(\raw_data_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[11]),
        .Q(\raw_data_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[12]),
        .Q(\raw_data_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[13]),
        .Q(\raw_data_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[14]),
        .Q(\raw_data_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[15]),
        .Q(\raw_data_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[16]),
        .Q(\raw_data_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[17]),
        .Q(\raw_data_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[18]),
        .Q(\raw_data_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[19]),
        .Q(\raw_data_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[1]),
        .Q(\raw_data_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[20]),
        .Q(\raw_data_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[21]),
        .Q(\raw_data_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[22]),
        .Q(\raw_data_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[23]),
        .Q(\raw_data_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[24]),
        .Q(\raw_data_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[25]),
        .Q(\raw_data_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[26]),
        .Q(\raw_data_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[27]),
        .Q(\raw_data_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[28]),
        .Q(\raw_data_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[29]),
        .Q(\raw_data_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[2]),
        .Q(\raw_data_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[30]),
        .Q(\raw_data_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[31]),
        .Q(\raw_data_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[32]),
        .Q(\raw_data_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[33]),
        .Q(\raw_data_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[34]),
        .Q(p_1_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[3]),
        .Q(\raw_data_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[4]),
        .Q(\raw_data_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[5]),
        .Q(\raw_data_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[6]),
        .Q(\raw_data_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[7]),
        .Q(\raw_data_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[8]),
        .Q(\raw_data_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(raw_data_srl_out[9]),
        .Q(\raw_data_r_reg_n_0_[9] ),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane1_i[0]),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rxfsm_reset_i_inferred_i_1
       (.I0(link_reset_1_c),
        .I1(link_reset_2_c),
        .I2(link_reset_0_c),
        .I3(hard_err_rst_int),
        .I4(\rx_state_reg[0] ),
        .I5(rst_drp),
        .O(rxfsm_reset_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[0].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[0].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[0]),
        .Q(raw_data_srl_out[0]),
        .Q31(\NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[10].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[10].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[10]),
        .Q(raw_data_srl_out[10]),
        .Q31(\NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[11].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[11].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[11]),
        .Q(raw_data_srl_out[11]),
        .Q31(\NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[12].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[12].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[12]),
        .Q(raw_data_srl_out[12]),
        .Q31(\NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[13].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[13].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[13]),
        .Q(raw_data_srl_out[13]),
        .Q31(\NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[14].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[14].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[14]),
        .Q(raw_data_srl_out[14]),
        .Q31(\NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[15].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[15].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[15]),
        .Q(raw_data_srl_out[15]),
        .Q31(\NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[16].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[16].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[16]),
        .Q(raw_data_srl_out[16]),
        .Q31(\NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[17].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[17].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[17]),
        .Q(raw_data_srl_out[17]),
        .Q31(\NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[18].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[18].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[18]),
        .Q(raw_data_srl_out[18]),
        .Q31(\NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[19].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[19].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[19]),
        .Q(raw_data_srl_out[19]),
        .Q31(\NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[1].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[1].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[1]),
        .Q(raw_data_srl_out[1]),
        .Q31(\NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[20].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[20].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[20]),
        .Q(raw_data_srl_out[20]),
        .Q31(\NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[21].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[21].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[21]),
        .Q(raw_data_srl_out[21]),
        .Q31(\NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[22].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[22].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[22]),
        .Q(raw_data_srl_out[22]),
        .Q31(\NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[23].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[23].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[23]),
        .Q(raw_data_srl_out[23]),
        .Q31(\NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[24].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[24].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[24]),
        .Q(raw_data_srl_out[24]),
        .Q31(\NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[25].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[25].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[25]),
        .Q(raw_data_srl_out[25]),
        .Q31(\NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[26].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[26].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[26]),
        .Q(raw_data_srl_out[26]),
        .Q31(\NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[27].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[27].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[27]),
        .Q(raw_data_srl_out[27]),
        .Q31(\NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[28].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[28].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[28]),
        .Q(raw_data_srl_out[28]),
        .Q31(\NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[29].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[29].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[29]),
        .Q(raw_data_srl_out[29]),
        .Q31(\NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[2].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[2].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[2]),
        .Q(raw_data_srl_out[2]),
        .Q31(\NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[30].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[30].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[30]),
        .Q(raw_data_srl_out[30]),
        .Q31(\NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[31].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[31].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[31]),
        .Q(raw_data_srl_out[31]),
        .Q31(\NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[32].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[32].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(Q[0]),
        .Q(raw_data_srl_out[32]),
        .Q31(\NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[33].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[33].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(Q[1]),
        .Q(raw_data_srl_out[33]),
        .Q31(\NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[34].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[34].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(rxdatavalid_to_fifo_lane1_i),
        .Q(raw_data_srl_out[34]),
        .Q31(\NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[3].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[3].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[3]),
        .Q(raw_data_srl_out[3]),
        .Q31(\NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[4].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[4].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[4]),
        .Q(raw_data_srl_out[4]),
        .Q31(\NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[5].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[5].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[5]),
        .Q(raw_data_srl_out[5]),
        .Q31(\NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[6].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[6].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[6]),
        .Q(raw_data_srl_out[6]),
        .Q31(\NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[7].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[7].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[7]),
        .Q(raw_data_srl_out[7]),
        .Q31(\NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[8].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[8].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[8]),
        .Q(raw_data_srl_out[8]),
        .Q31(\NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[9].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[9].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(UNSCRAMBLED_DATA_OUT[9]),
        .Q(raw_data_srl_out[9]),
        .Q31(\NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED ));
  LUT4 #(
    .INIT(16'hFF80)) 
    start_cb_writes_mastr_i_1
       (.I0(start_cb_writes_mastr_reg_0),
        .I1(cb_fifo_din_detect_q),
        .I2(p_0_in1_in),
        .I3(start_cb_writes_mastr),
        .O(start_cb_writes_mastr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_mastr_reg
       (.C(out),
        .CE(1'b1),
        .D(start_cb_writes_mastr_i_1_n_0),
        .Q(start_cb_writes_mastr),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg1_reg
       (.C(out),
        .CE(1'b1),
        .D(start_cb_writes_mastr),
        .Q(start_cb_writes_stg1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg2_reg
       (.C(out),
        .CE(1'b1),
        .D(start_cb_writes_stg1),
        .Q(start_cb_writes_stg2),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg3_reg
       (.C(out),
        .CE(1'b1),
        .D(start_cb_writes_stg2),
        .Q(start_cb_writes_stg3),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg4_reg
       (.C(out),
        .CE(1'b1),
        .D(start_cb_writes_stg3),
        .Q(start_cb_writes_stg4),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg5_reg
       (.C(out),
        .CE(1'b1),
        .D(start_cb_writes_stg4),
        .Q(start_cb_writes_stg5),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg6_reg
       (.C(out),
        .CE(1'b1),
        .D(start_cb_writes_stg5),
        .Q(start_cb_writes_stg6),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg7_reg
       (.C(out),
        .CE(1'b1),
        .D(start_cb_writes_stg6),
        .Q(start_cb_writes_stg7),
        .R(cbcc_fifo_reset_wr_clk));
  aurora_64b66b_0_cdc_sync__parameterized3_62 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .overflow_flag_c(overflow_flag_c),
        .rxchanisaligned1_out(rxchanisaligned1_out),
        .underflow_flag_c(underflow_flag_c),
        .user_clk(user_clk));
  aurora_64b66b_0_cdc_sync__parameterized1_63 u_cdc_rxlossofsync_in
       (.in0(in0),
        .s_level_out_d5_reg_0(u_cdc_rxlossofsync_in_n_0),
        .user_clk(user_clk));
  aurora_64b66b_0_cdc_sync__parameterized3_64 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .user_clk(user_clk),
        .wr_err_c(wr_err_c));
  aurora_64b66b_0_rst_sync__parameterized0_65 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__1
       (.I0(underflow_flag_c),
        .I1(buffer_too_empty_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(SR));
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(out),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h87)) 
    \wait_for_rd_en[0]_i_1__0 
       (.I0(wait_for_rd_en[2]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[0]),
        .O(\wait_for_rd_en[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE6)) 
    \wait_for_rd_en[1]_i_1__0 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \wait_for_rd_en[2]_i_1__0 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\wait_for_rd_en[0]_i_1__0_n_0 ),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\wait_for_rd_en[1]_i_1__0_n_0 ),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  LUT2 #(
    .INIT(4'hB)) 
    \wait_for_wr_en[0]_i_1__0 
       (.I0(wait_for_wr_en[1]),
        .I1(wait_for_wr_en[0]),
        .O(\wait_for_wr_en[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_for_wr_en[1]_i_1__0 
       (.I0(wait_for_wr_en[1]),
        .I1(wait_for_wr_en[0]),
        .O(\wait_for_wr_en[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en[0]_i_1__0_n_0 ),
        .Q(wait_for_wr_en[0]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en[1]_i_1__0_n_0 ),
        .Q(wait_for_wr_en[1]),
        .R(cbcc_fifo_reset_wr_clk));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(wait_for_wr_en[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(wait_for_wr_en[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFAAEAAAEAAAEAAA)) 
    \wdth_conv_1stage[39]_i_1__0 
       (.I0(do_wr_en),
        .I1(p_0_in1_in),
        .I2(cb_fifo_din_detect_q),
        .I3(\wdth_conv_1stage_reg[0]_0 ),
        .I4(first_cb_to_write_to_fifo_dlyd),
        .I5(p_1_in),
        .O(mod_do_wr_en));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[0] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(wdth_conv_1stage[0]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[10] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(wdth_conv_1stage[10]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[11] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(wdth_conv_1stage[11]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[12] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(wdth_conv_1stage[12]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[13] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(wdth_conv_1stage[13]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[14] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(wdth_conv_1stage[14]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[15] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(wdth_conv_1stage[15]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[16] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(wdth_conv_1stage[16]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[17] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(wdth_conv_1stage[17]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[18] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(wdth_conv_1stage[18]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[19] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(wdth_conv_1stage[19]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[1] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(wdth_conv_1stage[1]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[20] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(wdth_conv_1stage[20]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[21] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(wdth_conv_1stage[21]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[22] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(wdth_conv_1stage[22]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[23] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(wdth_conv_1stage[23]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[24] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(wdth_conv_1stage[24]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[25] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(wdth_conv_1stage[25]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[26] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(wdth_conv_1stage[26]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[27] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(wdth_conv_1stage[27]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[28] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(wdth_conv_1stage[28]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[29] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(wdth_conv_1stage[29]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[2] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(wdth_conv_1stage[2]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[30] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(wdth_conv_1stage[30]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[31] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(wdth_conv_1stage[31]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[32] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(wdth_conv_1stage[32]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[33] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(wdth_conv_1stage[33]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[34] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(rxdatavalid_lookahead_i),
        .Q(wdth_conv_1stage[34]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[35] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(CC_detect_pulse_r),
        .Q(wdth_conv_1stage[35]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[36] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(p_0_in1_in),
        .Q(wdth_conv_1stage[36]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[37] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(CB_detect_dlyd1),
        .Q(wdth_conv_1stage[37]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[38] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(D[0]),
        .Q(wdth_conv_1stage[38]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[39] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(D[1]),
        .Q(wdth_conv_1stage[39]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[3] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(wdth_conv_1stage[3]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[4] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(wdth_conv_1stage[4]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[5] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(wdth_conv_1stage[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[6] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(wdth_conv_1stage[6]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[7] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(wdth_conv_1stage[7]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[8] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(wdth_conv_1stage[8]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[9] 
       (.C(out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(wdth_conv_1stage[9]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[0]),
        .Q(en32_fifo_din_i[0]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[10]),
        .Q(en32_fifo_din_i[10]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[11]),
        .Q(en32_fifo_din_i[11]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[12]),
        .Q(en32_fifo_din_i[12]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[13]),
        .Q(en32_fifo_din_i[13]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[14]),
        .Q(en32_fifo_din_i[14]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[15]),
        .Q(en32_fifo_din_i[15]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[16]),
        .Q(en32_fifo_din_i[16]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[17]),
        .Q(en32_fifo_din_i[17]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[18]),
        .Q(en32_fifo_din_i[18]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[19]),
        .Q(en32_fifo_din_i[19]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[1]),
        .Q(en32_fifo_din_i[1]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[20]),
        .Q(en32_fifo_din_i[20]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[21]),
        .Q(en32_fifo_din_i[21]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[22]),
        .Q(en32_fifo_din_i[22]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[23]),
        .Q(en32_fifo_din_i[23]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[24]),
        .Q(en32_fifo_din_i[24]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[25]),
        .Q(en32_fifo_din_i[25]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[26]),
        .Q(en32_fifo_din_i[26]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[27]),
        .Q(en32_fifo_din_i[27]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[28]),
        .Q(en32_fifo_din_i[28]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[29]),
        .Q(en32_fifo_din_i[29]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[2]),
        .Q(en32_fifo_din_i[2]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[30]),
        .Q(en32_fifo_din_i[30]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[31]),
        .Q(en32_fifo_din_i[31]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[32]),
        .Q(wdth_conv_2stage[32]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[33]),
        .Q(wdth_conv_2stage[33]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[34]),
        .Q(wdth_conv_2stage[34]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[35] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[35]),
        .Q(wdth_conv_2stage[35]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[36] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[36]),
        .Q(wdth_conv_2stage[36]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[37] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[37]),
        .Q(wdth_conv_2stage[37]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[38] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[38]),
        .Q(wdth_conv_2stage[38]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[39] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[39]),
        .Q(wdth_conv_2stage[39]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[3]),
        .Q(en32_fifo_din_i[3]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[4]),
        .Q(en32_fifo_din_i[4]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[5]),
        .Q(en32_fifo_din_i[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[6]),
        .Q(en32_fifo_din_i[6]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[7]),
        .Q(en32_fifo_din_i[7]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[8]),
        .Q(en32_fifo_din_i[8]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_1stage[9]),
        .Q(en32_fifo_din_i[9]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[0]),
        .Q(en32_fifo_din_i[40]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[10]),
        .Q(en32_fifo_din_i[50]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[11]),
        .Q(en32_fifo_din_i[51]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[12]),
        .Q(en32_fifo_din_i[52]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[13]),
        .Q(en32_fifo_din_i[53]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[14]),
        .Q(en32_fifo_din_i[54]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[15]),
        .Q(en32_fifo_din_i[55]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[16]),
        .Q(en32_fifo_din_i[56]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[17]),
        .Q(en32_fifo_din_i[57]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[18]),
        .Q(en32_fifo_din_i[58]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[19]),
        .Q(en32_fifo_din_i[59]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[1]),
        .Q(en32_fifo_din_i[41]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[20]),
        .Q(en32_fifo_din_i[60]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[21]),
        .Q(en32_fifo_din_i[61]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[22]),
        .Q(en32_fifo_din_i[62]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[23]),
        .Q(en32_fifo_din_i[63]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[24]),
        .Q(en32_fifo_din_i[64]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[25]),
        .Q(en32_fifo_din_i[65]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[26]),
        .Q(en32_fifo_din_i[66]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[27]),
        .Q(en32_fifo_din_i[67]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[28]),
        .Q(en32_fifo_din_i[68]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[29]),
        .Q(en32_fifo_din_i[69]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[2]),
        .Q(en32_fifo_din_i[42]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[30]),
        .Q(en32_fifo_din_i[70]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[31]),
        .Q(en32_fifo_din_i[71]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[32] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[32]),
        .Q(en32_fifo_din_i[72]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[33] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[33]),
        .Q(en32_fifo_din_i[73]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[34] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[34]),
        .Q(en32_fifo_din_i[74]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[35] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[35]),
        .Q(en32_fifo_din_i[75]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[36] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[36]),
        .Q(en32_fifo_din_i[76]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[37] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[37]),
        .Q(en32_fifo_din_i[77]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[38] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[38]),
        .Q(en32_fifo_din_i[78]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[39] 
       (.C(out),
        .CE(1'b1),
        .D(wdth_conv_2stage[39]),
        .Q(en32_fifo_din_i[79]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[3]),
        .Q(en32_fifo_din_i[43]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[4]),
        .Q(en32_fifo_din_i[44]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[5]),
        .Q(en32_fifo_din_i[45]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[6]),
        .Q(en32_fifo_din_i[46]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[7]),
        .Q(en32_fifo_din_i[47]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[8]),
        .Q(en32_fifo_din_i[48]),
        .R(cbcc_fifo_reset_wr_clk));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(en32_fifo_din_i[9]),
        .Q(en32_fifo_din_i[49]),
        .R(cbcc_fifo_reset_wr_clk));
  LUT5 #(
    .INIT(32'h00600000)) 
    \wdth_conv_count[0]_i_1__0 
       (.I0(\wdth_conv_count_reg_n_0_[0] ),
        .I1(mod_do_wr_en),
        .I2(wait_for_wr_en_wr4[1]),
        .I3(cbcc_fifo_reset_wr_clk),
        .I4(wait_for_wr_en_wr4[0]),
        .O(\wdth_conv_count[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \wdth_conv_count[1]_i_1__0 
       (.I0(mod_do_wr_en),
        .I1(\wdth_conv_count_reg_n_0_[0] ),
        .I2(wait_for_wr_en_wr4[1]),
        .I3(cbcc_fifo_reset_wr_clk),
        .I4(wait_for_wr_en_wr4[0]),
        .O(\wdth_conv_count[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_count_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\wdth_conv_count[0]_i_1__0_n_0 ),
        .Q(\wdth_conv_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_count_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wdth_conv_count[1]_i_1__0_n_0 ),
        .Q(bit80_prsnt),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane1_i[1]),
        .R(do_rd_en));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__0 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__6[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__0 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__6[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \wr_monitor_flag[2]_i_1__0 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_monitor_flag[3]_i_1__0 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[3]),
        .O(p_0_in__6[3]));
  LUT6 #(
    .INIT(64'h0404040404444444)) 
    \wr_monitor_flag[4]_i_1__0 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(new_do_wr_en),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[1]),
        .I5(wr_monitor_flag_reg[2]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_monitor_flag[4]_i_2__0 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .I3(wr_monitor_flag_reg[3]),
        .O(p_0_in__6[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__6[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__6[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__6[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__6[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(out),
        .CE(wr_monitor_flag),
        .D(p_0_in__6[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

module aurora_64b66b_0_DESCRAMBLER_64B66B
   (D,
    Q,
    valid_btf_detect_c,
    CB_detect0,
    \descrambler_reg[39]_0 ,
    in0,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    rxdatavalid_to_fifo_i,
    CC_detect_dlyd1_i_2_0,
    E,
    out,
    \descrambler_reg[31]_0 ,
    \unscrambled_data_i_reg[13]_0 );
  output [1:0]D;
  output [31:0]Q;
  output valid_btf_detect_c;
  output CB_detect0;
  output [1:0]\descrambler_reg[39]_0 ;
  input in0;
  input CC_detect_dlyd1;
  input CB_detect_dlyd0p5;
  input rxdatavalid_to_fifo_i;
  input [1:0]CC_detect_dlyd1_i_2_0;
  input [0:0]E;
  input out;
  input [31:0]\descrambler_reg[31]_0 ;
  input [0:0]\unscrambled_data_i_reg[13]_0 ;

  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CC_detect_dlyd1;
  wire [1:0]CC_detect_dlyd1_i_2_0;
  wire CC_detect_dlyd1_i_2_n_0;
  wire CC_detect_dlyd1_i_3_n_0;
  wire CC_detect_dlyd1_i_4_n_0;
  wire CC_detect_dlyd1_i_5_n_0;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \descrambler[57]_i_1_n_0 ;
  wire [31:0]\descrambler_reg[31]_0 ;
  wire [1:0]\descrambler_reg[39]_0 ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire in0;
  wire out;
  wire p_100_in;
  wire p_67_in;
  wire p_69_in;
  wire p_73_in;
  wire p_75_in;
  wire p_78_in;
  wire p_80_in;
  wire p_84_in;
  wire p_86_in;
  wire p_89_in;
  wire p_91_in;
  wire p_95_in;
  wire p_97_in;
  wire [57:32]poly;
  wire rxdatavalid_to_fifo_i;
  wire [0:17]tempData;
  wire unscrambled_data_i0;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i08_out;
  wire [0:0]\unscrambled_data_i_reg[13]_0 ;
  wire valid_btf_detect_c;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    CB_detect_dlyd0p5_i_1
       (.I0(CC_detect_dlyd1_i_2_n_0),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[19]),
        .I4(Q[27]),
        .O(CB_detect0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    CC_detect_dlyd1_i_1
       (.I0(CC_detect_dlyd1_i_2_n_0),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[19]),
        .I4(Q[27]),
        .O(valid_btf_detect_c));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    CC_detect_dlyd1_i_2
       (.I0(CC_detect_dlyd1_i_3_n_0),
        .I1(CC_detect_dlyd1_i_4_n_0),
        .I2(CC_detect_dlyd1_i_5_n_0),
        .I3(Q[21]),
        .I4(rxdatavalid_to_fifo_i),
        .I5(Q[24]),
        .O(CC_detect_dlyd1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CC_detect_dlyd1_i_3
       (.I0(Q[29]),
        .I1(Q[17]),
        .I2(Q[28]),
        .I3(Q[18]),
        .O(CC_detect_dlyd1_i_3_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    CC_detect_dlyd1_i_4
       (.I0(Q[16]),
        .I1(Q[26]),
        .I2(CC_detect_dlyd1_i_2_0[1]),
        .I3(Q[30]),
        .O(CC_detect_dlyd1_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_5
       (.I0(CC_detect_dlyd1_i_2_0[0]),
        .I1(Q[20]),
        .I2(Q[31]),
        .I3(Q[25]),
        .O(CC_detect_dlyd1_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CC_detect_pulse_r_i_1
       (.I0(CC_detect_dlyd1_i_2_n_0),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[19]),
        .I4(Q[27]),
        .I5(CC_detect_dlyd1),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1 
       (.I0(in0),
        .O(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[0] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [0]),
        .Q(poly[32]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[10] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [10]),
        .Q(poly[42]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[11] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [11]),
        .Q(poly[43]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[12] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [12]),
        .Q(poly[44]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[13] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [13]),
        .Q(poly[45]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[14] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [14]),
        .Q(poly[46]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[15] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [15]),
        .Q(poly[47]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[16] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [16]),
        .Q(poly[48]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[17] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [17]),
        .Q(poly[49]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[18] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [18]),
        .Q(poly[50]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[19] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [19]),
        .Q(poly[51]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[1] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [1]),
        .Q(poly[33]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[20] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [20]),
        .Q(\descrambler_reg[39]_0 [0]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[21] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [21]),
        .Q(poly[53]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[22] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [22]),
        .Q(poly[54]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[23] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [23]),
        .Q(poly[55]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[24] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [24]),
        .Q(poly[56]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[25] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [25]),
        .Q(poly[57]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[26] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [26]),
        .Q(p_67_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[27] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [27]),
        .Q(p_69_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[28] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [28]),
        .Q(p_73_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[29] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [29]),
        .Q(p_75_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[2] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [2]),
        .Q(poly[34]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[30] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [30]),
        .Q(p_78_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[31] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [31]),
        .Q(p_80_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[32] 
       (.C(out),
        .CE(E),
        .D(poly[32]),
        .Q(p_84_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[33] 
       (.C(out),
        .CE(E),
        .D(poly[33]),
        .Q(p_86_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[34] 
       (.C(out),
        .CE(E),
        .D(poly[34]),
        .Q(p_89_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[35] 
       (.C(out),
        .CE(E),
        .D(poly[35]),
        .Q(p_91_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[36] 
       (.C(out),
        .CE(E),
        .D(poly[36]),
        .Q(p_95_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[37] 
       (.C(out),
        .CE(E),
        .D(poly[37]),
        .Q(p_97_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[38] 
       (.C(out),
        .CE(E),
        .D(poly[38]),
        .Q(p_100_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[39] 
       (.C(out),
        .CE(E),
        .D(poly[39]),
        .Q(\descrambler_reg[39]_0 [1]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[3] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [3]),
        .Q(poly[35]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[40] 
       (.C(out),
        .CE(E),
        .D(poly[40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[41] 
       (.C(out),
        .CE(E),
        .D(poly[41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[42] 
       (.C(out),
        .CE(E),
        .D(poly[42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[43] 
       (.C(out),
        .CE(E),
        .D(poly[43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[44] 
       (.C(out),
        .CE(E),
        .D(poly[44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[45] 
       (.C(out),
        .CE(E),
        .D(poly[45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[46] 
       (.C(out),
        .CE(E),
        .D(poly[46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[47] 
       (.C(out),
        .CE(E),
        .D(poly[47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[48] 
       (.C(out),
        .CE(E),
        .D(poly[48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[49] 
       (.C(out),
        .CE(E),
        .D(poly[49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[4] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [4]),
        .Q(poly[36]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[50] 
       (.C(out),
        .CE(E),
        .D(poly[50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[51] 
       (.C(out),
        .CE(E),
        .D(poly[51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[52] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[39]_0 [0]),
        .Q(\descrambler_reg_n_0_[52] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[53] 
       (.C(out),
        .CE(E),
        .D(poly[53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[54] 
       (.C(out),
        .CE(E),
        .D(poly[54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[55] 
       (.C(out),
        .CE(E),
        .D(poly[55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[56] 
       (.C(out),
        .CE(E),
        .D(poly[56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[57] 
       (.C(out),
        .CE(E),
        .D(poly[57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[5] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [5]),
        .Q(poly[37]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[6] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [6]),
        .Q(poly[38]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[7] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [7]),
        .Q(poly[39]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[8] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [8]),
        .Q(poly[40]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[9] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [9]),
        .Q(poly[41]),
        .R(\descrambler[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1 
       (.I0(poly[39]),
        .I1(\descrambler_reg[31]_0 [0]),
        .I2(p_67_in),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1 
       (.I0(poly[49]),
        .I1(\descrambler_reg[31]_0 [10]),
        .I2(p_95_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1 
       (.I0(poly[50]),
        .I1(\descrambler_reg[31]_0 [11]),
        .I2(p_97_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1 
       (.I0(poly[51]),
        .I1(\descrambler_reg[31]_0 [12]),
        .I2(p_100_in),
        .O(unscrambled_data_i048_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1 
       (.I0(poly[53]),
        .I1(\descrambler_reg[31]_0 [14]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(tempData[17]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1 
       (.I0(poly[54]),
        .I1(\descrambler_reg[31]_0 [15]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(tempData[16]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1 
       (.I0(poly[55]),
        .I1(\descrambler_reg[31]_0 [16]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(tempData[15]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1 
       (.I0(poly[56]),
        .I1(\descrambler_reg[31]_0 [17]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(tempData[14]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1 
       (.I0(poly[57]),
        .I1(\descrambler_reg[31]_0 [18]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(tempData[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1 
       (.I0(p_67_in),
        .I1(\descrambler_reg[31]_0 [19]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(tempData[12]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1 
       (.I0(poly[40]),
        .I1(\descrambler_reg[31]_0 [1]),
        .I2(p_69_in),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1 
       (.I0(p_69_in),
        .I1(\descrambler_reg[31]_0 [20]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(tempData[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1 
       (.I0(p_73_in),
        .I1(\descrambler_reg[31]_0 [21]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(tempData[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1 
       (.I0(p_75_in),
        .I1(\descrambler_reg[31]_0 [22]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(tempData[9]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1 
       (.I0(p_78_in),
        .I1(\descrambler_reg[31]_0 [23]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(tempData[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1 
       (.I0(p_80_in),
        .I1(\descrambler_reg[31]_0 [24]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(tempData[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1 
       (.I0(p_84_in),
        .I1(\descrambler_reg[31]_0 [25]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(tempData[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1 
       (.I0(p_86_in),
        .I1(\descrambler_reg[31]_0 [26]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(tempData[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1 
       (.I0(p_89_in),
        .I1(\descrambler_reg[31]_0 [27]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(tempData[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1 
       (.I0(p_91_in),
        .I1(\descrambler_reg[31]_0 [28]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(tempData[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1 
       (.I0(p_95_in),
        .I1(\descrambler_reg[31]_0 [29]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(tempData[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1 
       (.I0(poly[41]),
        .I1(\descrambler_reg[31]_0 [2]),
        .I2(p_73_in),
        .O(unscrambled_data_i08_out));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1 
       (.I0(p_97_in),
        .I1(\descrambler_reg[31]_0 [30]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(tempData[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1 
       (.I0(p_100_in),
        .I1(\descrambler_reg[31]_0 [31]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(tempData[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1 
       (.I0(poly[42]),
        .I1(\descrambler_reg[31]_0 [3]),
        .I2(p_75_in),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1 
       (.I0(poly[43]),
        .I1(\descrambler_reg[31]_0 [4]),
        .I2(p_78_in),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1 
       (.I0(poly[44]),
        .I1(\descrambler_reg[31]_0 [5]),
        .I2(p_80_in),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1 
       (.I0(poly[45]),
        .I1(\descrambler_reg[31]_0 [6]),
        .I2(p_84_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1 
       (.I0(poly[46]),
        .I1(\descrambler_reg[31]_0 [7]),
        .I2(p_86_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1 
       (.I0(poly[47]),
        .I1(\descrambler_reg[31]_0 [8]),
        .I2(p_89_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1 
       (.I0(poly[48]),
        .I1(\descrambler_reg[31]_0 [9]),
        .I2(p_91_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(Q[0]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(Q[10]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(Q[11]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(Q[12]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(out),
        .CE(E),
        .D(\unscrambled_data_i_reg[13]_0 ),
        .Q(Q[13]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(out),
        .CE(E),
        .D(tempData[17]),
        .Q(Q[14]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(out),
        .CE(E),
        .D(tempData[16]),
        .Q(Q[15]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(out),
        .CE(E),
        .D(tempData[15]),
        .Q(Q[16]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(out),
        .CE(E),
        .D(tempData[14]),
        .Q(Q[17]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(out),
        .CE(E),
        .D(tempData[13]),
        .Q(Q[18]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(out),
        .CE(E),
        .D(tempData[12]),
        .Q(Q[19]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(Q[1]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(out),
        .CE(E),
        .D(tempData[11]),
        .Q(Q[20]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(out),
        .CE(E),
        .D(tempData[10]),
        .Q(Q[21]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(out),
        .CE(E),
        .D(tempData[9]),
        .Q(Q[22]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(out),
        .CE(E),
        .D(tempData[8]),
        .Q(Q[23]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(out),
        .CE(E),
        .D(tempData[7]),
        .Q(Q[24]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(out),
        .CE(E),
        .D(tempData[6]),
        .Q(Q[25]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(out),
        .CE(E),
        .D(tempData[5]),
        .Q(Q[26]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(out),
        .CE(E),
        .D(tempData[4]),
        .Q(Q[27]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(out),
        .CE(E),
        .D(tempData[3]),
        .Q(Q[28]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(out),
        .CE(E),
        .D(tempData[2]),
        .Q(Q[29]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(Q[2]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(out),
        .CE(E),
        .D(tempData[1]),
        .Q(Q[30]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(out),
        .CE(E),
        .D(tempData[0]),
        .Q(Q[31]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(Q[3]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(Q[4]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(Q[5]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(Q[6]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(Q[7]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(Q[8]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(Q[9]),
        .R(\descrambler[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \wdth_conv_1stage[38]_i_1 
       (.I0(CC_detect_dlyd1_i_2_n_0),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[19]),
        .I4(Q[27]),
        .I5(CB_detect_dlyd0p5),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_DESCRAMBLER_64B66B" *) 
module aurora_64b66b_0_DESCRAMBLER_64B66B_23
   (D,
    Q,
    valid_btf_detect_c,
    CB_detect0,
    \descrambler_reg[39]_0 ,
    in0,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    rxdatavalid_to_fifo_lane1_i,
    CC_detect_dlyd1_i_2__0_0,
    E,
    out,
    \descrambler_reg[31]_0 ,
    \unscrambled_data_i_reg[13]_0 );
  output [1:0]D;
  output [31:0]Q;
  output valid_btf_detect_c;
  output CB_detect0;
  output [1:0]\descrambler_reg[39]_0 ;
  input in0;
  input CC_detect_dlyd1;
  input CB_detect_dlyd0p5;
  input rxdatavalid_to_fifo_lane1_i;
  input [1:0]CC_detect_dlyd1_i_2__0_0;
  input [0:0]E;
  input out;
  input [31:0]\descrambler_reg[31]_0 ;
  input [0:0]\unscrambled_data_i_reg[13]_0 ;

  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CC_detect_dlyd1;
  wire [1:0]CC_detect_dlyd1_i_2__0_0;
  wire CC_detect_dlyd1_i_2__0_n_0;
  wire CC_detect_dlyd1_i_3__0_n_0;
  wire CC_detect_dlyd1_i_4__0_n_0;
  wire CC_detect_dlyd1_i_5__0_n_0;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \descrambler[57]_i_1__0_n_0 ;
  wire [31:0]\descrambler_reg[31]_0 ;
  wire [1:0]\descrambler_reg[39]_0 ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire in0;
  wire out;
  wire p_100_in;
  wire p_67_in;
  wire p_69_in;
  wire p_73_in;
  wire p_75_in;
  wire p_78_in;
  wire p_80_in;
  wire p_84_in;
  wire p_86_in;
  wire p_89_in;
  wire p_91_in;
  wire p_95_in;
  wire p_97_in;
  wire [57:32]poly;
  wire rxdatavalid_to_fifo_lane1_i;
  wire [0:17]tempData;
  wire unscrambled_data_i0;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i08_out;
  wire [0:0]\unscrambled_data_i_reg[13]_0 ;
  wire valid_btf_detect_c;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    CB_detect_dlyd0p5_i_1__0
       (.I0(CC_detect_dlyd1_i_2__0_n_0),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[19]),
        .I4(Q[27]),
        .O(CB_detect0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    CC_detect_dlyd1_i_1__0
       (.I0(CC_detect_dlyd1_i_2__0_n_0),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[19]),
        .I4(Q[27]),
        .O(valid_btf_detect_c));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    CC_detect_dlyd1_i_2__0
       (.I0(CC_detect_dlyd1_i_3__0_n_0),
        .I1(CC_detect_dlyd1_i_4__0_n_0),
        .I2(CC_detect_dlyd1_i_5__0_n_0),
        .I3(Q[21]),
        .I4(rxdatavalid_to_fifo_lane1_i),
        .I5(Q[24]),
        .O(CC_detect_dlyd1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CC_detect_dlyd1_i_3__0
       (.I0(Q[29]),
        .I1(Q[17]),
        .I2(Q[28]),
        .I3(Q[18]),
        .O(CC_detect_dlyd1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    CC_detect_dlyd1_i_4__0
       (.I0(Q[16]),
        .I1(Q[26]),
        .I2(CC_detect_dlyd1_i_2__0_0[1]),
        .I3(Q[30]),
        .O(CC_detect_dlyd1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_5__0
       (.I0(CC_detect_dlyd1_i_2__0_0[0]),
        .I1(Q[20]),
        .I2(Q[31]),
        .I3(Q[25]),
        .O(CC_detect_dlyd1_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CC_detect_pulse_r_i_1__0
       (.I0(CC_detect_dlyd1_i_2__0_n_0),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[19]),
        .I4(Q[27]),
        .I5(CC_detect_dlyd1),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__0 
       (.I0(in0),
        .O(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[0] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [0]),
        .Q(poly[32]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[10] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [10]),
        .Q(poly[42]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[11] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [11]),
        .Q(poly[43]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[12] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [12]),
        .Q(poly[44]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[13] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [13]),
        .Q(poly[45]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[14] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [14]),
        .Q(poly[46]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[15] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [15]),
        .Q(poly[47]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[16] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [16]),
        .Q(poly[48]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[17] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [17]),
        .Q(poly[49]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[18] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [18]),
        .Q(poly[50]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[19] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [19]),
        .Q(poly[51]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[1] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [1]),
        .Q(poly[33]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[20] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [20]),
        .Q(\descrambler_reg[39]_0 [0]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[21] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [21]),
        .Q(poly[53]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[22] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [22]),
        .Q(poly[54]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[23] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [23]),
        .Q(poly[55]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[24] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [24]),
        .Q(poly[56]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[25] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [25]),
        .Q(poly[57]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[26] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [26]),
        .Q(p_67_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[27] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [27]),
        .Q(p_69_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[28] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [28]),
        .Q(p_73_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[29] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [29]),
        .Q(p_75_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[2] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [2]),
        .Q(poly[34]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[30] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [30]),
        .Q(p_78_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[31] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [31]),
        .Q(p_80_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[32] 
       (.C(out),
        .CE(E),
        .D(poly[32]),
        .Q(p_84_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[33] 
       (.C(out),
        .CE(E),
        .D(poly[33]),
        .Q(p_86_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[34] 
       (.C(out),
        .CE(E),
        .D(poly[34]),
        .Q(p_89_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[35] 
       (.C(out),
        .CE(E),
        .D(poly[35]),
        .Q(p_91_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[36] 
       (.C(out),
        .CE(E),
        .D(poly[36]),
        .Q(p_95_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[37] 
       (.C(out),
        .CE(E),
        .D(poly[37]),
        .Q(p_97_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[38] 
       (.C(out),
        .CE(E),
        .D(poly[38]),
        .Q(p_100_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[39] 
       (.C(out),
        .CE(E),
        .D(poly[39]),
        .Q(\descrambler_reg[39]_0 [1]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[3] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [3]),
        .Q(poly[35]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[40] 
       (.C(out),
        .CE(E),
        .D(poly[40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[41] 
       (.C(out),
        .CE(E),
        .D(poly[41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[42] 
       (.C(out),
        .CE(E),
        .D(poly[42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[43] 
       (.C(out),
        .CE(E),
        .D(poly[43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[44] 
       (.C(out),
        .CE(E),
        .D(poly[44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[45] 
       (.C(out),
        .CE(E),
        .D(poly[45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[46] 
       (.C(out),
        .CE(E),
        .D(poly[46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[47] 
       (.C(out),
        .CE(E),
        .D(poly[47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[48] 
       (.C(out),
        .CE(E),
        .D(poly[48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[49] 
       (.C(out),
        .CE(E),
        .D(poly[49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[4] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [4]),
        .Q(poly[36]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[50] 
       (.C(out),
        .CE(E),
        .D(poly[50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[51] 
       (.C(out),
        .CE(E),
        .D(poly[51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[52] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[39]_0 [0]),
        .Q(\descrambler_reg_n_0_[52] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[53] 
       (.C(out),
        .CE(E),
        .D(poly[53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[54] 
       (.C(out),
        .CE(E),
        .D(poly[54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[55] 
       (.C(out),
        .CE(E),
        .D(poly[55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[56] 
       (.C(out),
        .CE(E),
        .D(poly[56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[57] 
       (.C(out),
        .CE(E),
        .D(poly[57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[5] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [5]),
        .Q(poly[37]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[6] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [6]),
        .Q(poly[38]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[7] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [7]),
        .Q(poly[39]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[8] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [8]),
        .Q(poly[40]),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[9] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [9]),
        .Q(poly[41]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__0 
       (.I0(poly[39]),
        .I1(\descrambler_reg[31]_0 [0]),
        .I2(p_67_in),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__0 
       (.I0(poly[49]),
        .I1(\descrambler_reg[31]_0 [10]),
        .I2(p_95_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__0 
       (.I0(poly[50]),
        .I1(\descrambler_reg[31]_0 [11]),
        .I2(p_97_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__0 
       (.I0(poly[51]),
        .I1(\descrambler_reg[31]_0 [12]),
        .I2(p_100_in),
        .O(unscrambled_data_i048_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__0 
       (.I0(poly[53]),
        .I1(\descrambler_reg[31]_0 [14]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(tempData[17]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__0 
       (.I0(poly[54]),
        .I1(\descrambler_reg[31]_0 [15]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(tempData[16]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__0 
       (.I0(poly[55]),
        .I1(\descrambler_reg[31]_0 [16]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(tempData[15]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__0 
       (.I0(poly[56]),
        .I1(\descrambler_reg[31]_0 [17]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(tempData[14]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__0 
       (.I0(poly[57]),
        .I1(\descrambler_reg[31]_0 [18]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(tempData[13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__0 
       (.I0(p_67_in),
        .I1(\descrambler_reg[31]_0 [19]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(tempData[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__0 
       (.I0(poly[40]),
        .I1(\descrambler_reg[31]_0 [1]),
        .I2(p_69_in),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__0 
       (.I0(p_69_in),
        .I1(\descrambler_reg[31]_0 [20]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(tempData[11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__0 
       (.I0(p_73_in),
        .I1(\descrambler_reg[31]_0 [21]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(tempData[10]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__0 
       (.I0(p_75_in),
        .I1(\descrambler_reg[31]_0 [22]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(tempData[9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__0 
       (.I0(p_78_in),
        .I1(\descrambler_reg[31]_0 [23]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(tempData[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__0 
       (.I0(p_80_in),
        .I1(\descrambler_reg[31]_0 [24]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(tempData[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__0 
       (.I0(p_84_in),
        .I1(\descrambler_reg[31]_0 [25]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(tempData[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__0 
       (.I0(p_86_in),
        .I1(\descrambler_reg[31]_0 [26]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(tempData[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__0 
       (.I0(p_89_in),
        .I1(\descrambler_reg[31]_0 [27]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(tempData[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__0 
       (.I0(p_91_in),
        .I1(\descrambler_reg[31]_0 [28]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(tempData[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__0 
       (.I0(p_95_in),
        .I1(\descrambler_reg[31]_0 [29]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(tempData[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__0 
       (.I0(poly[41]),
        .I1(\descrambler_reg[31]_0 [2]),
        .I2(p_73_in),
        .O(unscrambled_data_i08_out));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__0 
       (.I0(p_97_in),
        .I1(\descrambler_reg[31]_0 [30]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(tempData[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__0 
       (.I0(p_100_in),
        .I1(\descrambler_reg[31]_0 [31]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(tempData[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__0 
       (.I0(poly[42]),
        .I1(\descrambler_reg[31]_0 [3]),
        .I2(p_75_in),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__0 
       (.I0(poly[43]),
        .I1(\descrambler_reg[31]_0 [4]),
        .I2(p_78_in),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__0 
       (.I0(poly[44]),
        .I1(\descrambler_reg[31]_0 [5]),
        .I2(p_80_in),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__0 
       (.I0(poly[45]),
        .I1(\descrambler_reg[31]_0 [6]),
        .I2(p_84_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__0 
       (.I0(poly[46]),
        .I1(\descrambler_reg[31]_0 [7]),
        .I2(p_86_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__0 
       (.I0(poly[47]),
        .I1(\descrambler_reg[31]_0 [8]),
        .I2(p_89_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__0 
       (.I0(poly[48]),
        .I1(\descrambler_reg[31]_0 [9]),
        .I2(p_91_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(Q[0]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(Q[10]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(Q[11]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(Q[12]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(out),
        .CE(E),
        .D(\unscrambled_data_i_reg[13]_0 ),
        .Q(Q[13]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(out),
        .CE(E),
        .D(tempData[17]),
        .Q(Q[14]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(out),
        .CE(E),
        .D(tempData[16]),
        .Q(Q[15]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(out),
        .CE(E),
        .D(tempData[15]),
        .Q(Q[16]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(out),
        .CE(E),
        .D(tempData[14]),
        .Q(Q[17]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(out),
        .CE(E),
        .D(tempData[13]),
        .Q(Q[18]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(out),
        .CE(E),
        .D(tempData[12]),
        .Q(Q[19]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(Q[1]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(out),
        .CE(E),
        .D(tempData[11]),
        .Q(Q[20]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(out),
        .CE(E),
        .D(tempData[10]),
        .Q(Q[21]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(out),
        .CE(E),
        .D(tempData[9]),
        .Q(Q[22]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(out),
        .CE(E),
        .D(tempData[8]),
        .Q(Q[23]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(out),
        .CE(E),
        .D(tempData[7]),
        .Q(Q[24]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(out),
        .CE(E),
        .D(tempData[6]),
        .Q(Q[25]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(out),
        .CE(E),
        .D(tempData[5]),
        .Q(Q[26]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(out),
        .CE(E),
        .D(tempData[4]),
        .Q(Q[27]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(out),
        .CE(E),
        .D(tempData[3]),
        .Q(Q[28]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(out),
        .CE(E),
        .D(tempData[2]),
        .Q(Q[29]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(Q[2]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(out),
        .CE(E),
        .D(tempData[1]),
        .Q(Q[30]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(out),
        .CE(E),
        .D(tempData[0]),
        .Q(Q[31]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(Q[3]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(Q[4]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(Q[5]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(Q[6]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(Q[7]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(Q[8]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(Q[9]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \wdth_conv_1stage[38]_i_1__0 
       (.I0(CC_detect_dlyd1_i_2__0_n_0),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[19]),
        .I4(Q[27]),
        .I5(CB_detect_dlyd0p5),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_DESCRAMBLER_64B66B" *) 
module aurora_64b66b_0_DESCRAMBLER_64B66B_24
   (D,
    UNSCRAMBLED_DATA_OUT,
    valid_btf_detect_c,
    CB_detect0,
    descrambler,
    in0,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    rxdatavalid_to_fifo_lane2_i,
    Q,
    E,
    out,
    \descrambler_reg[31]_0 ,
    tempData);
  output [1:0]D;
  output [31:0]UNSCRAMBLED_DATA_OUT;
  output valid_btf_detect_c;
  output CB_detect0;
  output [1:0]descrambler;
  input in0;
  input CC_detect_dlyd1;
  input CB_detect_dlyd0p5;
  input rxdatavalid_to_fifo_lane2_i;
  input [1:0]Q;
  input [0:0]E;
  input out;
  input [31:0]\descrambler_reg[31]_0 ;
  input [0:0]tempData;

  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__1_n_0;
  wire CC_detect_dlyd1_i_3__1_n_0;
  wire CC_detect_dlyd1_i_4__1_n_0;
  wire CC_detect_dlyd1_i_5__1_n_0;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [31:0]UNSCRAMBLED_DATA_OUT;
  wire [1:0]descrambler;
  wire \descrambler[57]_i_1__1_n_0 ;
  wire [31:0]\descrambler_reg[31]_0 ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire in0;
  wire out;
  wire p_100_in;
  wire p_67_in;
  wire p_69_in;
  wire p_73_in;
  wire p_75_in;
  wire p_78_in;
  wire p_80_in;
  wire p_84_in;
  wire p_86_in;
  wire p_89_in;
  wire p_91_in;
  wire p_95_in;
  wire p_97_in;
  wire [57:32]poly;
  wire rxdatavalid_to_fifo_lane2_i;
  wire [0:0]tempData;
  wire [0:17]tempData_0;
  wire unscrambled_data_i0;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i08_out;
  wire valid_btf_detect_c;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    CB_detect_dlyd0p5_i_1__1
       (.I0(CC_detect_dlyd1_i_2__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[22]),
        .I3(UNSCRAMBLED_DATA_OUT[19]),
        .I4(UNSCRAMBLED_DATA_OUT[27]),
        .O(CB_detect0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    CC_detect_dlyd1_i_1__1
       (.I0(CC_detect_dlyd1_i_2__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[22]),
        .I2(UNSCRAMBLED_DATA_OUT[23]),
        .I3(UNSCRAMBLED_DATA_OUT[19]),
        .I4(UNSCRAMBLED_DATA_OUT[27]),
        .O(valid_btf_detect_c));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    CC_detect_dlyd1_i_2__1
       (.I0(CC_detect_dlyd1_i_3__1_n_0),
        .I1(CC_detect_dlyd1_i_4__1_n_0),
        .I2(CC_detect_dlyd1_i_5__1_n_0),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .I4(rxdatavalid_to_fifo_lane2_i),
        .I5(UNSCRAMBLED_DATA_OUT[24]),
        .O(CC_detect_dlyd1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CC_detect_dlyd1_i_3__1
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[17]),
        .I2(UNSCRAMBLED_DATA_OUT[28]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(CC_detect_dlyd1_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    CC_detect_dlyd1_i_4__1
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[26]),
        .I2(Q[1]),
        .I3(UNSCRAMBLED_DATA_OUT[30]),
        .O(CC_detect_dlyd1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_5__1
       (.I0(Q[0]),
        .I1(UNSCRAMBLED_DATA_OUT[20]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[25]),
        .O(CC_detect_dlyd1_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CC_detect_pulse_r_i_1__1
       (.I0(CC_detect_dlyd1_i_2__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[22]),
        .I2(UNSCRAMBLED_DATA_OUT[23]),
        .I3(UNSCRAMBLED_DATA_OUT[19]),
        .I4(UNSCRAMBLED_DATA_OUT[27]),
        .I5(CC_detect_dlyd1),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__1 
       (.I0(in0),
        .O(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[0] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [0]),
        .Q(poly[32]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[10] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [10]),
        .Q(poly[42]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[11] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [11]),
        .Q(poly[43]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[12] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [12]),
        .Q(poly[44]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[13] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [13]),
        .Q(poly[45]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[14] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [14]),
        .Q(poly[46]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[15] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [15]),
        .Q(poly[47]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[16] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [16]),
        .Q(poly[48]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[17] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [17]),
        .Q(poly[49]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[18] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [18]),
        .Q(poly[50]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[19] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [19]),
        .Q(poly[51]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[1] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [1]),
        .Q(poly[33]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[20] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [20]),
        .Q(descrambler[0]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[21] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [21]),
        .Q(poly[53]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[22] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [22]),
        .Q(poly[54]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[23] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [23]),
        .Q(poly[55]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[24] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [24]),
        .Q(poly[56]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[25] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [25]),
        .Q(poly[57]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[26] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [26]),
        .Q(p_67_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[27] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [27]),
        .Q(p_69_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[28] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [28]),
        .Q(p_73_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[29] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [29]),
        .Q(p_75_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[2] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [2]),
        .Q(poly[34]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[30] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [30]),
        .Q(p_78_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[31] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [31]),
        .Q(p_80_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[32] 
       (.C(out),
        .CE(E),
        .D(poly[32]),
        .Q(p_84_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[33] 
       (.C(out),
        .CE(E),
        .D(poly[33]),
        .Q(p_86_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[34] 
       (.C(out),
        .CE(E),
        .D(poly[34]),
        .Q(p_89_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[35] 
       (.C(out),
        .CE(E),
        .D(poly[35]),
        .Q(p_91_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[36] 
       (.C(out),
        .CE(E),
        .D(poly[36]),
        .Q(p_95_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[37] 
       (.C(out),
        .CE(E),
        .D(poly[37]),
        .Q(p_97_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[38] 
       (.C(out),
        .CE(E),
        .D(poly[38]),
        .Q(p_100_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[39] 
       (.C(out),
        .CE(E),
        .D(poly[39]),
        .Q(descrambler[1]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[3] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [3]),
        .Q(poly[35]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[40] 
       (.C(out),
        .CE(E),
        .D(poly[40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[41] 
       (.C(out),
        .CE(E),
        .D(poly[41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[42] 
       (.C(out),
        .CE(E),
        .D(poly[42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[43] 
       (.C(out),
        .CE(E),
        .D(poly[43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[44] 
       (.C(out),
        .CE(E),
        .D(poly[44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[45] 
       (.C(out),
        .CE(E),
        .D(poly[45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[46] 
       (.C(out),
        .CE(E),
        .D(poly[46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[47] 
       (.C(out),
        .CE(E),
        .D(poly[47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[48] 
       (.C(out),
        .CE(E),
        .D(poly[48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[49] 
       (.C(out),
        .CE(E),
        .D(poly[49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[4] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [4]),
        .Q(poly[36]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[50] 
       (.C(out),
        .CE(E),
        .D(poly[50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[51] 
       (.C(out),
        .CE(E),
        .D(poly[51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[52] 
       (.C(out),
        .CE(E),
        .D(descrambler[0]),
        .Q(\descrambler_reg_n_0_[52] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[53] 
       (.C(out),
        .CE(E),
        .D(poly[53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[54] 
       (.C(out),
        .CE(E),
        .D(poly[54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[55] 
       (.C(out),
        .CE(E),
        .D(poly[55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[56] 
       (.C(out),
        .CE(E),
        .D(poly[56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[57] 
       (.C(out),
        .CE(E),
        .D(poly[57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[5] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [5]),
        .Q(poly[37]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[6] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [6]),
        .Q(poly[38]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[7] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [7]),
        .Q(poly[39]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[8] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [8]),
        .Q(poly[40]),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[9] 
       (.C(out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [9]),
        .Q(poly[41]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__1 
       (.I0(poly[39]),
        .I1(\descrambler_reg[31]_0 [0]),
        .I2(p_67_in),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__1 
       (.I0(poly[49]),
        .I1(\descrambler_reg[31]_0 [10]),
        .I2(p_95_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__1 
       (.I0(poly[50]),
        .I1(\descrambler_reg[31]_0 [11]),
        .I2(p_97_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__1 
       (.I0(poly[51]),
        .I1(\descrambler_reg[31]_0 [12]),
        .I2(p_100_in),
        .O(unscrambled_data_i048_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__1 
       (.I0(poly[53]),
        .I1(\descrambler_reg[31]_0 [14]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(tempData_0[17]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__1 
       (.I0(poly[54]),
        .I1(\descrambler_reg[31]_0 [15]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(tempData_0[16]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__1 
       (.I0(poly[55]),
        .I1(\descrambler_reg[31]_0 [16]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(tempData_0[15]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__1 
       (.I0(poly[56]),
        .I1(\descrambler_reg[31]_0 [17]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(tempData_0[14]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__1 
       (.I0(poly[57]),
        .I1(\descrambler_reg[31]_0 [18]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(tempData_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__1 
       (.I0(p_67_in),
        .I1(\descrambler_reg[31]_0 [19]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(tempData_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__1 
       (.I0(poly[40]),
        .I1(\descrambler_reg[31]_0 [1]),
        .I2(p_69_in),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__1 
       (.I0(p_69_in),
        .I1(\descrambler_reg[31]_0 [20]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(tempData_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__1 
       (.I0(p_73_in),
        .I1(\descrambler_reg[31]_0 [21]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(tempData_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__1 
       (.I0(p_75_in),
        .I1(\descrambler_reg[31]_0 [22]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(tempData_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__1 
       (.I0(p_78_in),
        .I1(\descrambler_reg[31]_0 [23]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(tempData_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__1 
       (.I0(p_80_in),
        .I1(\descrambler_reg[31]_0 [24]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(tempData_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__1 
       (.I0(p_84_in),
        .I1(\descrambler_reg[31]_0 [25]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(tempData_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__1 
       (.I0(p_86_in),
        .I1(\descrambler_reg[31]_0 [26]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(tempData_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__1 
       (.I0(p_89_in),
        .I1(\descrambler_reg[31]_0 [27]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(tempData_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__1 
       (.I0(p_91_in),
        .I1(\descrambler_reg[31]_0 [28]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(tempData_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__1 
       (.I0(p_95_in),
        .I1(\descrambler_reg[31]_0 [29]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(tempData_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__1 
       (.I0(poly[41]),
        .I1(\descrambler_reg[31]_0 [2]),
        .I2(p_73_in),
        .O(unscrambled_data_i08_out));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__1 
       (.I0(p_97_in),
        .I1(\descrambler_reg[31]_0 [30]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(tempData_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__1 
       (.I0(p_100_in),
        .I1(\descrambler_reg[31]_0 [31]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(tempData_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__1 
       (.I0(poly[42]),
        .I1(\descrambler_reg[31]_0 [3]),
        .I2(p_75_in),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__1 
       (.I0(poly[43]),
        .I1(\descrambler_reg[31]_0 [4]),
        .I2(p_78_in),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__1 
       (.I0(poly[44]),
        .I1(\descrambler_reg[31]_0 [5]),
        .I2(p_80_in),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__1 
       (.I0(poly[45]),
        .I1(\descrambler_reg[31]_0 [6]),
        .I2(p_84_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__1 
       (.I0(poly[46]),
        .I1(\descrambler_reg[31]_0 [7]),
        .I2(p_86_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__1 
       (.I0(poly[47]),
        .I1(\descrambler_reg[31]_0 [8]),
        .I2(p_89_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__1 
       (.I0(poly[48]),
        .I1(\descrambler_reg[31]_0 [9]),
        .I2(p_91_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(out),
        .CE(E),
        .D(tempData),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(out),
        .CE(E),
        .D(tempData_0[17]),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(out),
        .CE(E),
        .D(tempData_0[16]),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(out),
        .CE(E),
        .D(tempData_0[15]),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(out),
        .CE(E),
        .D(tempData_0[14]),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(out),
        .CE(E),
        .D(tempData_0[13]),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(out),
        .CE(E),
        .D(tempData_0[12]),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(out),
        .CE(E),
        .D(tempData_0[11]),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(out),
        .CE(E),
        .D(tempData_0[10]),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(out),
        .CE(E),
        .D(tempData_0[9]),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(out),
        .CE(E),
        .D(tempData_0[8]),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(out),
        .CE(E),
        .D(tempData_0[7]),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(out),
        .CE(E),
        .D(tempData_0[6]),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(out),
        .CE(E),
        .D(tempData_0[5]),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(out),
        .CE(E),
        .D(tempData_0[4]),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(out),
        .CE(E),
        .D(tempData_0[3]),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(out),
        .CE(E),
        .D(tempData_0[2]),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(out),
        .CE(E),
        .D(tempData_0[1]),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(out),
        .CE(E),
        .D(tempData_0[0]),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \wdth_conv_1stage[38]_i_1__1 
       (.I0(CC_detect_dlyd1_i_2__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[22]),
        .I3(UNSCRAMBLED_DATA_OUT[19]),
        .I4(UNSCRAMBLED_DATA_OUT[27]),
        .I5(CB_detect_dlyd0p5),
        .O(D[0]));
endmodule

module aurora_64b66b_0_ERR_DETECT
   (SOFT_ERR_reg_0,
    hard_err_i,
    SOFT_ERR_reg_1,
    user_clk,
    HARD_ERR_reg_0);
  output [0:0]SOFT_ERR_reg_0;
  output [0:0]hard_err_i;
  input SOFT_ERR_reg_1;
  input user_clk;
  input HARD_ERR_reg_0;

  wire HARD_ERR_reg_0;
  wire [0:0]SOFT_ERR_reg_0;
  wire SOFT_ERR_reg_1;
  wire [0:0]hard_err_i;
  wire user_clk;

  FDRE HARD_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(HARD_ERR_reg_0),
        .Q(hard_err_i),
        .R(1'b0));
  FDRE SOFT_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(SOFT_ERR_reg_1),
        .Q(SOFT_ERR_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_ERR_DETECT" *) 
module aurora_64b66b_0_ERR_DETECT_14
   (soft_err_i,
    hard_err_i,
    SOFT_ERR_reg_0,
    user_clk,
    HARD_ERR_reg_0);
  output [0:0]soft_err_i;
  output [0:0]hard_err_i;
  input SOFT_ERR_reg_0;
  input user_clk;
  input HARD_ERR_reg_0;

  wire HARD_ERR_reg_0;
  wire SOFT_ERR_reg_0;
  wire [0:0]hard_err_i;
  wire [0:0]soft_err_i;
  wire user_clk;

  FDRE HARD_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(HARD_ERR_reg_0),
        .Q(hard_err_i),
        .R(1'b0));
  FDRE SOFT_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(SOFT_ERR_reg_0),
        .Q(soft_err_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_ERR_DETECT" *) 
module aurora_64b66b_0_ERR_DETECT_8
   (hard_err_i,
    SOFT_ERR_reg_0,
    SOFT_ERR_reg_1,
    user_clk,
    HARD_ERR_reg_0,
    soft_err_reg,
    CHANNEL_UP_TX_IF);
  output [0:0]hard_err_i;
  output SOFT_ERR_reg_0;
  input SOFT_ERR_reg_1;
  input user_clk;
  input HARD_ERR_reg_0;
  input [1:0]soft_err_reg;
  input CHANNEL_UP_TX_IF;

  wire CHANNEL_UP_TX_IF;
  wire HARD_ERR_reg_0;
  wire SOFT_ERR_reg_0;
  wire SOFT_ERR_reg_1;
  wire [0:0]hard_err_i;
  wire [1:1]soft_err_i;
  wire [1:0]soft_err_reg;
  wire user_clk;

  FDRE HARD_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(HARD_ERR_reg_0),
        .Q(hard_err_i),
        .R(1'b0));
  FDRE SOFT_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(SOFT_ERR_reg_1),
        .Q(soft_err_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE00)) 
    soft_err_i_1
       (.I0(soft_err_i),
        .I1(soft_err_reg[1]),
        .I2(soft_err_reg[0]),
        .I3(CHANNEL_UP_TX_IF),
        .O(SOFT_ERR_reg_0));
endmodule

module aurora_64b66b_0_GLOBAL_LOGIC
   (RESET_LANES,
    EN_CHAN_SYNC,
    CHAN_BOND_RESET,
    chan_bond_reset_i,
    CHANNEL_UP_RX_IF,
    CHANNEL_UP_TX_IF,
    GEN_CH_BOND,
    hard_err,
    gen_cc_flop_0_i,
    channel_bond_r_reg,
    D,
    gen_cc_flop_2_i,
    SR,
    R0,
    E,
    RX_PE_DATA_V_reg,
    stg5_reg,
    stg5_reg_0,
    stg5_reg_1,
    stg5_reg_2,
    stg5_reg_3,
    stg5_reg_4,
    user_clk,
    ch_bond_done_i,
    wait_for_lane_up_r0,
    CHANNEL_UP_RX_IF_reg,
    remote_ready_r_reg,
    got_idles_i,
    TXDATAVALID_IN,
    hard_err_i,
    gen_cc_i,
    rst_pma_init_usrclk,
    Q,
    tx_pe_data_v_i,
    rst_pma_init_usrclk_0,
    rst_pma_init_usrclk_1,
    reset_lanes_flop_0_i,
    reset_lanes_flop_0_i_0,
    lane_up,
    \chan_bond_timer_reg[0] ,
    rx_pe_data_v_i,
    txdatavalid_symgen_i);
  output RESET_LANES;
  output EN_CHAN_SYNC;
  output CHAN_BOND_RESET;
  output chan_bond_reset_i;
  output CHANNEL_UP_RX_IF;
  output CHANNEL_UP_TX_IF;
  output [0:0]GEN_CH_BOND;
  output hard_err;
  output [3:0]gen_cc_flop_0_i;
  output channel_bond_r_reg;
  output [3:0]D;
  output [3:0]gen_cc_flop_2_i;
  output SR;
  output R0;
  output [0:0]E;
  output RX_PE_DATA_V_reg;
  output stg5_reg;
  output stg5_reg_0;
  output stg5_reg_1;
  output stg5_reg_2;
  output stg5_reg_3;
  output stg5_reg_4;
  input user_clk;
  input [0:2]ch_bond_done_i;
  input wait_for_lane_up_r0;
  input CHANNEL_UP_RX_IF_reg;
  input remote_ready_r_reg;
  input [0:2]got_idles_i;
  input TXDATAVALID_IN;
  input [0:2]hard_err_i;
  input [0:2]gen_cc_i;
  input rst_pma_init_usrclk;
  input [11:0]Q;
  input [0:0]tx_pe_data_v_i;
  input rst_pma_init_usrclk_0;
  input rst_pma_init_usrclk_1;
  input reset_lanes_flop_0_i;
  input reset_lanes_flop_0_i_0;
  input [0:0]lane_up;
  input \chan_bond_timer_reg[0] ;
  input [0:2]rx_pe_data_v_i;
  input txdatavalid_symgen_i;

  wire CHANNEL_UP_RX_IF;
  wire CHANNEL_UP_RX_IF_reg;
  wire CHANNEL_UP_TX_IF;
  wire CHAN_BOND_RESET;
  wire [3:0]D;
  wire [0:0]E;
  wire EN_CHAN_SYNC;
  wire [0:0]GEN_CH_BOND;
  wire [11:0]Q;
  wire R0;
  wire RESET_LANES;
  wire RX_PE_DATA_V_reg;
  wire SR;
  wire TXDATAVALID_IN;
  wire [0:2]ch_bond_done_i;
  wire chan_bond_reset_i;
  wire \chan_bond_timer_reg[0] ;
  wire channel_bond_gen_i_n_1;
  wire channel_bond_gen_i_n_2;
  wire channel_bond_gen_i_n_3;
  wire channel_bond_r_reg;
  wire [3:0]gen_cc_flop_0_i;
  wire [3:0]gen_cc_flop_2_i;
  wire [0:2]gen_cc_i;
  wire [0:2]got_idles_i;
  wire hard_err;
  wire [0:2]hard_err_i;
  wire [0:0]lane_up;
  wire remote_ready_r_reg;
  wire reset_lanes_flop_0_i;
  wire reset_lanes_flop_0_i_0;
  wire rst_pma_init_usrclk;
  wire rst_pma_init_usrclk_0;
  wire rst_pma_init_usrclk_1;
  wire [0:2]rx_pe_data_v_i;
  wire stg5_reg;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire stg5_reg_2;
  wire stg5_reg_3;
  wire stg5_reg_4;
  wire [0:0]tx_pe_data_v_i;
  wire txdatavalid_symgen_i;
  wire user_clk;
  wire wait_for_lane_up_r0;

  aurora_64b66b_0_CHANNEL_BOND_GEN channel_bond_gen_i
       (.TXDATAVALID_IN(TXDATAVALID_IN),
        .\TX_DATA_reg[59] (channel_bond_r_reg),
        .\free_count_r_reg[4]_0 (CHANNEL_UP_RX_IF_reg),
        .gen_cc_i(gen_cc_i),
        .gen_ch_bond_int_reg_0(GEN_CH_BOND),
        .gen_ch_bond_int_reg_1(channel_bond_gen_i_n_1),
        .gen_ch_bond_int_reg_2(channel_bond_gen_i_n_2),
        .gen_ch_bond_int_reg_3(channel_bond_gen_i_n_3),
        .gen_ch_bond_int_reg_4(CHANNEL_UP_TX_IF),
        .rst_pma_init_usrclk(rst_pma_init_usrclk),
        .rst_pma_init_usrclk_0(rst_pma_init_usrclk_0),
        .rst_pma_init_usrclk_1(rst_pma_init_usrclk_1),
        .stg5_reg(stg5_reg_0),
        .stg5_reg_0(stg5_reg_2),
        .stg5_reg_1(stg5_reg_4),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
  aurora_64b66b_0_CHANNEL_ERR_DETECT channel_err_detect_i
       (.hard_err(hard_err),
        .hard_err_i(hard_err_i),
        .user_clk(user_clk));
  aurora_64b66b_0_CHANNEL_INIT_SM channel_init_sm_i
       (.CHANNEL_UP_RX_IF_reg_0(CHANNEL_UP_RX_IF),
        .CHANNEL_UP_RX_IF_reg_1(CHANNEL_UP_RX_IF_reg),
        .CHANNEL_UP_TX_IF_reg_0(CHANNEL_UP_TX_IF),
        .CHAN_BOND_RESET(CHAN_BOND_RESET),
        .D(D),
        .E(E),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .Q(Q),
        .R0(R0),
        .RESET_LANES(RESET_LANES),
        .RX_PE_DATA_V_reg(RX_PE_DATA_V_reg),
        .SR(SR),
        .\TX_DATA_reg[53] (channel_bond_gen_i_n_1),
        .\TX_DATA_reg[53]_0 (channel_bond_gen_i_n_2),
        .\TX_DATA_reg[53]_1 (channel_bond_gen_i_n_3),
        .\TX_DATA_reg[63] (GEN_CH_BOND),
        .ch_bond_done_i(ch_bond_done_i),
        .chan_bond_reset_i(chan_bond_reset_i),
        .\chan_bond_timer_reg[0]_0 (\chan_bond_timer_reg[0] ),
        .channel_bond_r_reg_0(channel_bond_r_reg),
        .gen_cc_flop_0_i(gen_cc_flop_0_i),
        .gen_cc_flop_2_i(gen_cc_flop_2_i),
        .gen_cc_i(gen_cc_i),
        .got_idles_i(got_idles_i),
        .lane_up(lane_up),
        .remote_ready_r_reg_0(remote_ready_r_reg),
        .reset_lanes_flop_0_i_0(reset_lanes_flop_0_i),
        .reset_lanes_flop_0_i_1(reset_lanes_flop_0_i_0),
        .rst_pma_init_usrclk(rst_pma_init_usrclk),
        .rst_pma_init_usrclk_0(rst_pma_init_usrclk_0),
        .rst_pma_init_usrclk_1(rst_pma_init_usrclk_1),
        .rx_pe_data_v_i(rx_pe_data_v_i),
        .stg5_reg(stg5_reg),
        .stg5_reg_0(stg5_reg_1),
        .stg5_reg_1(stg5_reg_3),
        .tx_pe_data_v_i(tx_pe_data_v_i),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk),
        .wait_for_lane_up_r0(wait_for_lane_up_r0));
endmodule

module aurora_64b66b_0_GT
   (gt0_drprdy_out,
    txn,
    txp,
    GT0_RXRESETDONE_OUT,
    GT0_TXRESETDONE_OUT,
    gt0_drpdo_out,
    GT0_RXDATAVALID_OUT,
    GT0_RXHEADERVALID_OUT,
    gt0_txbufstatus_out,
    GT0_RXBUFSTATUS_OUT,
    GT0_RXHEADER_OUT,
    GT0_RXDATA_OUT,
    drp_clk_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    rxn,
    rxp,
    SR,
    GT2_GTTXRESET_IN,
    gt_qpllclk_quad5_in,
    gt_qpllrefclk_quad5_in,
    gt_rxcdrovrden_in,
    D,
    GT0_RX_POLARITY_IN,
    GT2_RXUSERRDY_IN,
    out,
    GT2_TXUSERRDY_IN,
    sync_clk,
    user_clk,
    gthe2_i_0,
    loopback,
    Q,
    SCRAMBLED_DATA_OUT,
    gthe2_i_1,
    gthe2_i_2);
  output gt0_drprdy_out;
  output [0:0]txn;
  output [0:0]txp;
  output GT0_RXRESETDONE_OUT;
  output GT0_TXRESETDONE_OUT;
  output [15:0]gt0_drpdo_out;
  output GT0_RXDATAVALID_OUT;
  output GT0_RXHEADERVALID_OUT;
  output [0:0]gt0_txbufstatus_out;
  output [0:0]GT0_RXBUFSTATUS_OUT;
  output [1:0]GT0_RXHEADER_OUT;
  output [31:0]GT0_RXDATA_OUT;
  input drp_clk_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input [0:0]rxn;
  input [0:0]rxp;
  input [0:0]SR;
  input GT2_GTTXRESET_IN;
  input gt_qpllclk_quad5_in;
  input gt_qpllrefclk_quad5_in;
  input gt_rxcdrovrden_in;
  input [0:0]D;
  input GT0_RX_POLARITY_IN;
  input GT2_RXUSERRDY_IN;
  input out;
  input GT2_TXUSERRDY_IN;
  input sync_clk;
  input user_clk;
  input [15:0]gthe2_i_0;
  input [2:0]loopback;
  input [1:0]Q;
  input [63:0]SCRAMBLED_DATA_OUT;
  input [6:0]gthe2_i_1;
  input [8:0]gthe2_i_2;

  wire [0:0]D;
  wire [0:0]GT0_RXBUFSTATUS_OUT;
  wire GT0_RXDATAVALID_OUT;
  wire [31:0]GT0_RXDATA_OUT;
  wire GT0_RXHEADERVALID_OUT;
  wire [1:0]GT0_RXHEADER_OUT;
  wire GT0_RXRESETDONE_OUT;
  wire GT0_RX_POLARITY_IN;
  wire GT0_TXRESETDONE_OUT;
  wire GT2_GTTXRESET_IN;
  wire GT2_RXUSERRDY_IN;
  wire GT2_TXUSERRDY_IN;
  wire [1:0]Q;
  wire [63:0]SCRAMBLED_DATA_OUT;
  wire [0:0]SR;
  wire drp_clk_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire [0:0]gt0_txbufstatus_out;
  wire gt_qpllclk_quad5_in;
  wire gt_qpllrefclk_quad5_in;
  wire gt_rxcdrovrden_in;
  wire [15:0]gthe2_i_0;
  wire [6:0]gthe2_i_1;
  wire [8:0]gthe2_i_2;
  wire gthe2_i_n_113;
  wire gthe2_i_n_115;
  wire gthe2_i_n_116;
  wire gthe2_i_n_12;
  wire gthe2_i_n_205;
  wire gthe2_i_n_206;
  wire gthe2_i_n_207;
  wire gthe2_i_n_208;
  wire gthe2_i_n_209;
  wire gthe2_i_n_210;
  wire gthe2_i_n_211;
  wire gthe2_i_n_29;
  wire gthe2_i_n_33;
  wire gthe2_i_n_34;
  wire gthe2_i_n_4;
  wire gthe2_i_n_45;
  wire gthe2_i_n_46;
  wire gthe2_i_n_47;
  wire gthe2_i_n_57;
  wire gthe2_i_n_58;
  wire gthe2_i_n_59;
  wire gthe2_i_n_60;
  wire gthe2_i_n_61;
  wire gthe2_i_n_62;
  wire gthe2_i_n_63;
  wire gthe2_i_n_64;
  wire gthe2_i_n_65;
  wire gthe2_i_n_66;
  wire gthe2_i_n_67;
  wire gthe2_i_n_68;
  wire gthe2_i_n_69;
  wire gthe2_i_n_70;
  wire gthe2_i_n_71;
  wire [2:0]loopback;
  wire out;
  wire [0:0]rxn;
  wire [0:0]rxp;
  wire sync_clk;
  wire [0:0]txn;
  wire [0:0]txp;
  wire user_clk;
  wire NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_CPLLLOCK_UNCONNECTED;
  wire NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:2]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(19),
    .CLK_COR_MIN_LAT(15),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(1),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b001),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C208001A),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(32),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("FALSE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("TRUE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(5),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED),
        .CPLLLOCK(NLW_gthe2_i_CPLLLOCK_UNCONNECTED),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({gthe2_i_n_57,gthe2_i_n_58,gthe2_i_n_59,gthe2_i_n_60,gthe2_i_n_61,gthe2_i_n_62,gthe2_i_n_63,gthe2_i_n_64,gthe2_i_n_65,gthe2_i_n_66,gthe2_i_n_67,gthe2_i_n_68,gthe2_i_n_69,gthe2_i_n_70,gthe2_i_n_71}),
        .DRPADDR(gthe2_i_2),
        .DRPCLK(drp_clk_in),
        .DRPDI(gthe2_i_0),
        .DRPDO(gt0_drpdo_out),
        .DRPEN(gt0_drpen_in),
        .DRPRDY(gt0_drprdy_out),
        .DRPWE(gt0_drpwe_in),
        .EYESCANDATAERROR(gthe2_i_n_4),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(rxn),
        .GTHRXP(rxp),
        .GTHTXN(txn),
        .GTHTXP(txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(SR),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GT2_GTTXRESET_IN),
        .LOOPBACK(loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(gt_qpllclk_quad5_in),
        .QPLLREFCLK(gt_qpllrefclk_quad5_in),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b0),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({GT0_RXBUFSTATUS_OUT,gthe2_i_n_115,gthe2_i_n_116}),
        .RXBYTEISALIGNED(NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(gthe2_i_n_12),
        .RXCDROVRDEN(gt_rxcdrovrden_in),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK(NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:0]),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],GT0_RXDATA_OUT}),
        .RXDATAVALID({NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1],GT0_RXDATAVALID_OUT}),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:0]),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(D),
        .RXHEADER({NLW_gthe2_i_RXHEADER_UNCONNECTED[5:2],GT0_RXHEADER_OUT}),
        .RXHEADERVALID({NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1],GT0_RXHEADERVALID_OUT}),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({gthe2_i_n_205,gthe2_i_n_206,gthe2_i_n_207,gthe2_i_n_208,gthe2_i_n_209,gthe2_i_n_210,gthe2_i_n_211}),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:0]),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gthe2_i_n_29),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(gthe2_i_n_33),
        .RXPOLARITY(GT0_RX_POLARITY_IN),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(gthe2_i_n_34),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(GT0_RXRESETDONE_OUT),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b1,1'b1}),
        .RXUSERRDY(GT2_RXUSERRDY_IN),
        .RXUSRCLK(out),
        .RXUSRCLK2(out),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS({gt0_txbufstatus_out,gthe2_i_n_113}),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(SCRAMBLED_DATA_OUT),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,Q}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gthe2_i_n_45),
        .TXOUTCLKFABRIC(gthe2_i_n_46),
        .TXOUTCLKPCS(gthe2_i_n_47),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(GT0_TXRESETDONE_OUT),
        .TXSEQUENCE(gthe2_i_1),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b1,1'b1}),
        .TXUSERRDY(GT2_TXUSERRDY_IN),
        .TXUSRCLK(sync_clk),
        .TXUSRCLK2(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_GT" *) 
module aurora_64b66b_0_GT_71
   (gt1_drprdy_out,
    txn,
    txp,
    GT1_RXOUTCLK_OUT,
    GT1_RXRESETDONE_OUT,
    tx_out_clk,
    GT1_TXRESETDONE_OUT,
    gt1_drpdo_out,
    GT1_RXDATAVALID_OUT,
    GT1_RXHEADERVALID_OUT,
    TXBUFSTATUS,
    GT1_RXBUFSTATUS_OUT,
    GT1_RXHEADER_OUT,
    GT1_RXDATA_OUT,
    gthe2_i_0,
    gthe2_i_1,
    gthe2_i_2,
    drp_clk_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    rxn,
    rxp,
    SR,
    GT2_GTTXRESET_IN,
    gt_qpllclk_quad5_in,
    gt_qpllrefclk_quad5_in,
    gt_rxcdrovrden_in,
    gthe2_i_3,
    GT1_RX_POLARITY_IN,
    GT2_RXUSERRDY_IN,
    out,
    GT2_TXUSERRDY_IN,
    sync_clk,
    user_clk,
    gthe2_i_4,
    loopback,
    gthe2_i_5,
    gthe2_i_6,
    gthe2_i_7,
    gthe2_i_8,
    HARD_ERR_reg,
    rx_buf_err_i,
    tx_buf_err_i,
    enable_err_detect_i,
    enable_err_detect_i_0,
    enable_err_detect_i_1);
  output gt1_drprdy_out;
  output [0:0]txn;
  output [0:0]txp;
  output GT1_RXOUTCLK_OUT;
  output GT1_RXRESETDONE_OUT;
  output tx_out_clk;
  output GT1_TXRESETDONE_OUT;
  output [15:0]gt1_drpdo_out;
  output GT1_RXDATAVALID_OUT;
  output GT1_RXHEADERVALID_OUT;
  output [0:0]TXBUFSTATUS;
  output [0:0]GT1_RXBUFSTATUS_OUT;
  output [1:0]GT1_RXHEADER_OUT;
  output [31:0]GT1_RXDATA_OUT;
  output gthe2_i_0;
  output gthe2_i_1;
  output gthe2_i_2;
  input drp_clk_in;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input [0:0]rxn;
  input [0:0]rxp;
  input [0:0]SR;
  input GT2_GTTXRESET_IN;
  input gt_qpllclk_quad5_in;
  input gt_qpllrefclk_quad5_in;
  input gt_rxcdrovrden_in;
  input [0:0]gthe2_i_3;
  input GT1_RX_POLARITY_IN;
  input GT2_RXUSERRDY_IN;
  input out;
  input GT2_TXUSERRDY_IN;
  input sync_clk;
  input user_clk;
  input [15:0]gthe2_i_4;
  input [2:0]loopback;
  input [1:0]gthe2_i_5;
  input [63:0]gthe2_i_6;
  input [6:0]gthe2_i_7;
  input [8:0]gthe2_i_8;
  input HARD_ERR_reg;
  input [0:0]rx_buf_err_i;
  input [1:0]tx_buf_err_i;
  input enable_err_detect_i;
  input enable_err_detect_i_0;
  input enable_err_detect_i_1;

  wire [0:0]GT1_RXBUFSTATUS_OUT;
  wire GT1_RXDATAVALID_OUT;
  wire [31:0]GT1_RXDATA_OUT;
  wire GT1_RXHEADERVALID_OUT;
  wire [1:0]GT1_RXHEADER_OUT;
  wire GT1_RXOUTCLK_OUT;
  wire GT1_RXRESETDONE_OUT;
  wire GT1_RX_POLARITY_IN;
  wire GT1_TXRESETDONE_OUT;
  wire GT2_GTTXRESET_IN;
  wire GT2_RXUSERRDY_IN;
  wire GT2_TXUSERRDY_IN;
  wire HARD_ERR_reg;
  wire [0:0]SR;
  wire [0:0]TXBUFSTATUS;
  wire drp_clk_in;
  wire enable_err_detect_i;
  wire enable_err_detect_i_0;
  wire enable_err_detect_i_1;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt_qpllclk_quad5_in;
  wire gt_qpllrefclk_quad5_in;
  wire gt_rxcdrovrden_in;
  wire gthe2_i_0;
  wire gthe2_i_1;
  wire gthe2_i_2;
  wire [0:0]gthe2_i_3;
  wire [15:0]gthe2_i_4;
  wire [1:0]gthe2_i_5;
  wire [63:0]gthe2_i_6;
  wire [6:0]gthe2_i_7;
  wire [8:0]gthe2_i_8;
  wire gthe2_i_n_113;
  wire gthe2_i_n_115;
  wire gthe2_i_n_116;
  wire gthe2_i_n_12;
  wire gthe2_i_n_205;
  wire gthe2_i_n_206;
  wire gthe2_i_n_207;
  wire gthe2_i_n_208;
  wire gthe2_i_n_209;
  wire gthe2_i_n_210;
  wire gthe2_i_n_211;
  wire gthe2_i_n_33;
  wire gthe2_i_n_34;
  wire gthe2_i_n_4;
  wire gthe2_i_n_46;
  wire gthe2_i_n_47;
  wire gthe2_i_n_57;
  wire gthe2_i_n_58;
  wire gthe2_i_n_59;
  wire gthe2_i_n_60;
  wire gthe2_i_n_61;
  wire gthe2_i_n_62;
  wire gthe2_i_n_63;
  wire gthe2_i_n_64;
  wire gthe2_i_n_65;
  wire gthe2_i_n_66;
  wire gthe2_i_n_67;
  wire gthe2_i_n_68;
  wire gthe2_i_n_69;
  wire gthe2_i_n_70;
  wire gthe2_i_n_71;
  wire [2:0]loopback;
  wire out;
  wire [0:0]rx_buf_err_i;
  wire [0:0]rxn;
  wire [0:0]rxp;
  wire sync_clk;
  wire [1:0]tx_buf_err_i;
  wire tx_out_clk;
  wire [0:0]txn;
  wire [0:0]txp;
  wire user_clk;
  wire NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_CPLLLOCK_UNCONNECTED;
  wire NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:2]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    HARD_ERR_i_1
       (.I0(HARD_ERR_reg),
        .I1(rx_buf_err_i),
        .I2(TXBUFSTATUS),
        .I3(tx_buf_err_i[1]),
        .I4(tx_buf_err_i[0]),
        .I5(enable_err_detect_i),
        .O(gthe2_i_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    HARD_ERR_i_1__0
       (.I0(HARD_ERR_reg),
        .I1(rx_buf_err_i),
        .I2(TXBUFSTATUS),
        .I3(tx_buf_err_i[1]),
        .I4(tx_buf_err_i[0]),
        .I5(enable_err_detect_i_0),
        .O(gthe2_i_1));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    HARD_ERR_i_1__1
       (.I0(HARD_ERR_reg),
        .I1(rx_buf_err_i),
        .I2(TXBUFSTATUS),
        .I3(tx_buf_err_i[1]),
        .I4(tx_buf_err_i[0]),
        .I5(enable_err_detect_i_1),
        .O(gthe2_i_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(19),
    .CLK_COR_MIN_LAT(15),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(1),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b001),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C208001A),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(32),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("FALSE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("TRUE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(5),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED),
        .CPLLLOCK(NLW_gthe2_i_CPLLLOCK_UNCONNECTED),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({gthe2_i_n_57,gthe2_i_n_58,gthe2_i_n_59,gthe2_i_n_60,gthe2_i_n_61,gthe2_i_n_62,gthe2_i_n_63,gthe2_i_n_64,gthe2_i_n_65,gthe2_i_n_66,gthe2_i_n_67,gthe2_i_n_68,gthe2_i_n_69,gthe2_i_n_70,gthe2_i_n_71}),
        .DRPADDR(gthe2_i_8),
        .DRPCLK(drp_clk_in),
        .DRPDI(gthe2_i_4),
        .DRPDO(gt1_drpdo_out),
        .DRPEN(gt1_drpen_in),
        .DRPRDY(gt1_drprdy_out),
        .DRPWE(gt1_drpwe_in),
        .EYESCANDATAERROR(gthe2_i_n_4),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(rxn),
        .GTHRXP(rxp),
        .GTHTXN(txn),
        .GTHTXP(txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(SR),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GT2_GTTXRESET_IN),
        .LOOPBACK(loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(gt_qpllclk_quad5_in),
        .QPLLREFCLK(gt_qpllrefclk_quad5_in),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b0),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({GT1_RXBUFSTATUS_OUT,gthe2_i_n_115,gthe2_i_n_116}),
        .RXBYTEISALIGNED(NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(gthe2_i_n_12),
        .RXCDROVRDEN(gt_rxcdrovrden_in),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK(NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:0]),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],GT1_RXDATA_OUT}),
        .RXDATAVALID({NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1],GT1_RXDATAVALID_OUT}),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:0]),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(gthe2_i_3),
        .RXHEADER({NLW_gthe2_i_RXHEADER_UNCONNECTED[5:2],GT1_RXHEADER_OUT}),
        .RXHEADERVALID({NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1],GT1_RXHEADERVALID_OUT}),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({gthe2_i_n_205,gthe2_i_n_206,gthe2_i_n_207,gthe2_i_n_208,gthe2_i_n_209,gthe2_i_n_210,gthe2_i_n_211}),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:0]),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(GT1_RXOUTCLK_OUT),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(gthe2_i_n_33),
        .RXPOLARITY(GT1_RX_POLARITY_IN),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(gthe2_i_n_34),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(GT1_RXRESETDONE_OUT),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b1,1'b1}),
        .RXUSERRDY(GT2_RXUSERRDY_IN),
        .RXUSRCLK(out),
        .RXUSRCLK2(out),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS({TXBUFSTATUS,gthe2_i_n_113}),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(gthe2_i_6),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,gthe2_i_5}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(tx_out_clk),
        .TXOUTCLKFABRIC(gthe2_i_n_46),
        .TXOUTCLKPCS(gthe2_i_n_47),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(GT1_TXRESETDONE_OUT),
        .TXSEQUENCE(gthe2_i_7),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b1,1'b1}),
        .TXUSERRDY(GT2_TXUSERRDY_IN),
        .TXUSRCLK(sync_clk),
        .TXUSRCLK2(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_GT" *) 
module aurora_64b66b_0_GT_72
   (gt2_drprdy_out,
    txn,
    txp,
    GT2_RXRESETDONE_OUT,
    GT2_TXRESETDONE_OUT,
    gt2_drpdo_out,
    GT2_RXDATAVALID_OUT,
    GT2_RXHEADERVALID_OUT,
    tx_buf_err_i,
    GT2_RXBUFSTATUS_OUT,
    GT2_RXHEADER_OUT,
    GT2_RXDATA_OUT,
    hard_err_usr0,
    drp_clk_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    rxn,
    rxp,
    SR,
    GT2_GTTXRESET_IN,
    gt_qpllclk_quad5_in,
    gt_qpllrefclk_quad5_in,
    gt_rxcdrovrden_in,
    gthe2_i_0,
    GT2_RX_POLARITY_IN,
    GT2_RXUSERRDY_IN,
    out,
    GT2_TXUSERRDY_IN,
    sync_clk,
    user_clk,
    gthe2_i_1,
    loopback,
    gthe2_i_2,
    gthe2_i_3,
    gthe2_i_4,
    gthe2_i_5,
    CHANNEL_UP_RX_IF,
    rx_hard_err_usr,
    CHANNEL_UP_TX_IF,
    hard_err_usr_reg);
  output gt2_drprdy_out;
  output [0:0]txn;
  output [0:0]txp;
  output GT2_RXRESETDONE_OUT;
  output GT2_TXRESETDONE_OUT;
  output [15:0]gt2_drpdo_out;
  output GT2_RXDATAVALID_OUT;
  output GT2_RXHEADERVALID_OUT;
  output [0:0]tx_buf_err_i;
  output [0:0]GT2_RXBUFSTATUS_OUT;
  output [1:0]GT2_RXHEADER_OUT;
  output [31:0]GT2_RXDATA_OUT;
  output hard_err_usr0;
  input drp_clk_in;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input [0:0]rxn;
  input [0:0]rxp;
  input [0:0]SR;
  input GT2_GTTXRESET_IN;
  input gt_qpllclk_quad5_in;
  input gt_qpllrefclk_quad5_in;
  input gt_rxcdrovrden_in;
  input [0:0]gthe2_i_0;
  input GT2_RX_POLARITY_IN;
  input GT2_RXUSERRDY_IN;
  input out;
  input GT2_TXUSERRDY_IN;
  input sync_clk;
  input user_clk;
  input [15:0]gthe2_i_1;
  input [2:0]loopback;
  input [1:0]gthe2_i_2;
  input [63:0]gthe2_i_3;
  input [6:0]gthe2_i_4;
  input [8:0]gthe2_i_5;
  input CHANNEL_UP_RX_IF;
  input rx_hard_err_usr;
  input CHANNEL_UP_TX_IF;
  input [1:0]hard_err_usr_reg;

  wire CHANNEL_UP_RX_IF;
  wire CHANNEL_UP_TX_IF;
  wire GT2_GTTXRESET_IN;
  wire [0:0]GT2_RXBUFSTATUS_OUT;
  wire GT2_RXDATAVALID_OUT;
  wire [31:0]GT2_RXDATA_OUT;
  wire GT2_RXHEADERVALID_OUT;
  wire [1:0]GT2_RXHEADER_OUT;
  wire GT2_RXRESETDONE_OUT;
  wire GT2_RXUSERRDY_IN;
  wire GT2_RX_POLARITY_IN;
  wire GT2_TXRESETDONE_OUT;
  wire GT2_TXUSERRDY_IN;
  wire [0:0]SR;
  wire drp_clk_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt_qpllclk_quad5_in;
  wire gt_qpllrefclk_quad5_in;
  wire gt_rxcdrovrden_in;
  wire [0:0]gthe2_i_0;
  wire [15:0]gthe2_i_1;
  wire [1:0]gthe2_i_2;
  wire [63:0]gthe2_i_3;
  wire [6:0]gthe2_i_4;
  wire [8:0]gthe2_i_5;
  wire gthe2_i_n_113;
  wire gthe2_i_n_115;
  wire gthe2_i_n_116;
  wire gthe2_i_n_12;
  wire gthe2_i_n_205;
  wire gthe2_i_n_206;
  wire gthe2_i_n_207;
  wire gthe2_i_n_208;
  wire gthe2_i_n_209;
  wire gthe2_i_n_210;
  wire gthe2_i_n_211;
  wire gthe2_i_n_29;
  wire gthe2_i_n_33;
  wire gthe2_i_n_34;
  wire gthe2_i_n_4;
  wire gthe2_i_n_45;
  wire gthe2_i_n_46;
  wire gthe2_i_n_47;
  wire gthe2_i_n_57;
  wire gthe2_i_n_58;
  wire gthe2_i_n_59;
  wire gthe2_i_n_60;
  wire gthe2_i_n_61;
  wire gthe2_i_n_62;
  wire gthe2_i_n_63;
  wire gthe2_i_n_64;
  wire gthe2_i_n_65;
  wire gthe2_i_n_66;
  wire gthe2_i_n_67;
  wire gthe2_i_n_68;
  wire gthe2_i_n_69;
  wire gthe2_i_n_70;
  wire gthe2_i_n_71;
  wire hard_err_usr0;
  wire [1:0]hard_err_usr_reg;
  wire [2:0]loopback;
  wire out;
  wire rx_hard_err_usr;
  wire [0:0]rxn;
  wire [0:0]rxp;
  wire sync_clk;
  wire [0:0]tx_buf_err_i;
  wire [0:0]txn;
  wire [0:0]txp;
  wire user_clk;
  wire NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_CPLLLOCK_UNCONNECTED;
  wire NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:2]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(19),
    .CLK_COR_MIN_LAT(15),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(1),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b001),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C208001A),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(32),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("FALSE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("TRUE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(5),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED),
        .CPLLLOCK(NLW_gthe2_i_CPLLLOCK_UNCONNECTED),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({gthe2_i_n_57,gthe2_i_n_58,gthe2_i_n_59,gthe2_i_n_60,gthe2_i_n_61,gthe2_i_n_62,gthe2_i_n_63,gthe2_i_n_64,gthe2_i_n_65,gthe2_i_n_66,gthe2_i_n_67,gthe2_i_n_68,gthe2_i_n_69,gthe2_i_n_70,gthe2_i_n_71}),
        .DRPADDR(gthe2_i_5),
        .DRPCLK(drp_clk_in),
        .DRPDI(gthe2_i_1),
        .DRPDO(gt2_drpdo_out),
        .DRPEN(gt2_drpen_in),
        .DRPRDY(gt2_drprdy_out),
        .DRPWE(gt2_drpwe_in),
        .EYESCANDATAERROR(gthe2_i_n_4),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(rxn),
        .GTHRXP(rxp),
        .GTHTXN(txn),
        .GTHTXP(txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(SR),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GT2_GTTXRESET_IN),
        .LOOPBACK(loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(gt_qpllclk_quad5_in),
        .QPLLREFCLK(gt_qpllrefclk_quad5_in),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b0),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({GT2_RXBUFSTATUS_OUT,gthe2_i_n_115,gthe2_i_n_116}),
        .RXBYTEISALIGNED(NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(gthe2_i_n_12),
        .RXCDROVRDEN(gt_rxcdrovrden_in),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK(NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:0]),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],GT2_RXDATA_OUT}),
        .RXDATAVALID({NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1],GT2_RXDATAVALID_OUT}),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:0]),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(gthe2_i_0),
        .RXHEADER({NLW_gthe2_i_RXHEADER_UNCONNECTED[5:2],GT2_RXHEADER_OUT}),
        .RXHEADERVALID({NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1],GT2_RXHEADERVALID_OUT}),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({gthe2_i_n_205,gthe2_i_n_206,gthe2_i_n_207,gthe2_i_n_208,gthe2_i_n_209,gthe2_i_n_210,gthe2_i_n_211}),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:0]),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gthe2_i_n_29),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(gthe2_i_n_33),
        .RXPOLARITY(GT2_RX_POLARITY_IN),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(gthe2_i_n_34),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(GT2_RXRESETDONE_OUT),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b1,1'b1}),
        .RXUSERRDY(GT2_RXUSERRDY_IN),
        .RXUSRCLK(out),
        .RXUSRCLK2(out),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS({tx_buf_err_i,gthe2_i_n_113}),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(gthe2_i_3),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,gthe2_i_2}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gthe2_i_n_45),
        .TXOUTCLKFABRIC(gthe2_i_n_46),
        .TXOUTCLKPCS(gthe2_i_n_47),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(GT2_TXRESETDONE_OUT),
        .TXSEQUENCE(gthe2_i_4),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b1,1'b1}),
        .TXUSERRDY(GT2_TXUSERRDY_IN),
        .TXUSRCLK(sync_clk),
        .TXUSRCLK2(user_clk));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8F888)) 
    hard_err_usr_i_1
       (.I0(CHANNEL_UP_RX_IF),
        .I1(rx_hard_err_usr),
        .I2(CHANNEL_UP_TX_IF),
        .I3(tx_buf_err_i),
        .I4(hard_err_usr_reg[0]),
        .I5(hard_err_usr_reg[1]),
        .O(hard_err_usr0));
endmodule

module aurora_64b66b_0_LANE_INIT_SM
   (lane_up_flop_i_0,
    rst_r_reg_0,
    enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    lane_up_flop_i_1,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    user_clk,
    prev_rx_polarity_r_reg_0,
    reset_count_r0,
    ready_r_reg0,
    rx_lossofsync_i_0,
    RESET_LANES,
    \chan_bond_timer_reg[0] ,
    \chan_bond_timer_reg[0]_0 );
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  output lane_up_flop_i_1;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input user_clk;
  input prev_rx_polarity_r_reg_0;
  input reset_count_r0;
  input ready_r_reg0;
  input rx_lossofsync_i_0;
  input RESET_LANES;
  input \chan_bond_timer_reg[0] ;
  input \chan_bond_timer_reg[0]_0 ;

  wire RESET_LANES;
  wire align_r;
  wire align_r_i_2__1_n_0;
  wire begin_r;
  wire \chan_bond_timer_reg[0] ;
  wire \chan_bond_timer_reg[0]_0 ;
  wire check_polarity_r_i_1__1_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire enable_err_detect_i;
  wire lane_up_flop_i_0;
  wire lane_up_flop_i_1;
  wire next_align_c;
  wire next_begin_c__0;
  wire next_begin_c_n_0;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__1_n_0;
  wire prev_rx_polarity_r_reg_0;
  wire ready_r;
  wire ready_r_i_4__1_n_0;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r0;
  wire rst_r_i_2__1_n_0;
  wire rst_r_reg_0;
  wire rx_lossofsync_i_0;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire u_cdc_rxlossofsync_in_n_2;
  wire user_clk;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE ENABLE_ERR_DETECT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r),
        .Q(enable_err_detect_i),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_lane_2_i/lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(user_clk),
        .D(polarity_r),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000C0000000A0A)) 
    align_r_i_1__1
       (.I0(align_r_i_2__1_n_0),
        .I1(ready_r_i_4__1_n_0),
        .I2(ready_r),
        .I3(rx_lossofsync_i_0),
        .I4(polarity_r),
        .I5(align_r),
        .O(next_align_c));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    align_r_i_2__1
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(count_8d_done_r),
        .I3(RESET_LANES),
        .O(align_r_i_2__1_n_0));
  FDRE align_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  FDSE begin_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_begin_c__0),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \chan_bond_timer[8]_i_3 
       (.I0(lane_up_flop_i_0),
        .I1(\chan_bond_timer_reg[0] ),
        .I2(\chan_bond_timer_reg[0]_0 ),
        .I3(prev_rx_polarity_r_reg_0),
        .O(lane_up_flop_i_1));
  LUT3 #(
    .INIT(8'hBA)) 
    check_polarity_r_i_1__1
       (.I0(polarity_r),
        .I1(rx_polarity_dlyd_i),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1__1_n_0));
  FDRE check_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(check_polarity_r_i_1__1_n_0),
        .Q(check_polarity_r_reg_0),
        .R(prev_rx_polarity_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[1] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[2] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(prev_rx_polarity_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    next_begin_c
       (.I0(ready_r),
        .I1(polarity_r),
        .I2(align_r),
        .I3(rst_r_reg_0),
        .I4(begin_r),
        .O(next_begin_c_n_0));
  LUT6 #(
    .INIT(64'h0000000C04040000)) 
    polarity_r_i_1__1
       (.I0(rx_polarity_dlyd_i),
        .I1(ready_r_i_4__1_n_0),
        .I2(ready_r),
        .I3(rx_lossofsync_i_0),
        .I4(polarity_r),
        .I5(align_r),
        .O(next_polarity_c));
  FDRE polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__1
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__1_n_0),
        .Q(prev_rx_polarity_r),
        .R(prev_rx_polarity_r_reg_0));
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_4__1
       (.I0(rst_r_reg_0),
        .I1(RESET_LANES),
        .I2(begin_r),
        .O(ready_r_i_4__1_n_0));
  FDRE ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  FDRE reset_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_count_r0),
        .Q(reset_count_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h14140414)) 
    rst_r_i_1__1
       (.I0(rst_r_i_2__1_n_0),
        .I1(begin_r),
        .I2(rst_r_reg_0),
        .I3(count_8d_done_r),
        .I4(RESET_LANES),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rst_r_i_2__1
       (.I0(align_r),
        .I1(ready_r),
        .I2(polarity_r),
        .O(rst_r_i_2__1_n_0));
  FDRE rst_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_2),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  aurora_64b66b_0_cdc_sync u_cdc_rxlossofsync_in
       (.RESET_LANES(RESET_LANES),
        .SYSTEM_RESET_reg(u_cdc_rxlossofsync_in_n_2),
        .align_r(align_r),
        .begin_r_reg(next_begin_c_n_0),
        .next_begin_c(next_begin_c__0),
        .next_ready_c(next_ready_c),
        .polarity_r(polarity_r),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_4__1_n_0),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .rx_polarity_r_reg(prev_rx_polarity_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_LANE_INIT_SM" *) 
module aurora_64b66b_0_LANE_INIT_SM_15
   (lane_up_flop_i_0,
    rst_r_reg_0,
    enable_err_detect_i,
    rx_polarity_r_reg_0,
    in0,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    user_clk,
    prev_rx_polarity_r_reg_0,
    reset_count_r0,
    ready_r_reg0,
    rx_lossofsync_i_2,
    RESET_LANES);
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output in0;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input user_clk;
  input prev_rx_polarity_r_reg_0;
  input reset_count_r0;
  input ready_r_reg0;
  input rx_lossofsync_i_2;
  input RESET_LANES;

  wire RESET_LANES;
  wire align_r;
  wire align_r_i_2_n_0;
  wire begin_r;
  wire check_polarity_r_i_1_n_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire enable_err_detect_i;
  wire in0;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c__0;
  wire next_begin_c_n_0;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1_n_0;
  wire prev_rx_polarity_r_reg_0;
  wire ready_r;
  wire ready_r_i_4_n_0;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r0;
  wire rst_r_i_2_n_0;
  wire rst_r_reg_0;
  wire rx_lossofsync_i_2;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire u_cdc_rxlossofsync_in_n_2;
  wire user_clk;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE ENABLE_ERR_DETECT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r),
        .Q(enable_err_detect_i),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(user_clk),
        .D(polarity_r),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000C0000000A0A)) 
    align_r_i_1
       (.I0(align_r_i_2_n_0),
        .I1(ready_r_i_4_n_0),
        .I2(ready_r),
        .I3(rx_lossofsync_i_2),
        .I4(polarity_r),
        .I5(align_r),
        .O(next_align_c));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    align_r_i_2
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(count_8d_done_r),
        .I3(RESET_LANES),
        .O(align_r_i_2_n_0));
  FDRE align_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  FDSE begin_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_begin_c__0),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hBA)) 
    check_polarity_r_i_1
       (.I0(polarity_r),
        .I1(rx_polarity_dlyd_i),
        .I2(in0),
        .O(check_polarity_r_i_1_n_0));
  FDRE check_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(check_polarity_r_i_1_n_0),
        .Q(in0),
        .R(prev_rx_polarity_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1 
       (.I0(\counter1_r_reg_n_0_[1] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[2] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(prev_rx_polarity_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    next_begin_c
       (.I0(ready_r),
        .I1(polarity_r),
        .I2(align_r),
        .I3(rst_r_reg_0),
        .I4(begin_r),
        .O(next_begin_c_n_0));
  LUT6 #(
    .INIT(64'h0000000C04040000)) 
    polarity_r_i_1
       (.I0(rx_polarity_dlyd_i),
        .I1(ready_r_i_4_n_0),
        .I2(ready_r),
        .I3(rx_lossofsync_i_2),
        .I4(polarity_r),
        .I5(align_r),
        .O(next_polarity_c));
  FDRE polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1_n_0),
        .Q(prev_rx_polarity_r),
        .R(prev_rx_polarity_r_reg_0));
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_4
       (.I0(rst_r_reg_0),
        .I1(RESET_LANES),
        .I2(begin_r),
        .O(ready_r_i_4_n_0));
  FDRE ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  FDRE reset_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_count_r0),
        .Q(reset_count_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h14140414)) 
    rst_r_i_1
       (.I0(rst_r_i_2_n_0),
        .I1(begin_r),
        .I2(rst_r_reg_0),
        .I3(count_8d_done_r),
        .I4(RESET_LANES),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rst_r_i_2
       (.I0(align_r),
        .I1(ready_r),
        .I2(polarity_r),
        .O(rst_r_i_2_n_0));
  FDRE rst_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_2),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  aurora_64b66b_0_cdc_sync_19 u_cdc_rxlossofsync_in
       (.RESET_LANES(RESET_LANES),
        .SYSTEM_RESET_reg(u_cdc_rxlossofsync_in_n_2),
        .align_r(align_r),
        .begin_r_reg(next_begin_c_n_0),
        .next_begin_c(next_begin_c__0),
        .next_ready_c(next_ready_c),
        .polarity_r(polarity_r),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_4_n_0),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .rx_polarity_r_reg(prev_rx_polarity_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_LANE_INIT_SM" *) 
module aurora_64b66b_0_LANE_INIT_SM_9
   (lane_up_flop_i_0,
    rst_r_reg_0,
    enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    user_clk,
    check_polarity_r_reg_1,
    reset_count_r0,
    ready_r_reg0,
    rx_lossofsync_i_1,
    RESET_LANES);
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input user_clk;
  input check_polarity_r_reg_1;
  input reset_count_r0;
  input ready_r_reg0;
  input rx_lossofsync_i_1;
  input RESET_LANES;

  wire RESET_LANES;
  wire align_r;
  wire align_r_i_2__0_n_0;
  wire begin_r;
  wire check_polarity_r_i_1__0_n_0;
  wire check_polarity_r_reg_0;
  wire check_polarity_r_reg_1;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire enable_err_detect_i;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c__0;
  wire next_begin_c_n_0;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__0_n_0;
  wire ready_r;
  wire ready_r_i_4__0_n_0;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r0;
  wire rst_r_i_2__0_n_0;
  wire rst_r_reg_0;
  wire rx_lossofsync_i_1;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire u_cdc_rxlossofsync_in_n_2;
  wire user_clk;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE ENABLE_ERR_DETECT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r),
        .Q(enable_err_detect_i),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_lane_1_i/lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(user_clk),
        .D(polarity_r),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000C0000000A0A)) 
    align_r_i_1__0
       (.I0(align_r_i_2__0_n_0),
        .I1(ready_r_i_4__0_n_0),
        .I2(ready_r),
        .I3(rx_lossofsync_i_1),
        .I4(polarity_r),
        .I5(align_r),
        .O(next_align_c));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    align_r_i_2__0
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(count_8d_done_r),
        .I3(RESET_LANES),
        .O(align_r_i_2__0_n_0));
  FDRE align_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  FDSE begin_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_begin_c__0),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hBA)) 
    check_polarity_r_i_1__0
       (.I0(polarity_r),
        .I1(rx_polarity_dlyd_i),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1__0_n_0));
  FDRE check_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(check_polarity_r_i_1__0_n_0),
        .Q(check_polarity_r_reg_0),
        .R(check_polarity_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[1] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[2] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(check_polarity_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    next_begin_c
       (.I0(ready_r),
        .I1(polarity_r),
        .I2(align_r),
        .I3(rst_r_reg_0),
        .I4(begin_r),
        .O(next_begin_c_n_0));
  LUT6 #(
    .INIT(64'h0000000C04040000)) 
    polarity_r_i_1__0
       (.I0(rx_polarity_dlyd_i),
        .I1(ready_r_i_4__0_n_0),
        .I2(ready_r),
        .I3(rx_lossofsync_i_1),
        .I4(polarity_r),
        .I5(align_r),
        .O(next_polarity_c));
  FDRE polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__0
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__0_n_0),
        .Q(prev_rx_polarity_r),
        .R(check_polarity_r_reg_1));
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_4__0
       (.I0(rst_r_reg_0),
        .I1(RESET_LANES),
        .I2(begin_r),
        .O(ready_r_i_4__0_n_0));
  FDRE ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  FDRE reset_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_count_r0),
        .Q(reset_count_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h14140414)) 
    rst_r_i_1__0
       (.I0(rst_r_i_2__0_n_0),
        .I1(begin_r),
        .I2(rst_r_reg_0),
        .I3(count_8d_done_r),
        .I4(RESET_LANES),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rst_r_i_2__0
       (.I0(align_r),
        .I1(ready_r),
        .I2(polarity_r),
        .O(rst_r_i_2__0_n_0));
  FDRE rst_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_2),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  aurora_64b66b_0_cdc_sync_13 u_cdc_rxlossofsync_in
       (.RESET_LANES(RESET_LANES),
        .SYSTEM_RESET_reg(u_cdc_rxlossofsync_in_n_2),
        .align_r(align_r),
        .begin_r_reg(next_begin_c_n_0),
        .next_begin_c(next_begin_c__0),
        .next_ready_c(next_ready_c),
        .polarity_r(polarity_r),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_4__0_n_0),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .rx_polarity_r_reg(check_polarity_r_reg_1),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg),
        .user_clk(user_clk));
endmodule

module aurora_64b66b_0_MULTI_GT
   (gthe2_i,
    gthe2_i_0,
    gthe2_i_1,
    hard_err_usr0,
    gt0_drprdy_out,
    txn,
    txp,
    GT0_RXRESETDONE_OUT,
    GT0_TXRESETDONE_OUT,
    gt0_drpdo_out,
    GT0_RXDATAVALID_OUT,
    GT0_RXHEADERVALID_OUT,
    GT0_RXBUFSTATUS_OUT,
    GT0_RXHEADER_OUT,
    GT0_RXDATA_OUT,
    gt1_drprdy_out,
    GT1_RXOUTCLK_OUT,
    GT1_RXRESETDONE_OUT,
    tx_out_clk,
    GT1_TXRESETDONE_OUT,
    gt1_drpdo_out,
    GT1_RXDATAVALID_OUT,
    GT1_RXHEADERVALID_OUT,
    GT1_RXBUFSTATUS_OUT,
    GT1_RXHEADER_OUT,
    GT1_RXDATA_OUT,
    gt2_drprdy_out,
    GT2_RXRESETDONE_OUT,
    GT2_TXRESETDONE_OUT,
    gt2_drpdo_out,
    GT2_RXDATAVALID_OUT,
    GT2_RXHEADERVALID_OUT,
    GT2_RXBUFSTATUS_OUT,
    GT2_RXHEADER_OUT,
    GT2_RXDATA_OUT,
    HARD_ERR_reg,
    rx_buf_err_i,
    enable_err_detect_i,
    enable_err_detect_i_0,
    enable_err_detect_i_1,
    CHANNEL_UP_RX_IF,
    rx_hard_err_usr,
    CHANNEL_UP_TX_IF,
    drp_clk_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    rxn,
    rxp,
    SR,
    GT2_GTTXRESET_IN,
    gt_qpllclk_quad5_in,
    gt_qpllrefclk_quad5_in,
    gt_rxcdrovrden_in,
    D,
    GT0_RX_POLARITY_IN,
    GT2_RXUSERRDY_IN,
    out,
    GT2_TXUSERRDY_IN,
    sync_clk,
    user_clk,
    gthe2_i_2,
    loopback,
    Q,
    SCRAMBLED_DATA_OUT,
    gthe2_i_3,
    gthe2_i_4,
    gt1_drpen_in,
    gt1_drpwe_in,
    gthe2_i_5,
    GT1_RX_POLARITY_IN,
    gthe2_i_6,
    gthe2_i_7,
    gthe2_i_8,
    gthe2_i_9,
    gt2_drpen_in,
    gt2_drpwe_in,
    gthe2_i_10,
    GT2_RX_POLARITY_IN,
    gthe2_i_11,
    gthe2_i_12,
    gthe2_i_13,
    gthe2_i_14);
  output gthe2_i;
  output gthe2_i_0;
  output gthe2_i_1;
  output hard_err_usr0;
  output gt0_drprdy_out;
  output [0:2]txn;
  output [0:2]txp;
  output GT0_RXRESETDONE_OUT;
  output GT0_TXRESETDONE_OUT;
  output [15:0]gt0_drpdo_out;
  output GT0_RXDATAVALID_OUT;
  output GT0_RXHEADERVALID_OUT;
  output [0:0]GT0_RXBUFSTATUS_OUT;
  output [1:0]GT0_RXHEADER_OUT;
  output [31:0]GT0_RXDATA_OUT;
  output gt1_drprdy_out;
  output GT1_RXOUTCLK_OUT;
  output GT1_RXRESETDONE_OUT;
  output tx_out_clk;
  output GT1_TXRESETDONE_OUT;
  output [15:0]gt1_drpdo_out;
  output GT1_RXDATAVALID_OUT;
  output GT1_RXHEADERVALID_OUT;
  output [0:0]GT1_RXBUFSTATUS_OUT;
  output [1:0]GT1_RXHEADER_OUT;
  output [31:0]GT1_RXDATA_OUT;
  output gt2_drprdy_out;
  output GT2_RXRESETDONE_OUT;
  output GT2_TXRESETDONE_OUT;
  output [15:0]gt2_drpdo_out;
  output GT2_RXDATAVALID_OUT;
  output GT2_RXHEADERVALID_OUT;
  output [0:0]GT2_RXBUFSTATUS_OUT;
  output [1:0]GT2_RXHEADER_OUT;
  output [31:0]GT2_RXDATA_OUT;
  input HARD_ERR_reg;
  input [0:0]rx_buf_err_i;
  input enable_err_detect_i;
  input enable_err_detect_i_0;
  input enable_err_detect_i_1;
  input CHANNEL_UP_RX_IF;
  input rx_hard_err_usr;
  input CHANNEL_UP_TX_IF;
  input drp_clk_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input [0:2]rxn;
  input [0:2]rxp;
  input [0:0]SR;
  input GT2_GTTXRESET_IN;
  input gt_qpllclk_quad5_in;
  input gt_qpllrefclk_quad5_in;
  input gt_rxcdrovrden_in;
  input [0:0]D;
  input GT0_RX_POLARITY_IN;
  input GT2_RXUSERRDY_IN;
  input out;
  input GT2_TXUSERRDY_IN;
  input sync_clk;
  input user_clk;
  input [15:0]gthe2_i_2;
  input [2:0]loopback;
  input [1:0]Q;
  input [63:0]SCRAMBLED_DATA_OUT;
  input [6:0]gthe2_i_3;
  input [8:0]gthe2_i_4;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input [0:0]gthe2_i_5;
  input GT1_RX_POLARITY_IN;
  input [15:0]gthe2_i_6;
  input [1:0]gthe2_i_7;
  input [63:0]gthe2_i_8;
  input [8:0]gthe2_i_9;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input [0:0]gthe2_i_10;
  input GT2_RX_POLARITY_IN;
  input [15:0]gthe2_i_11;
  input [1:0]gthe2_i_12;
  input [63:0]gthe2_i_13;
  input [8:0]gthe2_i_14;

  wire CHANNEL_UP_RX_IF;
  wire CHANNEL_UP_TX_IF;
  wire [0:0]D;
  wire [0:0]GT0_RXBUFSTATUS_OUT;
  wire GT0_RXDATAVALID_OUT;
  wire [31:0]GT0_RXDATA_OUT;
  wire GT0_RXHEADERVALID_OUT;
  wire [1:0]GT0_RXHEADER_OUT;
  wire GT0_RXRESETDONE_OUT;
  wire GT0_RX_POLARITY_IN;
  wire GT0_TXRESETDONE_OUT;
  wire [0:0]GT1_RXBUFSTATUS_OUT;
  wire GT1_RXDATAVALID_OUT;
  wire [31:0]GT1_RXDATA_OUT;
  wire GT1_RXHEADERVALID_OUT;
  wire [1:0]GT1_RXHEADER_OUT;
  wire GT1_RXOUTCLK_OUT;
  wire GT1_RXRESETDONE_OUT;
  wire GT1_RX_POLARITY_IN;
  wire GT1_TXRESETDONE_OUT;
  wire GT2_GTTXRESET_IN;
  wire [0:0]GT2_RXBUFSTATUS_OUT;
  wire GT2_RXDATAVALID_OUT;
  wire [31:0]GT2_RXDATA_OUT;
  wire GT2_RXHEADERVALID_OUT;
  wire [1:0]GT2_RXHEADER_OUT;
  wire GT2_RXRESETDONE_OUT;
  wire GT2_RXUSERRDY_IN;
  wire GT2_RX_POLARITY_IN;
  wire GT2_TXRESETDONE_OUT;
  wire GT2_TXUSERRDY_IN;
  wire HARD_ERR_reg;
  wire [1:0]Q;
  wire [63:0]SCRAMBLED_DATA_OUT;
  wire [0:0]SR;
  wire drp_clk_in;
  wire enable_err_detect_i;
  wire enable_err_detect_i_0;
  wire enable_err_detect_i_1;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt_qpllclk_quad5_in;
  wire gt_qpllrefclk_quad5_in;
  wire gt_rxcdrovrden_in;
  wire gthe2_i;
  wire gthe2_i_0;
  wire gthe2_i_1;
  wire [0:0]gthe2_i_10;
  wire [15:0]gthe2_i_11;
  wire [1:0]gthe2_i_12;
  wire [63:0]gthe2_i_13;
  wire [8:0]gthe2_i_14;
  wire [15:0]gthe2_i_2;
  wire [6:0]gthe2_i_3;
  wire [8:0]gthe2_i_4;
  wire [0:0]gthe2_i_5;
  wire [15:0]gthe2_i_6;
  wire [1:0]gthe2_i_7;
  wire [63:0]gthe2_i_8;
  wire [8:0]gthe2_i_9;
  wire hard_err_usr0;
  wire [2:0]loopback;
  wire out;
  wire [0:0]rx_buf_err_i;
  wire rx_hard_err_usr;
  wire [0:2]rxn;
  wire [0:2]rxp;
  wire sync_clk;
  wire [0:2]tx_buf_err_i;
  wire tx_out_clk;
  wire [0:2]txn;
  wire [0:2]txp;
  wire user_clk;

  aurora_64b66b_0_GT aurora_64b66b_0_gt_inst
       (.D(D),
        .GT0_RXBUFSTATUS_OUT(GT0_RXBUFSTATUS_OUT),
        .GT0_RXDATAVALID_OUT(GT0_RXDATAVALID_OUT),
        .GT0_RXDATA_OUT(GT0_RXDATA_OUT),
        .GT0_RXHEADERVALID_OUT(GT0_RXHEADERVALID_OUT),
        .GT0_RXHEADER_OUT(GT0_RXHEADER_OUT),
        .GT0_RXRESETDONE_OUT(GT0_RXRESETDONE_OUT),
        .GT0_RX_POLARITY_IN(GT0_RX_POLARITY_IN),
        .GT0_TXRESETDONE_OUT(GT0_TXRESETDONE_OUT),
        .GT2_GTTXRESET_IN(GT2_GTTXRESET_IN),
        .GT2_RXUSERRDY_IN(GT2_RXUSERRDY_IN),
        .GT2_TXUSERRDY_IN(GT2_TXUSERRDY_IN),
        .Q(Q),
        .SCRAMBLED_DATA_OUT(SCRAMBLED_DATA_OUT),
        .SR(SR),
        .drp_clk_in(drp_clk_in),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_txbufstatus_out(tx_buf_err_i[0]),
        .gt_qpllclk_quad5_in(gt_qpllclk_quad5_in),
        .gt_qpllrefclk_quad5_in(gt_qpllrefclk_quad5_in),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gthe2_i_0(gthe2_i_2),
        .gthe2_i_1(gthe2_i_3),
        .gthe2_i_2(gthe2_i_4),
        .loopback(loopback),
        .out(out),
        .rxn(rxn[0]),
        .rxp(rxp[0]),
        .sync_clk(sync_clk),
        .txn(txn[0]),
        .txp(txp[0]),
        .user_clk(user_clk));
  aurora_64b66b_0_GT_71 aurora_64b66b_0_gt_inst_lane1
       (.GT1_RXBUFSTATUS_OUT(GT1_RXBUFSTATUS_OUT),
        .GT1_RXDATAVALID_OUT(GT1_RXDATAVALID_OUT),
        .GT1_RXDATA_OUT(GT1_RXDATA_OUT),
        .GT1_RXHEADERVALID_OUT(GT1_RXHEADERVALID_OUT),
        .GT1_RXHEADER_OUT(GT1_RXHEADER_OUT),
        .GT1_RXOUTCLK_OUT(GT1_RXOUTCLK_OUT),
        .GT1_RXRESETDONE_OUT(GT1_RXRESETDONE_OUT),
        .GT1_RX_POLARITY_IN(GT1_RX_POLARITY_IN),
        .GT1_TXRESETDONE_OUT(GT1_TXRESETDONE_OUT),
        .GT2_GTTXRESET_IN(GT2_GTTXRESET_IN),
        .GT2_RXUSERRDY_IN(GT2_RXUSERRDY_IN),
        .GT2_TXUSERRDY_IN(GT2_TXUSERRDY_IN),
        .HARD_ERR_reg(HARD_ERR_reg),
        .SR(SR),
        .TXBUFSTATUS(tx_buf_err_i[1]),
        .drp_clk_in(drp_clk_in),
        .enable_err_detect_i(enable_err_detect_i),
        .enable_err_detect_i_0(enable_err_detect_i_0),
        .enable_err_detect_i_1(enable_err_detect_i_1),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt_qpllclk_quad5_in(gt_qpllclk_quad5_in),
        .gt_qpllrefclk_quad5_in(gt_qpllrefclk_quad5_in),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gthe2_i_0(gthe2_i),
        .gthe2_i_1(gthe2_i_0),
        .gthe2_i_2(gthe2_i_1),
        .gthe2_i_3(gthe2_i_5),
        .gthe2_i_4(gthe2_i_6),
        .gthe2_i_5(gthe2_i_7),
        .gthe2_i_6(gthe2_i_8),
        .gthe2_i_7(gthe2_i_3),
        .gthe2_i_8(gthe2_i_9),
        .loopback(loopback),
        .out(out),
        .rx_buf_err_i(rx_buf_err_i),
        .rxn(rxn[1]),
        .rxp(rxp[1]),
        .sync_clk(sync_clk),
        .tx_buf_err_i({tx_buf_err_i[0],tx_buf_err_i[2]}),
        .tx_out_clk(tx_out_clk),
        .txn(txn[1]),
        .txp(txp[1]),
        .user_clk(user_clk));
  aurora_64b66b_0_GT_72 aurora_64b66b_0_gt_inst_lane2
       (.CHANNEL_UP_RX_IF(CHANNEL_UP_RX_IF),
        .CHANNEL_UP_TX_IF(CHANNEL_UP_TX_IF),
        .GT2_GTTXRESET_IN(GT2_GTTXRESET_IN),
        .GT2_RXBUFSTATUS_OUT(GT2_RXBUFSTATUS_OUT),
        .GT2_RXDATAVALID_OUT(GT2_RXDATAVALID_OUT),
        .GT2_RXDATA_OUT(GT2_RXDATA_OUT),
        .GT2_RXHEADERVALID_OUT(GT2_RXHEADERVALID_OUT),
        .GT2_RXHEADER_OUT(GT2_RXHEADER_OUT),
        .GT2_RXRESETDONE_OUT(GT2_RXRESETDONE_OUT),
        .GT2_RXUSERRDY_IN(GT2_RXUSERRDY_IN),
        .GT2_RX_POLARITY_IN(GT2_RX_POLARITY_IN),
        .GT2_TXRESETDONE_OUT(GT2_TXRESETDONE_OUT),
        .GT2_TXUSERRDY_IN(GT2_TXUSERRDY_IN),
        .SR(SR),
        .drp_clk_in(drp_clk_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt_qpllclk_quad5_in(gt_qpllclk_quad5_in),
        .gt_qpllrefclk_quad5_in(gt_qpllrefclk_quad5_in),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gthe2_i_0(gthe2_i_10),
        .gthe2_i_1(gthe2_i_11),
        .gthe2_i_2(gthe2_i_12),
        .gthe2_i_3(gthe2_i_13),
        .gthe2_i_4(gthe2_i_3),
        .gthe2_i_5(gthe2_i_14),
        .hard_err_usr0(hard_err_usr0),
        .hard_err_usr_reg({tx_buf_err_i[0],tx_buf_err_i[1]}),
        .loopback(loopback),
        .out(out),
        .rx_hard_err_usr(rx_hard_err_usr),
        .rxn(rxn[2]),
        .rxp(rxp[2]),
        .sync_clk(sync_clk),
        .tx_buf_err_i(tx_buf_err_i[2]),
        .txn(txn[2]),
        .txp(txp[2]),
        .user_clk(user_clk));
endmodule

module aurora_64b66b_0_RESET_LOGIC
   (SYSTEM_RESET_reg_0,
    ready_r_reg0,
    reset_count_r0,
    ready_r_reg0_0,
    reset_count_r0_1,
    ready_r_reg0_2,
    reset_count_r0_3,
    wait_for_lane_up_r0,
    fsm_resetdone,
    link_reset_out,
    power_down,
    sysreset_to_core_sync,
    user_clk,
    hard_err_i,
    rx_reset_i_2,
    rx_reset_i_1,
    rx_reset_i_0,
    wait_for_lane_up_r_reg,
    wait_for_lane_up_r_reg_0,
    lane_up,
    chan_bond_reset_i);
  output SYSTEM_RESET_reg_0;
  output ready_r_reg0;
  output reset_count_r0;
  output ready_r_reg0_0;
  output reset_count_r0_1;
  output ready_r_reg0_2;
  output reset_count_r0_3;
  output wait_for_lane_up_r0;
  input fsm_resetdone;
  input link_reset_out;
  input power_down;
  input sysreset_to_core_sync;
  input user_clk;
  input [0:2]hard_err_i;
  input rx_reset_i_2;
  input rx_reset_i_1;
  input rx_reset_i_0;
  input wait_for_lane_up_r_reg;
  input wait_for_lane_up_r_reg_0;
  input [0:0]lane_up;
  input chan_bond_reset_i;

  wire SYSTEM_RESET0_n_0;
  wire SYSTEM_RESET_reg_0;
  wire chan_bond_reset_i;
  wire fsm_resetdone;
  wire fsm_resetdone_sync;
  wire [0:2]hard_err_i;
  wire [0:0]lane_up;
  wire link_reset_out;
  wire link_reset_sync;
  wire power_down;
  wire power_down_sync;
  wire ready_r_reg0;
  wire ready_r_reg0_0;
  wire ready_r_reg0_2;
  wire reset_count_r0;
  wire reset_count_r0_1;
  wire reset_count_r0_3;
  wire rx_reset_i_0;
  wire rx_reset_i_1;
  wire rx_reset_i_2;
  wire sysreset_to_core_sync;
  wire user_clk;
  wire wait_for_lane_up_r0;
  wire wait_for_lane_up_r_reg;
  wire wait_for_lane_up_r_reg_0;

  LUT4 #(
    .INIT(16'hFFEF)) 
    SYSTEM_RESET0
       (.I0(link_reset_sync),
        .I1(sysreset_to_core_sync),
        .I2(fsm_resetdone_sync),
        .I3(power_down_sync),
        .O(SYSTEM_RESET0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    SYSTEM_RESET_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(SYSTEM_RESET0_n_0),
        .Q(SYSTEM_RESET_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(hard_err_i[0]),
        .O(ready_r_reg0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1__0
       (.I0(SYSTEM_RESET_reg_0),
        .I1(hard_err_i[1]),
        .O(ready_r_reg0_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1__1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(hard_err_i[2]),
        .O(ready_r_reg0_2));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hB)) 
    reset_count_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(rx_reset_i_2),
        .O(reset_count_r0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hB)) 
    reset_count_r_i_1__0
       (.I0(SYSTEM_RESET_reg_0),
        .I1(rx_reset_i_1),
        .O(reset_count_r0_1));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hB)) 
    reset_count_r_i_1__1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(rx_reset_i_0),
        .O(reset_count_r0_3));
  aurora_64b66b_0_rst_sync_3 u_link_rst_sync
       (.link_reset_out(link_reset_out),
        .link_reset_sync(link_reset_sync),
        .user_clk(user_clk));
  aurora_64b66b_0_rst_sync_4 u_pd_sync
       (.power_down(power_down),
        .power_down_sync(power_down_sync),
        .user_clk(user_clk));
  aurora_64b66b_0_rst_sync_5 u_rst_done_sync
       (.fsm_resetdone(fsm_resetdone),
        .fsm_resetdone_sync(fsm_resetdone_sync),
        .user_clk(user_clk));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    wait_for_lane_up_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(wait_for_lane_up_r_reg),
        .I2(wait_for_lane_up_r_reg_0),
        .I3(lane_up),
        .I4(chan_bond_reset_i),
        .O(wait_for_lane_up_r0));
endmodule

module aurora_64b66b_0_RX_STARTUP_FSM
   (rx_fsm_resetdone_i,
    SR,
    rx_clk_locked_i,
    GT2_RXUSERRDY_IN,
    new_gtx_rx_pcsreset_comb0,
    out,
    in0,
    stg1_aurora_64b66b_0_cdc_to_reg,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    init_clk,
    stg4_reg,
    \rx_state_reg[0]_0 ,
    fsm_resetdone_to_new_gtx_rx_comb);
  output rx_fsm_resetdone_i;
  output [0:0]SR;
  output rx_clk_locked_i;
  output GT2_RXUSERRDY_IN;
  output new_gtx_rx_pcsreset_comb0;
  input out;
  input in0;
  input stg1_aurora_64b66b_0_cdc_to_reg;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input init_clk;
  input stg4_reg;
  input \rx_state_reg[0]_0 ;
  input fsm_resetdone_to_new_gtx_rx_comb;

  wire GT2_RXUSERRDY_IN;
  wire RXUSERRDY_i_1_n_0;
  wire RXUSERRDY_i_2_n_0;
  wire [0:0]SR;
  wire check_tlock_max_i_1_n_0;
  wire check_tlock_max_i_2_n_0;
  wire check_tlock_max_reg_n_0;
  wire clear;
  wire [31:1]data0;
  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire gtrxreset_i_i_1_n_0;
  wire gtx_rx_pcsreset_comb;
  wire in0;
  wire init_clk;
  wire \init_wait_count[7]_i_1__0_n_0 ;
  wire \init_wait_count[7]_i_3__0_n_0 ;
  wire \init_wait_count[7]_i_4__0_n_0 ;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done_i_1__0_n_0;
  wire init_wait_done_i_2__0_n_0;
  wire init_wait_done_reg_n_0;
  wire new_gtx_rx_pcsreset_comb0;
  wire out;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire reset_time_out;
  wire reset_time_out_i_5__0_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1__0_n_0;
  wire run_phase_alignment_int_i_2_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire [31:0]rx_cdrlock_counter;
  wire rx_cdrlock_counter0_carry__0_n_0;
  wire rx_cdrlock_counter0_carry__0_n_1;
  wire rx_cdrlock_counter0_carry__0_n_2;
  wire rx_cdrlock_counter0_carry__0_n_3;
  wire rx_cdrlock_counter0_carry__1_n_0;
  wire rx_cdrlock_counter0_carry__1_n_1;
  wire rx_cdrlock_counter0_carry__1_n_2;
  wire rx_cdrlock_counter0_carry__1_n_3;
  wire rx_cdrlock_counter0_carry__2_n_0;
  wire rx_cdrlock_counter0_carry__2_n_1;
  wire rx_cdrlock_counter0_carry__2_n_2;
  wire rx_cdrlock_counter0_carry__2_n_3;
  wire rx_cdrlock_counter0_carry__3_n_0;
  wire rx_cdrlock_counter0_carry__3_n_1;
  wire rx_cdrlock_counter0_carry__3_n_2;
  wire rx_cdrlock_counter0_carry__3_n_3;
  wire rx_cdrlock_counter0_carry__4_n_0;
  wire rx_cdrlock_counter0_carry__4_n_1;
  wire rx_cdrlock_counter0_carry__4_n_2;
  wire rx_cdrlock_counter0_carry__4_n_3;
  wire rx_cdrlock_counter0_carry__5_n_0;
  wire rx_cdrlock_counter0_carry__5_n_1;
  wire rx_cdrlock_counter0_carry__5_n_2;
  wire rx_cdrlock_counter0_carry__5_n_3;
  wire rx_cdrlock_counter0_carry__6_n_2;
  wire rx_cdrlock_counter0_carry__6_n_3;
  wire rx_cdrlock_counter0_carry_n_0;
  wire rx_cdrlock_counter0_carry_n_1;
  wire rx_cdrlock_counter0_carry_n_2;
  wire rx_cdrlock_counter0_carry_n_3;
  wire \rx_cdrlock_counter[31]_i_2_n_0 ;
  wire \rx_cdrlock_counter[31]_i_3_n_0 ;
  wire \rx_cdrlock_counter[31]_i_4_n_0 ;
  wire \rx_cdrlock_counter[31]_i_5_n_0 ;
  wire \rx_cdrlock_counter[31]_i_6_n_0 ;
  wire \rx_cdrlock_counter[31]_i_7_n_0 ;
  wire \rx_cdrlock_counter[31]_i_8_n_0 ;
  wire \rx_cdrlock_counter[31]_i_9_n_0 ;
  wire \rx_cdrlock_counter_reg_n_0_[0] ;
  wire \rx_cdrlock_counter_reg_n_0_[10] ;
  wire \rx_cdrlock_counter_reg_n_0_[11] ;
  wire \rx_cdrlock_counter_reg_n_0_[12] ;
  wire \rx_cdrlock_counter_reg_n_0_[13] ;
  wire \rx_cdrlock_counter_reg_n_0_[14] ;
  wire \rx_cdrlock_counter_reg_n_0_[15] ;
  wire \rx_cdrlock_counter_reg_n_0_[16] ;
  wire \rx_cdrlock_counter_reg_n_0_[17] ;
  wire \rx_cdrlock_counter_reg_n_0_[18] ;
  wire \rx_cdrlock_counter_reg_n_0_[19] ;
  wire \rx_cdrlock_counter_reg_n_0_[1] ;
  wire \rx_cdrlock_counter_reg_n_0_[20] ;
  wire \rx_cdrlock_counter_reg_n_0_[21] ;
  wire \rx_cdrlock_counter_reg_n_0_[22] ;
  wire \rx_cdrlock_counter_reg_n_0_[23] ;
  wire \rx_cdrlock_counter_reg_n_0_[24] ;
  wire \rx_cdrlock_counter_reg_n_0_[25] ;
  wire \rx_cdrlock_counter_reg_n_0_[26] ;
  wire \rx_cdrlock_counter_reg_n_0_[27] ;
  wire \rx_cdrlock_counter_reg_n_0_[28] ;
  wire \rx_cdrlock_counter_reg_n_0_[29] ;
  wire \rx_cdrlock_counter_reg_n_0_[2] ;
  wire \rx_cdrlock_counter_reg_n_0_[30] ;
  wire \rx_cdrlock_counter_reg_n_0_[31] ;
  wire \rx_cdrlock_counter_reg_n_0_[3] ;
  wire \rx_cdrlock_counter_reg_n_0_[4] ;
  wire \rx_cdrlock_counter_reg_n_0_[5] ;
  wire \rx_cdrlock_counter_reg_n_0_[6] ;
  wire \rx_cdrlock_counter_reg_n_0_[7] ;
  wire \rx_cdrlock_counter_reg_n_0_[8] ;
  wire \rx_cdrlock_counter_reg_n_0_[9] ;
  wire rx_cdrlocked_i_1_n_0;
  wire rx_clk_locked_i;
  (* RTL_KEEP = "true" *) wire rx_fsm_reset_done_int;
  wire rx_fsm_reset_done_int_i_1_n_0;
  wire rx_fsm_reset_done_int_i_2_n_0;
  wire rx_fsm_reset_done_int_i_3_n_0;
  wire rx_reset_r3;
  (* RTL_KEEP = "true" *) wire [7:0]rx_state;
  wire \rx_state[0]_i_3_n_0 ;
  wire \rx_state[1]_i_3_n_0 ;
  wire \rx_state[3]_i_4_n_0 ;
  wire \rx_state[3]_i_5_n_0 ;
  wire \rx_state[5]_i_2_n_0 ;
  wire \rx_state[5]_i_3_n_0 ;
  wire \rx_state[6]_i_2_n_0 ;
  wire \rx_state[7]_i_1_n_0 ;
  wire \rx_state[7]_i_3_n_0 ;
  wire \rx_state[7]_i_4_n_0 ;
  wire \rx_state[7]_i_5_n_0 ;
  wire \rx_state_reg[0]_0 ;
  wire stg1_aurora_64b66b_0_cdc_to_reg;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  wire stg4_reg;
  wire stg5;
  wire time_out_1us_i_1_n_0;
  wire time_out_1us_i_2_n_0;
  wire time_out_1us_i_3_n_0;
  wire time_out_1us_i_4_n_0;
  wire time_out_1us_i_5_n_0;
  wire time_out_1us_reg_n_0;
  wire time_out_2ms_i_1__0_n_0;
  wire time_out_2ms_i_2__0_n_0;
  wire time_out_2ms_i_3__0_n_0;
  wire time_out_2ms_i_4_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_3__0_n_0 ;
  wire \time_out_counter[0]_i_4_n_0 ;
  wire \time_out_counter[0]_i_5_n_0 ;
  wire [18:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2__0_n_0 ;
  wire \time_out_counter_reg[0]_i_2__0_n_1 ;
  wire \time_out_counter_reg[0]_i_2__0_n_2 ;
  wire \time_out_counter_reg[0]_i_2__0_n_3 ;
  wire \time_out_counter_reg[0]_i_2__0_n_4 ;
  wire \time_out_counter_reg[0]_i_2__0_n_5 ;
  wire \time_out_counter_reg[0]_i_2__0_n_6 ;
  wire \time_out_counter_reg[0]_i_2__0_n_7 ;
  wire \time_out_counter_reg[12]_i_1__0_n_0 ;
  wire \time_out_counter_reg[12]_i_1__0_n_1 ;
  wire \time_out_counter_reg[12]_i_1__0_n_2 ;
  wire \time_out_counter_reg[12]_i_1__0_n_3 ;
  wire \time_out_counter_reg[12]_i_1__0_n_4 ;
  wire \time_out_counter_reg[12]_i_1__0_n_5 ;
  wire \time_out_counter_reg[12]_i_1__0_n_6 ;
  wire \time_out_counter_reg[12]_i_1__0_n_7 ;
  wire \time_out_counter_reg[16]_i_1__0_n_2 ;
  wire \time_out_counter_reg[16]_i_1__0_n_3 ;
  wire \time_out_counter_reg[16]_i_1__0_n_5 ;
  wire \time_out_counter_reg[16]_i_1__0_n_6 ;
  wire \time_out_counter_reg[16]_i_1__0_n_7 ;
  wire \time_out_counter_reg[4]_i_1__0_n_0 ;
  wire \time_out_counter_reg[4]_i_1__0_n_1 ;
  wire \time_out_counter_reg[4]_i_1__0_n_2 ;
  wire \time_out_counter_reg[4]_i_1__0_n_3 ;
  wire \time_out_counter_reg[4]_i_1__0_n_4 ;
  wire \time_out_counter_reg[4]_i_1__0_n_5 ;
  wire \time_out_counter_reg[4]_i_1__0_n_6 ;
  wire \time_out_counter_reg[4]_i_1__0_n_7 ;
  wire \time_out_counter_reg[8]_i_1__0_n_0 ;
  wire \time_out_counter_reg[8]_i_1__0_n_1 ;
  wire \time_out_counter_reg[8]_i_1__0_n_2 ;
  wire \time_out_counter_reg[8]_i_1__0_n_3 ;
  wire \time_out_counter_reg[8]_i_1__0_n_4 ;
  wire \time_out_counter_reg[8]_i_1__0_n_5 ;
  wire \time_out_counter_reg[8]_i_1__0_n_6 ;
  wire \time_out_counter_reg[8]_i_1__0_n_7 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire time_out_wait_bypass;
  wire time_out_wait_bypass_i_4__0_n_0;
  wire time_out_wait_bypass_i_5__0_n_0;
  wire time_out_wait_bypass_i_6_n_0;
  wire time_tlock_max;
  wire time_tlock_max_i_1__0_n_0;
  wire time_tlock_max_i_2__0_n_0;
  wire time_tlock_max_i_3__0_n_0;
  wire time_tlock_max_i_4__0_n_0;
  wire time_tlock_max_i_5__0_n_0;
  wire u_rst_sync_plllock_n_0;
  wire u_rst_sync_plllock_n_1;
  wire u_rst_sync_plllock_n_4;
  wire u_rst_sync_rx_fsm_reset_done_n_0;
  wire u_rst_sync_rx_fsm_reset_done_n_1;
  wire u_rst_sync_rx_fsm_reset_done_n_2;
  wire u_rst_sync_rxresetdone_n_0;
  wire u_rst_sync_rxresetdone_n_1;
  wire u_rst_sync_system_reset_n_0;
  wire u_rst_sync_time_out_wait_bypass_n_0;
  wire \wait_bypass_count[0]_i_3_n_0 ;
  wire [12:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_2_n_0 ;
  wire \wait_bypass_count_reg[0]_i_2_n_1 ;
  wire \wait_bypass_count_reg[0]_i_2_n_2 ;
  wire \wait_bypass_count_reg[0]_i_2_n_3 ;
  wire \wait_bypass_count_reg[0]_i_2_n_4 ;
  wire \wait_bypass_count_reg[0]_i_2_n_5 ;
  wire \wait_bypass_count_reg[0]_i_2_n_6 ;
  wire \wait_bypass_count_reg[0]_i_2_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_7 ;
  wire [3:2]NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED ;

  assign rx_fsm_resetdone_i = rx_fsm_reset_done_int;
  FDRE FABRIC_PCS_RESET_reg
       (.C(stg4_reg),
        .CE(1'b1),
        .D(u_rst_sync_system_reset_n_0),
        .Q(gtx_rx_pcsreset_comb),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFAF00000008)) 
    RXUSERRDY_i_1
       (.I0(rx_state[4]),
        .I1(time_out_1us_reg_n_0),
        .I2(rx_state[0]),
        .I3(rx_fsm_reset_done_int_i_2_n_0),
        .I4(RXUSERRDY_i_2_n_0),
        .I5(GT2_RXUSERRDY_IN),
        .O(RXUSERRDY_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    RXUSERRDY_i_2
       (.I0(rx_state[5]),
        .I1(rx_state[6]),
        .I2(rx_state[7]),
        .O(RXUSERRDY_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    RXUSERRDY_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\rx_state_reg[0]_0 ),
        .D(RXUSERRDY_i_1_n_0),
        .Q(GT2_RXUSERRDY_IN));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000008)) 
    check_tlock_max_i_1
       (.I0(check_tlock_max_i_2_n_0),
        .I1(rx_state[3]),
        .I2(rx_state[0]),
        .I3(rx_state[2]),
        .I4(rx_state[1]),
        .I5(check_tlock_max_reg_n_0),
        .O(check_tlock_max_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    check_tlock_max_i_2
       (.I0(rx_state[4]),
        .I1(rx_state[7]),
        .I2(rx_state[6]),
        .I3(rx_state[5]),
        .O(check_tlock_max_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    check_tlock_max_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\rx_state_reg[0]_0 ),
        .D(check_tlock_max_i_1_n_0),
        .Q(check_tlock_max_reg_n_0));
  LUT5 #(
    .INIT(32'hFFF70020)) 
    gtrxreset_i_i_1
       (.I0(\rx_state[7]_i_4_n_0 ),
        .I1(rx_state[2]),
        .I2(rx_state[0]),
        .I3(rx_state[1]),
        .I4(SR),
        .O(gtrxreset_i_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    gtrxreset_i_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\rx_state_reg[0]_0 ),
        .D(gtrxreset_i_i_1_n_0),
        .Q(SR));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1__0 
       (.I0(init_wait_count_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1__0 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1__0 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \init_wait_count[3]_i_1__0 
       (.I0(init_wait_count_reg[2]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1__0 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \init_wait_count[5]_i_1__0 
       (.I0(init_wait_count_reg[4]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .I4(init_wait_count_reg[3]),
        .I5(init_wait_count_reg[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \init_wait_count[6]_i_1__0 
       (.I0(\init_wait_count[7]_i_4__0_n_0 ),
        .I1(init_wait_count_reg[4]),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[6]),
        .O(p_0_in__1[6]));
  LUT3 #(
    .INIT(8'hFE)) 
    \init_wait_count[7]_i_1__0 
       (.I0(\init_wait_count[7]_i_3__0_n_0 ),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .O(\init_wait_count[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[7]_i_2__0 
       (.I0(\init_wait_count[7]_i_4__0_n_0 ),
        .I1(init_wait_count_reg[6]),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[4]),
        .I4(init_wait_count_reg[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \init_wait_count[7]_i_3__0 
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[7]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[5]),
        .I4(init_wait_count_reg[2]),
        .I5(init_wait_count_reg[3]),
        .O(\init_wait_count[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \init_wait_count[7]_i_4__0 
       (.I0(init_wait_count_reg[2]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .O(\init_wait_count[7]_i_4__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1__0_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__1[0]),
        .Q(init_wait_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1__0_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__1[1]),
        .Q(init_wait_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1__0_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__1[2]),
        .Q(init_wait_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1__0_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__1[3]),
        .Q(init_wait_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1__0_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__1[4]),
        .Q(init_wait_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1__0_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__1[5]),
        .Q(init_wait_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1__0_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__1[6]),
        .Q(init_wait_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1__0_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__1[7]),
        .Q(init_wait_count_reg[7]));
  LUT4 #(
    .INIT(16'hFF02)) 
    init_wait_done_i_1__0
       (.I0(init_wait_done_i_2__0_n_0),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    init_wait_done_i_2__0
       (.I0(init_wait_count_reg[4]),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[7]),
        .I5(init_wait_count_reg[6]),
        .O(init_wait_done_i_2__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\rx_state_reg[0]_0 ),
        .D(init_wait_done_i_1__0_n_0),
        .Q(init_wait_done_reg_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    new_gtx_rx_pcsreset_comb_i_1
       (.I0(gtx_rx_pcsreset_comb),
        .I1(fsm_resetdone_to_new_gtx_rx_comb),
        .O(new_gtx_rx_pcsreset_comb0));
  LUT6 #(
    .INIT(64'h00030000023F0202)) 
    reset_time_out_i_3__0
       (.I0(reset_time_out_i_5__0_n_0),
        .I1(rx_state[0]),
        .I2(rx_state[1]),
        .I3(rx_state[2]),
        .I4(check_tlock_max_i_2_n_0),
        .I5(rx_state[3]),
        .O(reset_time_out));
  LUT6 #(
    .INIT(64'h000000020003033F)) 
    reset_time_out_i_5__0
       (.I0(rx_clk_locked_i),
        .I1(rx_state[4]),
        .I2(rx_state[5]),
        .I3(rx_state[7]),
        .I4(rx_state[6]),
        .I5(rx_state[2]),
        .O(reset_time_out_i_5__0_n_0));
  FDPE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_rxresetdone_n_1),
        .PRE(\rx_state_reg[0]_0 ),
        .Q(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000100)) 
    run_phase_alignment_int_i_1__0
       (.I0(rx_fsm_reset_done_int_i_2_n_0),
        .I1(run_phase_alignment_int_i_2_n_0),
        .I2(rx_state[0]),
        .I3(rx_state[5]),
        .I4(rx_state[4]),
        .I5(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    run_phase_alignment_int_i_2
       (.I0(rx_state[7]),
        .I1(rx_state[6]),
        .O(run_phase_alignment_int_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\rx_state_reg[0]_0 ),
        .D(run_phase_alignment_int_i_1__0_n_0),
        .Q(run_phase_alignment_int_reg_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rx_cdrlock_counter0_carry
       (.CI(1'b0),
        .CO({rx_cdrlock_counter0_carry_n_0,rx_cdrlock_counter0_carry_n_1,rx_cdrlock_counter0_carry_n_2,rx_cdrlock_counter0_carry_n_3}),
        .CYINIT(\rx_cdrlock_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\rx_cdrlock_counter_reg_n_0_[4] ,\rx_cdrlock_counter_reg_n_0_[3] ,\rx_cdrlock_counter_reg_n_0_[2] ,\rx_cdrlock_counter_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rx_cdrlock_counter0_carry__0
       (.CI(rx_cdrlock_counter0_carry_n_0),
        .CO({rx_cdrlock_counter0_carry__0_n_0,rx_cdrlock_counter0_carry__0_n_1,rx_cdrlock_counter0_carry__0_n_2,rx_cdrlock_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\rx_cdrlock_counter_reg_n_0_[8] ,\rx_cdrlock_counter_reg_n_0_[7] ,\rx_cdrlock_counter_reg_n_0_[6] ,\rx_cdrlock_counter_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rx_cdrlock_counter0_carry__1
       (.CI(rx_cdrlock_counter0_carry__0_n_0),
        .CO({rx_cdrlock_counter0_carry__1_n_0,rx_cdrlock_counter0_carry__1_n_1,rx_cdrlock_counter0_carry__1_n_2,rx_cdrlock_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\rx_cdrlock_counter_reg_n_0_[12] ,\rx_cdrlock_counter_reg_n_0_[11] ,\rx_cdrlock_counter_reg_n_0_[10] ,\rx_cdrlock_counter_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rx_cdrlock_counter0_carry__2
       (.CI(rx_cdrlock_counter0_carry__1_n_0),
        .CO({rx_cdrlock_counter0_carry__2_n_0,rx_cdrlock_counter0_carry__2_n_1,rx_cdrlock_counter0_carry__2_n_2,rx_cdrlock_counter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\rx_cdrlock_counter_reg_n_0_[16] ,\rx_cdrlock_counter_reg_n_0_[15] ,\rx_cdrlock_counter_reg_n_0_[14] ,\rx_cdrlock_counter_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rx_cdrlock_counter0_carry__3
       (.CI(rx_cdrlock_counter0_carry__2_n_0),
        .CO({rx_cdrlock_counter0_carry__3_n_0,rx_cdrlock_counter0_carry__3_n_1,rx_cdrlock_counter0_carry__3_n_2,rx_cdrlock_counter0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\rx_cdrlock_counter_reg_n_0_[20] ,\rx_cdrlock_counter_reg_n_0_[19] ,\rx_cdrlock_counter_reg_n_0_[18] ,\rx_cdrlock_counter_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rx_cdrlock_counter0_carry__4
       (.CI(rx_cdrlock_counter0_carry__3_n_0),
        .CO({rx_cdrlock_counter0_carry__4_n_0,rx_cdrlock_counter0_carry__4_n_1,rx_cdrlock_counter0_carry__4_n_2,rx_cdrlock_counter0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\rx_cdrlock_counter_reg_n_0_[24] ,\rx_cdrlock_counter_reg_n_0_[23] ,\rx_cdrlock_counter_reg_n_0_[22] ,\rx_cdrlock_counter_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rx_cdrlock_counter0_carry__5
       (.CI(rx_cdrlock_counter0_carry__4_n_0),
        .CO({rx_cdrlock_counter0_carry__5_n_0,rx_cdrlock_counter0_carry__5_n_1,rx_cdrlock_counter0_carry__5_n_2,rx_cdrlock_counter0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\rx_cdrlock_counter_reg_n_0_[28] ,\rx_cdrlock_counter_reg_n_0_[27] ,\rx_cdrlock_counter_reg_n_0_[26] ,\rx_cdrlock_counter_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rx_cdrlock_counter0_carry__6
       (.CI(rx_cdrlock_counter0_carry__5_n_0),
        .CO({NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED[3:2],rx_cdrlock_counter0_carry__6_n_2,rx_cdrlock_counter0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED[3],data0[31:29]}),
        .S({1'b0,\rx_cdrlock_counter_reg_n_0_[31] ,\rx_cdrlock_counter_reg_n_0_[30] ,\rx_cdrlock_counter_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \rx_cdrlock_counter[0]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .O(rx_cdrlock_counter[0]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rx_cdrlock_counter[10]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[10]),
        .O(rx_cdrlock_counter[10]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rx_cdrlock_counter[11]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[11]),
        .O(rx_cdrlock_counter[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[12]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[12]),
        .O(rx_cdrlock_counter[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[13]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[13]),
        .O(rx_cdrlock_counter[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[14]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[14]),
        .O(rx_cdrlock_counter[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[15]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[15]),
        .O(rx_cdrlock_counter[15]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rx_cdrlock_counter[16]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[16]),
        .O(rx_cdrlock_counter[16]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rx_cdrlock_counter[17]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[17]),
        .O(rx_cdrlock_counter[17]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rx_cdrlock_counter[18]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[18]),
        .O(rx_cdrlock_counter[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[19]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[19]),
        .O(rx_cdrlock_counter[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[1]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[1]),
        .O(rx_cdrlock_counter[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[20]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[20]),
        .O(rx_cdrlock_counter[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[21]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[21]),
        .O(rx_cdrlock_counter[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[22]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[22]),
        .O(rx_cdrlock_counter[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[23]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[23]),
        .O(rx_cdrlock_counter[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[24]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[24]),
        .O(rx_cdrlock_counter[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[25]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[25]),
        .O(rx_cdrlock_counter[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[26]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[26]),
        .O(rx_cdrlock_counter[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[27]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[27]),
        .O(rx_cdrlock_counter[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[28]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[28]),
        .O(rx_cdrlock_counter[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[29]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[29]),
        .O(rx_cdrlock_counter[29]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rx_cdrlock_counter[2]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[2]),
        .O(rx_cdrlock_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[30]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[30]),
        .O(rx_cdrlock_counter[30]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[31]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[31]),
        .O(rx_cdrlock_counter[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rx_cdrlock_counter[31]_i_2 
       (.I0(\rx_cdrlock_counter[31]_i_5_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_6_n_0 ),
        .I2(\rx_cdrlock_counter_reg_n_0_[31] ),
        .I3(\rx_cdrlock_counter_reg_n_0_[30] ),
        .I4(\rx_cdrlock_counter_reg_n_0_[1] ),
        .I5(\rx_cdrlock_counter[31]_i_7_n_0 ),
        .O(\rx_cdrlock_counter[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \rx_cdrlock_counter[31]_i_3 
       (.I0(\rx_cdrlock_counter_reg_n_0_[4] ),
        .I1(\rx_cdrlock_counter_reg_n_0_[5] ),
        .I2(\rx_cdrlock_counter_reg_n_0_[3] ),
        .I3(\rx_cdrlock_counter_reg_n_0_[2] ),
        .I4(\rx_cdrlock_counter[31]_i_8_n_0 ),
        .O(\rx_cdrlock_counter[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \rx_cdrlock_counter[31]_i_4 
       (.I0(\rx_cdrlock_counter_reg_n_0_[12] ),
        .I1(\rx_cdrlock_counter_reg_n_0_[13] ),
        .I2(\rx_cdrlock_counter_reg_n_0_[10] ),
        .I3(\rx_cdrlock_counter_reg_n_0_[11] ),
        .I4(\rx_cdrlock_counter[31]_i_9_n_0 ),
        .O(\rx_cdrlock_counter[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_cdrlock_counter[31]_i_5 
       (.I0(\rx_cdrlock_counter_reg_n_0_[23] ),
        .I1(\rx_cdrlock_counter_reg_n_0_[22] ),
        .I2(\rx_cdrlock_counter_reg_n_0_[25] ),
        .I3(\rx_cdrlock_counter_reg_n_0_[24] ),
        .O(\rx_cdrlock_counter[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rx_cdrlock_counter[31]_i_6 
       (.I0(\rx_cdrlock_counter_reg_n_0_[18] ),
        .I1(\rx_cdrlock_counter_reg_n_0_[19] ),
        .I2(\rx_cdrlock_counter_reg_n_0_[21] ),
        .I3(\rx_cdrlock_counter_reg_n_0_[20] ),
        .O(\rx_cdrlock_counter[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_cdrlock_counter[31]_i_7 
       (.I0(\rx_cdrlock_counter_reg_n_0_[27] ),
        .I1(\rx_cdrlock_counter_reg_n_0_[26] ),
        .I2(\rx_cdrlock_counter_reg_n_0_[29] ),
        .I3(\rx_cdrlock_counter_reg_n_0_[28] ),
        .O(\rx_cdrlock_counter[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rx_cdrlock_counter[31]_i_8 
       (.I0(\rx_cdrlock_counter_reg_n_0_[7] ),
        .I1(\rx_cdrlock_counter_reg_n_0_[6] ),
        .I2(\rx_cdrlock_counter_reg_n_0_[9] ),
        .I3(\rx_cdrlock_counter_reg_n_0_[8] ),
        .O(\rx_cdrlock_counter[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \rx_cdrlock_counter[31]_i_9 
       (.I0(\rx_cdrlock_counter_reg_n_0_[15] ),
        .I1(\rx_cdrlock_counter_reg_n_0_[14] ),
        .I2(\rx_cdrlock_counter_reg_n_0_[17] ),
        .I3(\rx_cdrlock_counter_reg_n_0_[16] ),
        .O(\rx_cdrlock_counter[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[3]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[3]),
        .O(rx_cdrlock_counter[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[4]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[4]),
        .O(rx_cdrlock_counter[4]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rx_cdrlock_counter[5]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[5]),
        .O(rx_cdrlock_counter[5]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[6]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[6]),
        .O(rx_cdrlock_counter[6]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rx_cdrlock_counter[7]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[7]),
        .O(rx_cdrlock_counter[7]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rx_cdrlock_counter[8]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[8]),
        .O(rx_cdrlock_counter[8]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rx_cdrlock_counter[9]_i_1 
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(data0[9]),
        .O(rx_cdrlock_counter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[0]),
        .Q(\rx_cdrlock_counter_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[10]),
        .Q(\rx_cdrlock_counter_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[11]),
        .Q(\rx_cdrlock_counter_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[12]),
        .Q(\rx_cdrlock_counter_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[13]),
        .Q(\rx_cdrlock_counter_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[14]),
        .Q(\rx_cdrlock_counter_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[15]),
        .Q(\rx_cdrlock_counter_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[16]),
        .Q(\rx_cdrlock_counter_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[17]),
        .Q(\rx_cdrlock_counter_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[18]),
        .Q(\rx_cdrlock_counter_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[19]),
        .Q(\rx_cdrlock_counter_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[1]),
        .Q(\rx_cdrlock_counter_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[20]),
        .Q(\rx_cdrlock_counter_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[21]),
        .Q(\rx_cdrlock_counter_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[22]),
        .Q(\rx_cdrlock_counter_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[23]),
        .Q(\rx_cdrlock_counter_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[24] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[24]),
        .Q(\rx_cdrlock_counter_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[25] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[25]),
        .Q(\rx_cdrlock_counter_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[26] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[26]),
        .Q(\rx_cdrlock_counter_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[27] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[27]),
        .Q(\rx_cdrlock_counter_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[28] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[28]),
        .Q(\rx_cdrlock_counter_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[29] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[29]),
        .Q(\rx_cdrlock_counter_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[2]),
        .Q(\rx_cdrlock_counter_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[30] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[30]),
        .Q(\rx_cdrlock_counter_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[31] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[31]),
        .Q(\rx_cdrlock_counter_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[3]),
        .Q(\rx_cdrlock_counter_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[4]),
        .Q(\rx_cdrlock_counter_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[5]),
        .Q(\rx_cdrlock_counter_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[6]),
        .Q(\rx_cdrlock_counter_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[7]),
        .Q(\rx_cdrlock_counter_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[8]),
        .Q(\rx_cdrlock_counter_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rx_cdrlock_counter_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlock_counter[9]),
        .Q(\rx_cdrlock_counter_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    rx_cdrlocked_i_1
       (.I0(\rx_cdrlock_counter[31]_i_2_n_0 ),
        .I1(\rx_cdrlock_counter[31]_i_3_n_0 ),
        .I2(\rx_cdrlock_counter[31]_i_4_n_0 ),
        .I3(\rx_cdrlock_counter_reg_n_0_[0] ),
        .I4(rx_clk_locked_i),
        .O(rx_cdrlocked_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rx_cdrlocked_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rx_cdrlocked_i_1_n_0),
        .Q(rx_clk_locked_i),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFA8000000A8)) 
    rx_fsm_reset_done_int_i_1
       (.I0(rx_state[7]),
        .I1(time_out_1us_reg_n_0),
        .I2(rx_fsm_reset_done_int),
        .I3(rx_fsm_reset_done_int_i_2_n_0),
        .I4(rx_fsm_reset_done_int_i_3_n_0),
        .I5(rx_fsm_reset_done_int),
        .O(rx_fsm_reset_done_int_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    rx_fsm_reset_done_int_i_2
       (.I0(rx_state[1]),
        .I1(rx_state[3]),
        .I2(rx_state[2]),
        .O(rx_fsm_reset_done_int_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFF)) 
    rx_fsm_reset_done_int_i_3
       (.I0(rx_state[4]),
        .I1(rx_state[5]),
        .I2(rx_state[0]),
        .I3(rx_state[7]),
        .I4(rx_state[6]),
        .O(rx_fsm_reset_done_int_i_3_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\rx_state_reg[0]_0 ),
        .D(rx_fsm_reset_done_int_i_1_n_0),
        .Q(rx_fsm_reset_done_int));
  LUT5 #(
    .INIT(32'hD000D0D0)) 
    \rx_state[0]_i_3 
       (.I0(init_wait_done_reg_n_0),
        .I1(\rx_state[6]_i_2_n_0 ),
        .I2(\rx_state[5]_i_3_n_0 ),
        .I3(time_out_1us_reg_n_0),
        .I4(rx_state[0]),
        .O(\rx_state[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \rx_state[1]_i_3 
       (.I0(\rx_state[5]_i_3_n_0 ),
        .I1(time_out_1us_reg_n_0),
        .I2(\rx_state[6]_i_2_n_0 ),
        .I3(rx_state[7]),
        .O(\rx_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_state[3]_i_4 
       (.I0(rx_state[6]),
        .I1(rx_state[4]),
        .I2(rx_state[2]),
        .I3(rx_state[0]),
        .O(\rx_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    \rx_state[3]_i_5 
       (.I0(rx_state[3]),
        .I1(rx_state[4]),
        .I2(rx_state[1]),
        .I3(rx_state[2]),
        .I4(rx_state[5]),
        .I5(rx_state[6]),
        .O(\rx_state[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_state[5]_i_2 
       (.I0(rx_state[5]),
        .I1(rx_state[3]),
        .I2(rx_state[6]),
        .I3(rx_state[4]),
        .O(\rx_state[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_state[5]_i_3 
       (.I0(rx_state[6]),
        .I1(rx_state[5]),
        .I2(rx_state[2]),
        .I3(rx_state[1]),
        .O(\rx_state[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_state[6]_i_2 
       (.I0(rx_state[0]),
        .I1(rx_state[2]),
        .I2(rx_state[4]),
        .I3(rx_state[6]),
        .O(\rx_state[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000808AA)) 
    \rx_state[7]_i_1 
       (.I0(\rx_state[7]_i_3_n_0 ),
        .I1(\rx_state[7]_i_4_n_0 ),
        .I2(rx_state[2]),
        .I3(rx_state[1]),
        .I4(rx_state[0]),
        .O(\rx_state[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \rx_state[7]_i_2 
       (.I0(rx_state[7]),
        .I1(rx_state[6]),
        .I2(rx_state[4]),
        .I3(rx_state[2]),
        .I4(rx_state[0]),
        .I5(\rx_state[7]_i_5_n_0 ),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h0000000100010117)) 
    \rx_state[7]_i_3 
       (.I0(rx_state[2]),
        .I1(rx_state[4]),
        .I2(rx_state[7]),
        .I3(rx_state[6]),
        .I4(rx_state[5]),
        .I5(rx_state[3]),
        .O(\rx_state[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rx_state[7]_i_4 
       (.I0(rx_state[5]),
        .I1(rx_state[6]),
        .I2(rx_state[7]),
        .I3(rx_state[4]),
        .I4(rx_state[3]),
        .O(\rx_state[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEE0)) 
    \rx_state[7]_i_5 
       (.I0(rx_state[4]),
        .I1(rx_state[3]),
        .I2(rx_state[1]),
        .I3(rx_state[2]),
        .I4(rx_state[5]),
        .I5(rx_state[6]),
        .O(\rx_state[7]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rx_state_reg[0] 
       (.C(init_clk),
        .CE(\rx_state[7]_i_1_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__0[0]),
        .Q(rx_state[0]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rx_state_reg[1] 
       (.C(init_clk),
        .CE(\rx_state[7]_i_1_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__0[1]),
        .Q(rx_state[1]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rx_state_reg[2] 
       (.C(init_clk),
        .CE(\rx_state[7]_i_1_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__0[2]),
        .Q(rx_state[2]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rx_state_reg[3] 
       (.C(init_clk),
        .CE(\rx_state[7]_i_1_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__0[3]),
        .Q(rx_state[3]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rx_state_reg[4] 
       (.C(init_clk),
        .CE(\rx_state[7]_i_1_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__0[4]),
        .Q(rx_state[4]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rx_state_reg[5] 
       (.C(init_clk),
        .CE(\rx_state[7]_i_1_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__0[5]),
        .Q(rx_state[5]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rx_state_reg[6] 
       (.C(init_clk),
        .CE(\rx_state[7]_i_1_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__0[6]),
        .Q(rx_state[6]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rx_state_reg[7] 
       (.C(init_clk),
        .CE(\rx_state[7]_i_1_n_0 ),
        .CLR(\rx_state_reg[0]_0 ),
        .D(p_0_in__0[7]),
        .Q(rx_state[7]));
  LUT6 #(
    .INIT(64'h00000000AABAAAAA)) 
    time_out_1us_i_1
       (.I0(time_out_1us_reg_n_0),
        .I1(time_out_1us_i_2_n_0),
        .I2(time_out_1us_i_3_n_0),
        .I3(time_out_1us_i_4_n_0),
        .I4(time_out_1us_i_5_n_0),
        .I5(reset_time_out_reg_n_0),
        .O(time_out_1us_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    time_out_1us_i_2
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[11]),
        .I4(time_out_counter_reg[8]),
        .I5(time_out_counter_reg[9]),
        .O(time_out_1us_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    time_out_1us_i_3
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[2]),
        .I3(time_out_counter_reg[3]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[7]),
        .O(time_out_1us_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    time_out_1us_i_4
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[17]),
        .I2(time_out_counter_reg[18]),
        .I3(time_out_counter_reg[16]),
        .I4(time_out_counter_reg[15]),
        .O(time_out_1us_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    time_out_1us_i_5
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(time_out_1us_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_1us_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(time_out_1us_i_1_n_0),
        .Q(time_out_1us_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BAAA)) 
    time_out_2ms_i_1__0
       (.I0(time_out_2ms_reg_n_0),
        .I1(time_out_1us_i_2_n_0),
        .I2(time_out_2ms_i_2__0_n_0),
        .I3(time_out_2ms_i_3__0_n_0),
        .I4(reset_time_out_reg_n_0),
        .O(time_out_2ms_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    time_out_2ms_i_2__0
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[17]),
        .I5(time_out_counter_reg[18]),
        .O(time_out_2ms_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    time_out_2ms_i_3__0
       (.I0(time_out_2ms_i_4_n_0),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[2]),
        .I4(time_out_counter_reg[3]),
        .I5(time_out_counter_reg[5]),
        .O(time_out_2ms_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hE)) 
    time_out_2ms_i_4
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(time_out_2ms_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(time_out_2ms_i_1__0_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_out_counter[0]_i_1__0 
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .I2(\time_out_counter[0]_i_3__0_n_0 ),
        .I3(\time_out_counter[0]_i_4_n_0 ),
        .O(time_out_counter));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \time_out_counter[0]_i_3__0 
       (.I0(time_out_counter_reg[18]),
        .I1(time_out_counter_reg[17]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[16]),
        .I4(time_out_counter_reg[14]),
        .I5(time_out_counter_reg[12]),
        .O(\time_out_counter[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \time_out_counter[0]_i_4 
       (.I0(time_out_1us_i_2_n_0),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_counter_reg[3]),
        .I5(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_5 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2__0_n_0 ,\time_out_counter_reg[0]_i_2__0_n_1 ,\time_out_counter_reg[0]_i_2__0_n_2 ,\time_out_counter_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2__0_n_4 ,\time_out_counter_reg[0]_i_2__0_n_5 ,\time_out_counter_reg[0]_i_2__0_n_6 ,\time_out_counter_reg[0]_i_2__0_n_7 }),
        .S({time_out_counter_reg[3:1],\time_out_counter[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[12]_i_1__0 
       (.CI(\time_out_counter_reg[8]_i_1__0_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1__0_n_0 ,\time_out_counter_reg[12]_i_1__0_n_1 ,\time_out_counter_reg[12]_i_1__0_n_2 ,\time_out_counter_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1__0_n_4 ,\time_out_counter_reg[12]_i_1__0_n_5 ,\time_out_counter_reg[12]_i_1__0_n_6 ,\time_out_counter_reg[12]_i_1__0_n_7 }),
        .S(time_out_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[16]_i_1__0 
       (.CI(\time_out_counter_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1__0_n_2 ,\time_out_counter_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED [3],\time_out_counter_reg[16]_i_1__0_n_5 ,\time_out_counter_reg[16]_i_1__0_n_6 ,\time_out_counter_reg[16]_i_1__0_n_7 }),
        .S({1'b0,time_out_counter_reg[18:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[18] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[18]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[4]_i_1__0 
       (.CI(\time_out_counter_reg[0]_i_2__0_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1__0_n_0 ,\time_out_counter_reg[4]_i_1__0_n_1 ,\time_out_counter_reg[4]_i_1__0_n_2 ,\time_out_counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1__0_n_4 ,\time_out_counter_reg[4]_i_1__0_n_5 ,\time_out_counter_reg[4]_i_1__0_n_6 ,\time_out_counter_reg[4]_i_1__0_n_7 }),
        .S(time_out_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[8]_i_1__0 
       (.CI(\time_out_counter_reg[4]_i_1__0_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1__0_n_0 ,\time_out_counter_reg[8]_i_1__0_n_1 ,\time_out_counter_reg[8]_i_1__0_n_2 ,\time_out_counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1__0_n_4 ,\time_out_counter_reg[8]_i_1__0_n_5 ,\time_out_counter_reg[8]_i_1__0_n_6 ,\time_out_counter_reg[8]_i_1__0_n_7 }),
        .S(time_out_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    time_out_wait_bypass_i_4__0
       (.I0(time_out_wait_bypass_i_5__0_n_0),
        .I1(wait_bypass_count_reg[2]),
        .I2(wait_bypass_count_reg[10]),
        .I3(wait_bypass_count_reg[1]),
        .I4(wait_bypass_count_reg[0]),
        .I5(time_out_wait_bypass_i_6_n_0),
        .O(time_out_wait_bypass_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    time_out_wait_bypass_i_5__0
       (.I0(wait_bypass_count_reg[3]),
        .I1(wait_bypass_count_reg[5]),
        .I2(wait_bypass_count_reg[8]),
        .I3(wait_bypass_count_reg[4]),
        .O(time_out_wait_bypass_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    time_out_wait_bypass_i_6
       (.I0(wait_bypass_count_reg[12]),
        .I1(wait_bypass_count_reg[6]),
        .I2(wait_bypass_count_reg[7]),
        .I3(wait_bypass_count_reg[9]),
        .I4(wait_bypass_count_reg[11]),
        .O(time_out_wait_bypass_i_6_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_0),
        .D(u_rst_sync_rx_fsm_reset_done_n_1),
        .Q(time_out_wait_bypass),
        .R(clear));
  LUT5 #(
    .INIT(32'h0000FEEE)) 
    time_tlock_max_i_1__0
       (.I0(time_tlock_max),
        .I1(time_tlock_max_i_2__0_n_0),
        .I2(check_tlock_max_reg_n_0),
        .I3(time_out_1us_i_4_n_0),
        .I4(reset_time_out_reg_n_0),
        .O(time_tlock_max_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hA8888888)) 
    time_tlock_max_i_2__0
       (.I0(time_tlock_max_i_3__0_n_0),
        .I1(time_tlock_max_i_4__0_n_0),
        .I2(time_out_counter_reg[7]),
        .I3(time_out_counter_reg[6]),
        .I4(time_tlock_max_i_5__0_n_0),
        .O(time_tlock_max_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    time_tlock_max_i_3__0
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[12]),
        .I2(check_tlock_max_reg_n_0),
        .O(time_tlock_max_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    time_tlock_max_i_4__0
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[11]),
        .I3(time_out_counter_reg[10]),
        .O(time_tlock_max_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA8880)) 
    time_tlock_max_i_5__0
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[1]),
        .I4(time_out_counter_reg[3]),
        .I5(time_out_counter_reg[5]),
        .O(time_tlock_max_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(time_tlock_max_i_1__0_n_0),
        .Q(time_tlock_max),
        .R(1'b0));
  aurora_64b66b_0_rst_sync__parameterized1_43 u_rst_sync_mmcm_lock
       (.D(p_0_in__0[5:3]),
        .Q({rx_state[7],rx_state[5:3]}),
        .init_clk(init_clk),
        .\rx_state_reg[3] (u_rst_sync_plllock_n_4),
        .\rx_state_reg[3]_0 (rx_clk_locked_i),
        .\rx_state_reg[3]_1 (\rx_state[3]_i_4_n_0 ),
        .\rx_state_reg[3]_2 (\rx_state[3]_i_5_n_0 ),
        .\rx_state_reg[3]_3 (\rx_state[6]_i_2_n_0 ),
        .\rx_state_reg[3]_4 (time_out_2ms_reg_n_0),
        .\rx_state_reg[3]_5 (u_rst_sync_rxresetdone_n_0),
        .\rx_state_reg[4] (\rx_state[5]_i_2_n_0 ),
        .\rx_state_reg[4]_0 (\rx_state[5]_i_3_n_0 ),
        .stg5(stg5),
        .time_tlock_max(time_tlock_max));
  aurora_64b66b_0_rst_sync__parameterized1_44 u_rst_sync_plllock
       (.D(p_0_in__0[2:1]),
        .Q({rx_state[7],rx_state[2:0]}),
        .init_clk(init_clk),
        .out(out),
        .reset_time_out_i_2__0({rx_state[3],rx_state[1]}),
        .\rx_state_reg[0] (time_out_2ms_reg_n_0),
        .\rx_state_reg[0]_0 (\rx_state[6]_i_2_n_0 ),
        .\rx_state_reg[1] (\rx_state[1]_i_3_n_0 ),
        .\rx_state_reg[1]_0 (\rx_state[5]_i_2_n_0 ),
        .\rx_state_reg[1]_1 (\rx_state[3]_i_4_n_0 ),
        .\rx_state_reg[2] (rx_clk_locked_i),
        .\rx_state_reg[2]_0 (\rx_state[5]_i_3_n_0 ),
        .stg5(stg5),
        .stg5_reg_0(u_rst_sync_plllock_n_0),
        .stg5_reg_1(u_rst_sync_plllock_n_4),
        .time_out_2ms_reg(u_rst_sync_plllock_n_1));
  aurora_64b66b_0_rst_sync__parameterized1_45 u_rst_sync_run_phase_align
       (.clear(clear),
        .in0(run_phase_alignment_int_reg_n_0),
        .stg5_reg_0(stg4_reg));
  aurora_64b66b_0_rst_sync__parameterized1_46 u_rst_sync_rx_fsm_reset_done
       (.out(time_out_wait_bypass),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(rx_fsm_reset_done_int),
        .stg5_reg_0(u_rst_sync_rx_fsm_reset_done_n_0),
        .stg5_reg_1(u_rst_sync_rx_fsm_reset_done_n_1),
        .stg5_reg_2(u_rst_sync_rx_fsm_reset_done_n_2),
        .stg5_reg_3(stg4_reg),
        .\wait_bypass_count_reg[0] (time_out_wait_bypass_i_4__0_n_0));
  aurora_64b66b_0_rst_sync_47 u_rst_sync_rx_reset
       (.rx_reset_r3(rx_reset_r3),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(stg1_aurora_64b66b_0_cdc_to_reg),
        .stg5_reg_0(stg4_reg));
  aurora_64b66b_0_rst_sync__parameterized1_48 u_rst_sync_rxresetdone
       (.D(p_0_in__0[0]),
        .Q({rx_state[7],rx_state[0]}),
        .in0(in0),
        .init_clk(init_clk),
        .out({rx_state[7],rx_state[4],rx_state[2],rx_state[0]}),
        .reset_time_out(reset_time_out),
        .reset_time_out_reg(time_out_1us_reg_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .reset_time_out_reg_1(rx_clk_locked_i),
        .reset_time_out_reg_2(u_rst_sync_plllock_n_0),
        .\rx_state[0]_i_2_0 (\rx_state[5]_i_3_n_0 ),
        .\rx_state[0]_i_2_1 (time_out_2ms_reg_n_0),
        .\rx_state[0]_i_2_2 (\rx_state[6]_i_2_n_0 ),
        .\rx_state_reg[0] (\rx_state[0]_i_3_n_0 ),
        .\rx_state_reg[0]_0 (u_rst_sync_plllock_n_1),
        .\rx_state_reg[0]_1 (\rx_state[5]_i_2_n_0 ),
        .\rx_state_reg[0]_2 (\rx_state[7]_i_5_n_0 ),
        .\rx_state_reg[0]_3 (\rx_state[3]_i_4_n_0 ),
        .\rx_state_reg[0]_4 (u_rst_sync_time_out_wait_bypass_n_0),
        .\rx_state_reg[7] (u_rst_sync_rxresetdone_n_1),
        .stg5_reg_0(u_rst_sync_rxresetdone_n_0),
        .time_tlock_max(time_tlock_max));
  aurora_64b66b_0_rst_sync_49 u_rst_sync_system_reset
       (.rx_reset_r3(rx_reset_r3),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .stg4_reg_0(stg4_reg),
        .stg5_reg_0(u_rst_sync_system_reset_n_0));
  aurora_64b66b_0_rst_sync__parameterized1_50 u_rst_sync_time_out_wait_bypass
       (.D(p_0_in__0[6]),
        .Q(rx_state[7:6]),
        .init_clk(init_clk),
        .out(time_out_wait_bypass),
        .\rx_state_reg[6] (\rx_state[6]_i_2_n_0 ),
        .\rx_state_reg[6]_0 (\rx_state[7]_i_5_n_0 ),
        .stg5_reg_0(u_rst_sync_time_out_wait_bypass_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_3 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[0]_i_2_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_bypass_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_2_n_0 ,\wait_bypass_count_reg[0]_i_2_n_1 ,\wait_bypass_count_reg[0]_i_2_n_2 ,\wait_bypass_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_2_n_4 ,\wait_bypass_count_reg[0]_i_2_n_5 ,\wait_bypass_count_reg[0]_i_2_n_6 ,\wait_bypass_count_reg[0]_i_2_n_7 }),
        .S({wait_bypass_count_reg[3:1],\wait_bypass_count[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[12]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_bypass_count_reg[12]_i_1__0 
       (.CI(\wait_bypass_count_reg[8]_i_1__0_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED [3:1],\wait_bypass_count_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,wait_bypass_count_reg[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[0]_i_2_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[0]_i_2_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[0]_i_2_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_bypass_count_reg[4]_i_1__0 
       (.CI(\wait_bypass_count_reg[0]_i_2_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1__0_n_0 ,\wait_bypass_count_reg[4]_i_1__0_n_1 ,\wait_bypass_count_reg[4]_i_1__0_n_2 ,\wait_bypass_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1__0_n_4 ,\wait_bypass_count_reg[4]_i_1__0_n_5 ,\wait_bypass_count_reg[4]_i_1__0_n_6 ,\wait_bypass_count_reg[4]_i_1__0_n_7 }),
        .S(wait_bypass_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_bypass_count_reg[8]_i_1__0 
       (.CI(\wait_bypass_count_reg[4]_i_1__0_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1__0_n_0 ,\wait_bypass_count_reg[8]_i_1__0_n_1 ,\wait_bypass_count_reg[8]_i_1__0_n_2 ,\wait_bypass_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1__0_n_4 ,\wait_bypass_count_reg[8]_i_1__0_n_5 ,\wait_bypass_count_reg[8]_i_1__0_n_6 ,\wait_bypass_count_reg[8]_i_1__0_n_7 }),
        .S(wait_bypass_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(stg4_reg),
        .CE(u_rst_sync_rx_fsm_reset_done_n_2),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
endmodule

module aurora_64b66b_0_RX_STREAM
   (m_axi_rx_tvalid,
    m_axi_rx_tdata,
    RX_SRC_RDY_N_reg_inv,
    user_clk,
    RESET_LANES,
    E,
    D);
  output m_axi_rx_tvalid;
  output [0:191]m_axi_rx_tdata;
  input RX_SRC_RDY_N_reg_inv;
  input user_clk;
  input RESET_LANES;
  input [0:0]E;
  input [191:0]D;

  wire [191:0]D;
  wire [0:0]E;
  wire RESET_LANES;
  wire RX_SRC_RDY_N_reg_inv;
  wire [0:191]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire user_clk;

  aurora_64b66b_0_RX_STREAM_DATAPATH rx_stream_datapath_i
       (.D(D),
        .E(E),
        .RESET_LANES(RESET_LANES),
        .RX_SRC_RDY_N_reg_inv_0(RX_SRC_RDY_N_reg_inv),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .user_clk(user_clk));
endmodule

module aurora_64b66b_0_RX_STREAM_DATAPATH
   (m_axi_rx_tvalid,
    m_axi_rx_tdata,
    RX_SRC_RDY_N_reg_inv_0,
    user_clk,
    RESET_LANES,
    E,
    D);
  output m_axi_rx_tvalid;
  output [0:191]m_axi_rx_tdata;
  input RX_SRC_RDY_N_reg_inv_0;
  input user_clk;
  input RESET_LANES;
  input [0:0]E;
  input [191:0]D;

  wire [191:0]D;
  wire [0:0]E;
  wire RESET_LANES;
  wire RX_SRC_RDY_N_reg_inv_0;
  wire [0:191]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire user_clk;

  FDRE \RX_D_reg[0] 
       (.C(user_clk),
        .CE(E),
        .D(D[191]),
        .Q(m_axi_rx_tdata[0]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[100] 
       (.C(user_clk),
        .CE(E),
        .D(D[91]),
        .Q(m_axi_rx_tdata[100]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[101] 
       (.C(user_clk),
        .CE(E),
        .D(D[90]),
        .Q(m_axi_rx_tdata[101]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[102] 
       (.C(user_clk),
        .CE(E),
        .D(D[89]),
        .Q(m_axi_rx_tdata[102]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[103] 
       (.C(user_clk),
        .CE(E),
        .D(D[88]),
        .Q(m_axi_rx_tdata[103]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[104] 
       (.C(user_clk),
        .CE(E),
        .D(D[87]),
        .Q(m_axi_rx_tdata[104]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[105] 
       (.C(user_clk),
        .CE(E),
        .D(D[86]),
        .Q(m_axi_rx_tdata[105]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[106] 
       (.C(user_clk),
        .CE(E),
        .D(D[85]),
        .Q(m_axi_rx_tdata[106]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[107] 
       (.C(user_clk),
        .CE(E),
        .D(D[84]),
        .Q(m_axi_rx_tdata[107]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[108] 
       (.C(user_clk),
        .CE(E),
        .D(D[83]),
        .Q(m_axi_rx_tdata[108]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[109] 
       (.C(user_clk),
        .CE(E),
        .D(D[82]),
        .Q(m_axi_rx_tdata[109]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[10] 
       (.C(user_clk),
        .CE(E),
        .D(D[181]),
        .Q(m_axi_rx_tdata[10]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[110] 
       (.C(user_clk),
        .CE(E),
        .D(D[81]),
        .Q(m_axi_rx_tdata[110]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[111] 
       (.C(user_clk),
        .CE(E),
        .D(D[80]),
        .Q(m_axi_rx_tdata[111]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[112] 
       (.C(user_clk),
        .CE(E),
        .D(D[79]),
        .Q(m_axi_rx_tdata[112]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[113] 
       (.C(user_clk),
        .CE(E),
        .D(D[78]),
        .Q(m_axi_rx_tdata[113]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[114] 
       (.C(user_clk),
        .CE(E),
        .D(D[77]),
        .Q(m_axi_rx_tdata[114]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[115] 
       (.C(user_clk),
        .CE(E),
        .D(D[76]),
        .Q(m_axi_rx_tdata[115]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[116] 
       (.C(user_clk),
        .CE(E),
        .D(D[75]),
        .Q(m_axi_rx_tdata[116]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[117] 
       (.C(user_clk),
        .CE(E),
        .D(D[74]),
        .Q(m_axi_rx_tdata[117]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[118] 
       (.C(user_clk),
        .CE(E),
        .D(D[73]),
        .Q(m_axi_rx_tdata[118]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[119] 
       (.C(user_clk),
        .CE(E),
        .D(D[72]),
        .Q(m_axi_rx_tdata[119]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[11] 
       (.C(user_clk),
        .CE(E),
        .D(D[180]),
        .Q(m_axi_rx_tdata[11]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[120] 
       (.C(user_clk),
        .CE(E),
        .D(D[71]),
        .Q(m_axi_rx_tdata[120]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[121] 
       (.C(user_clk),
        .CE(E),
        .D(D[70]),
        .Q(m_axi_rx_tdata[121]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[122] 
       (.C(user_clk),
        .CE(E),
        .D(D[69]),
        .Q(m_axi_rx_tdata[122]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[123] 
       (.C(user_clk),
        .CE(E),
        .D(D[68]),
        .Q(m_axi_rx_tdata[123]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[124] 
       (.C(user_clk),
        .CE(E),
        .D(D[67]),
        .Q(m_axi_rx_tdata[124]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[125] 
       (.C(user_clk),
        .CE(E),
        .D(D[66]),
        .Q(m_axi_rx_tdata[125]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[126] 
       (.C(user_clk),
        .CE(E),
        .D(D[65]),
        .Q(m_axi_rx_tdata[126]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[127] 
       (.C(user_clk),
        .CE(E),
        .D(D[64]),
        .Q(m_axi_rx_tdata[127]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[128] 
       (.C(user_clk),
        .CE(E),
        .D(D[63]),
        .Q(m_axi_rx_tdata[128]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[129] 
       (.C(user_clk),
        .CE(E),
        .D(D[62]),
        .Q(m_axi_rx_tdata[129]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[12] 
       (.C(user_clk),
        .CE(E),
        .D(D[179]),
        .Q(m_axi_rx_tdata[12]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[130] 
       (.C(user_clk),
        .CE(E),
        .D(D[61]),
        .Q(m_axi_rx_tdata[130]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[131] 
       (.C(user_clk),
        .CE(E),
        .D(D[60]),
        .Q(m_axi_rx_tdata[131]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[132] 
       (.C(user_clk),
        .CE(E),
        .D(D[59]),
        .Q(m_axi_rx_tdata[132]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[133] 
       (.C(user_clk),
        .CE(E),
        .D(D[58]),
        .Q(m_axi_rx_tdata[133]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[134] 
       (.C(user_clk),
        .CE(E),
        .D(D[57]),
        .Q(m_axi_rx_tdata[134]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[135] 
       (.C(user_clk),
        .CE(E),
        .D(D[56]),
        .Q(m_axi_rx_tdata[135]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[136] 
       (.C(user_clk),
        .CE(E),
        .D(D[55]),
        .Q(m_axi_rx_tdata[136]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[137] 
       (.C(user_clk),
        .CE(E),
        .D(D[54]),
        .Q(m_axi_rx_tdata[137]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[138] 
       (.C(user_clk),
        .CE(E),
        .D(D[53]),
        .Q(m_axi_rx_tdata[138]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[139] 
       (.C(user_clk),
        .CE(E),
        .D(D[52]),
        .Q(m_axi_rx_tdata[139]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[13] 
       (.C(user_clk),
        .CE(E),
        .D(D[178]),
        .Q(m_axi_rx_tdata[13]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[140] 
       (.C(user_clk),
        .CE(E),
        .D(D[51]),
        .Q(m_axi_rx_tdata[140]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[141] 
       (.C(user_clk),
        .CE(E),
        .D(D[50]),
        .Q(m_axi_rx_tdata[141]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[142] 
       (.C(user_clk),
        .CE(E),
        .D(D[49]),
        .Q(m_axi_rx_tdata[142]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[143] 
       (.C(user_clk),
        .CE(E),
        .D(D[48]),
        .Q(m_axi_rx_tdata[143]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[144] 
       (.C(user_clk),
        .CE(E),
        .D(D[47]),
        .Q(m_axi_rx_tdata[144]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[145] 
       (.C(user_clk),
        .CE(E),
        .D(D[46]),
        .Q(m_axi_rx_tdata[145]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[146] 
       (.C(user_clk),
        .CE(E),
        .D(D[45]),
        .Q(m_axi_rx_tdata[146]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[147] 
       (.C(user_clk),
        .CE(E),
        .D(D[44]),
        .Q(m_axi_rx_tdata[147]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[148] 
       (.C(user_clk),
        .CE(E),
        .D(D[43]),
        .Q(m_axi_rx_tdata[148]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[149] 
       (.C(user_clk),
        .CE(E),
        .D(D[42]),
        .Q(m_axi_rx_tdata[149]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[14] 
       (.C(user_clk),
        .CE(E),
        .D(D[177]),
        .Q(m_axi_rx_tdata[14]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[150] 
       (.C(user_clk),
        .CE(E),
        .D(D[41]),
        .Q(m_axi_rx_tdata[150]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[151] 
       (.C(user_clk),
        .CE(E),
        .D(D[40]),
        .Q(m_axi_rx_tdata[151]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[152] 
       (.C(user_clk),
        .CE(E),
        .D(D[39]),
        .Q(m_axi_rx_tdata[152]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[153] 
       (.C(user_clk),
        .CE(E),
        .D(D[38]),
        .Q(m_axi_rx_tdata[153]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[154] 
       (.C(user_clk),
        .CE(E),
        .D(D[37]),
        .Q(m_axi_rx_tdata[154]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[155] 
       (.C(user_clk),
        .CE(E),
        .D(D[36]),
        .Q(m_axi_rx_tdata[155]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[156] 
       (.C(user_clk),
        .CE(E),
        .D(D[35]),
        .Q(m_axi_rx_tdata[156]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[157] 
       (.C(user_clk),
        .CE(E),
        .D(D[34]),
        .Q(m_axi_rx_tdata[157]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[158] 
       (.C(user_clk),
        .CE(E),
        .D(D[33]),
        .Q(m_axi_rx_tdata[158]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[159] 
       (.C(user_clk),
        .CE(E),
        .D(D[32]),
        .Q(m_axi_rx_tdata[159]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[15] 
       (.C(user_clk),
        .CE(E),
        .D(D[176]),
        .Q(m_axi_rx_tdata[15]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[160] 
       (.C(user_clk),
        .CE(E),
        .D(D[31]),
        .Q(m_axi_rx_tdata[160]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[161] 
       (.C(user_clk),
        .CE(E),
        .D(D[30]),
        .Q(m_axi_rx_tdata[161]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[162] 
       (.C(user_clk),
        .CE(E),
        .D(D[29]),
        .Q(m_axi_rx_tdata[162]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[163] 
       (.C(user_clk),
        .CE(E),
        .D(D[28]),
        .Q(m_axi_rx_tdata[163]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[164] 
       (.C(user_clk),
        .CE(E),
        .D(D[27]),
        .Q(m_axi_rx_tdata[164]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[165] 
       (.C(user_clk),
        .CE(E),
        .D(D[26]),
        .Q(m_axi_rx_tdata[165]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[166] 
       (.C(user_clk),
        .CE(E),
        .D(D[25]),
        .Q(m_axi_rx_tdata[166]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[167] 
       (.C(user_clk),
        .CE(E),
        .D(D[24]),
        .Q(m_axi_rx_tdata[167]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[168] 
       (.C(user_clk),
        .CE(E),
        .D(D[23]),
        .Q(m_axi_rx_tdata[168]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[169] 
       (.C(user_clk),
        .CE(E),
        .D(D[22]),
        .Q(m_axi_rx_tdata[169]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[16] 
       (.C(user_clk),
        .CE(E),
        .D(D[175]),
        .Q(m_axi_rx_tdata[16]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[170] 
       (.C(user_clk),
        .CE(E),
        .D(D[21]),
        .Q(m_axi_rx_tdata[170]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[171] 
       (.C(user_clk),
        .CE(E),
        .D(D[20]),
        .Q(m_axi_rx_tdata[171]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[172] 
       (.C(user_clk),
        .CE(E),
        .D(D[19]),
        .Q(m_axi_rx_tdata[172]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[173] 
       (.C(user_clk),
        .CE(E),
        .D(D[18]),
        .Q(m_axi_rx_tdata[173]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[174] 
       (.C(user_clk),
        .CE(E),
        .D(D[17]),
        .Q(m_axi_rx_tdata[174]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[175] 
       (.C(user_clk),
        .CE(E),
        .D(D[16]),
        .Q(m_axi_rx_tdata[175]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[176] 
       (.C(user_clk),
        .CE(E),
        .D(D[15]),
        .Q(m_axi_rx_tdata[176]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[177] 
       (.C(user_clk),
        .CE(E),
        .D(D[14]),
        .Q(m_axi_rx_tdata[177]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[178] 
       (.C(user_clk),
        .CE(E),
        .D(D[13]),
        .Q(m_axi_rx_tdata[178]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[179] 
       (.C(user_clk),
        .CE(E),
        .D(D[12]),
        .Q(m_axi_rx_tdata[179]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[17] 
       (.C(user_clk),
        .CE(E),
        .D(D[174]),
        .Q(m_axi_rx_tdata[17]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[180] 
       (.C(user_clk),
        .CE(E),
        .D(D[11]),
        .Q(m_axi_rx_tdata[180]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[181] 
       (.C(user_clk),
        .CE(E),
        .D(D[10]),
        .Q(m_axi_rx_tdata[181]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[182] 
       (.C(user_clk),
        .CE(E),
        .D(D[9]),
        .Q(m_axi_rx_tdata[182]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[183] 
       (.C(user_clk),
        .CE(E),
        .D(D[8]),
        .Q(m_axi_rx_tdata[183]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[184] 
       (.C(user_clk),
        .CE(E),
        .D(D[7]),
        .Q(m_axi_rx_tdata[184]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[185] 
       (.C(user_clk),
        .CE(E),
        .D(D[6]),
        .Q(m_axi_rx_tdata[185]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[186] 
       (.C(user_clk),
        .CE(E),
        .D(D[5]),
        .Q(m_axi_rx_tdata[186]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[187] 
       (.C(user_clk),
        .CE(E),
        .D(D[4]),
        .Q(m_axi_rx_tdata[187]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[188] 
       (.C(user_clk),
        .CE(E),
        .D(D[3]),
        .Q(m_axi_rx_tdata[188]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[189] 
       (.C(user_clk),
        .CE(E),
        .D(D[2]),
        .Q(m_axi_rx_tdata[189]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[18] 
       (.C(user_clk),
        .CE(E),
        .D(D[173]),
        .Q(m_axi_rx_tdata[18]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[190] 
       (.C(user_clk),
        .CE(E),
        .D(D[1]),
        .Q(m_axi_rx_tdata[190]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[191] 
       (.C(user_clk),
        .CE(E),
        .D(D[0]),
        .Q(m_axi_rx_tdata[191]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[19] 
       (.C(user_clk),
        .CE(E),
        .D(D[172]),
        .Q(m_axi_rx_tdata[19]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[1] 
       (.C(user_clk),
        .CE(E),
        .D(D[190]),
        .Q(m_axi_rx_tdata[1]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[20] 
       (.C(user_clk),
        .CE(E),
        .D(D[171]),
        .Q(m_axi_rx_tdata[20]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[21] 
       (.C(user_clk),
        .CE(E),
        .D(D[170]),
        .Q(m_axi_rx_tdata[21]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[22] 
       (.C(user_clk),
        .CE(E),
        .D(D[169]),
        .Q(m_axi_rx_tdata[22]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[23] 
       (.C(user_clk),
        .CE(E),
        .D(D[168]),
        .Q(m_axi_rx_tdata[23]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[24] 
       (.C(user_clk),
        .CE(E),
        .D(D[167]),
        .Q(m_axi_rx_tdata[24]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[25] 
       (.C(user_clk),
        .CE(E),
        .D(D[166]),
        .Q(m_axi_rx_tdata[25]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[26] 
       (.C(user_clk),
        .CE(E),
        .D(D[165]),
        .Q(m_axi_rx_tdata[26]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[27] 
       (.C(user_clk),
        .CE(E),
        .D(D[164]),
        .Q(m_axi_rx_tdata[27]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[28] 
       (.C(user_clk),
        .CE(E),
        .D(D[163]),
        .Q(m_axi_rx_tdata[28]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[29] 
       (.C(user_clk),
        .CE(E),
        .D(D[162]),
        .Q(m_axi_rx_tdata[29]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[2] 
       (.C(user_clk),
        .CE(E),
        .D(D[189]),
        .Q(m_axi_rx_tdata[2]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[30] 
       (.C(user_clk),
        .CE(E),
        .D(D[161]),
        .Q(m_axi_rx_tdata[30]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[31] 
       (.C(user_clk),
        .CE(E),
        .D(D[160]),
        .Q(m_axi_rx_tdata[31]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[32] 
       (.C(user_clk),
        .CE(E),
        .D(D[159]),
        .Q(m_axi_rx_tdata[32]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[33] 
       (.C(user_clk),
        .CE(E),
        .D(D[158]),
        .Q(m_axi_rx_tdata[33]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[34] 
       (.C(user_clk),
        .CE(E),
        .D(D[157]),
        .Q(m_axi_rx_tdata[34]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[35] 
       (.C(user_clk),
        .CE(E),
        .D(D[156]),
        .Q(m_axi_rx_tdata[35]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[36] 
       (.C(user_clk),
        .CE(E),
        .D(D[155]),
        .Q(m_axi_rx_tdata[36]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[37] 
       (.C(user_clk),
        .CE(E),
        .D(D[154]),
        .Q(m_axi_rx_tdata[37]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[38] 
       (.C(user_clk),
        .CE(E),
        .D(D[153]),
        .Q(m_axi_rx_tdata[38]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[39] 
       (.C(user_clk),
        .CE(E),
        .D(D[152]),
        .Q(m_axi_rx_tdata[39]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[3] 
       (.C(user_clk),
        .CE(E),
        .D(D[188]),
        .Q(m_axi_rx_tdata[3]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[40] 
       (.C(user_clk),
        .CE(E),
        .D(D[151]),
        .Q(m_axi_rx_tdata[40]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[41] 
       (.C(user_clk),
        .CE(E),
        .D(D[150]),
        .Q(m_axi_rx_tdata[41]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[42] 
       (.C(user_clk),
        .CE(E),
        .D(D[149]),
        .Q(m_axi_rx_tdata[42]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[43] 
       (.C(user_clk),
        .CE(E),
        .D(D[148]),
        .Q(m_axi_rx_tdata[43]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[44] 
       (.C(user_clk),
        .CE(E),
        .D(D[147]),
        .Q(m_axi_rx_tdata[44]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[45] 
       (.C(user_clk),
        .CE(E),
        .D(D[146]),
        .Q(m_axi_rx_tdata[45]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[46] 
       (.C(user_clk),
        .CE(E),
        .D(D[145]),
        .Q(m_axi_rx_tdata[46]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[47] 
       (.C(user_clk),
        .CE(E),
        .D(D[144]),
        .Q(m_axi_rx_tdata[47]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[48] 
       (.C(user_clk),
        .CE(E),
        .D(D[143]),
        .Q(m_axi_rx_tdata[48]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[49] 
       (.C(user_clk),
        .CE(E),
        .D(D[142]),
        .Q(m_axi_rx_tdata[49]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[4] 
       (.C(user_clk),
        .CE(E),
        .D(D[187]),
        .Q(m_axi_rx_tdata[4]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[50] 
       (.C(user_clk),
        .CE(E),
        .D(D[141]),
        .Q(m_axi_rx_tdata[50]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[51] 
       (.C(user_clk),
        .CE(E),
        .D(D[140]),
        .Q(m_axi_rx_tdata[51]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[52] 
       (.C(user_clk),
        .CE(E),
        .D(D[139]),
        .Q(m_axi_rx_tdata[52]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[53] 
       (.C(user_clk),
        .CE(E),
        .D(D[138]),
        .Q(m_axi_rx_tdata[53]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[54] 
       (.C(user_clk),
        .CE(E),
        .D(D[137]),
        .Q(m_axi_rx_tdata[54]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[55] 
       (.C(user_clk),
        .CE(E),
        .D(D[136]),
        .Q(m_axi_rx_tdata[55]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[56] 
       (.C(user_clk),
        .CE(E),
        .D(D[135]),
        .Q(m_axi_rx_tdata[56]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[57] 
       (.C(user_clk),
        .CE(E),
        .D(D[134]),
        .Q(m_axi_rx_tdata[57]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[58] 
       (.C(user_clk),
        .CE(E),
        .D(D[133]),
        .Q(m_axi_rx_tdata[58]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[59] 
       (.C(user_clk),
        .CE(E),
        .D(D[132]),
        .Q(m_axi_rx_tdata[59]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[5] 
       (.C(user_clk),
        .CE(E),
        .D(D[186]),
        .Q(m_axi_rx_tdata[5]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[60] 
       (.C(user_clk),
        .CE(E),
        .D(D[131]),
        .Q(m_axi_rx_tdata[60]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[61] 
       (.C(user_clk),
        .CE(E),
        .D(D[130]),
        .Q(m_axi_rx_tdata[61]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[62] 
       (.C(user_clk),
        .CE(E),
        .D(D[129]),
        .Q(m_axi_rx_tdata[62]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[63] 
       (.C(user_clk),
        .CE(E),
        .D(D[128]),
        .Q(m_axi_rx_tdata[63]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[64] 
       (.C(user_clk),
        .CE(E),
        .D(D[127]),
        .Q(m_axi_rx_tdata[64]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[65] 
       (.C(user_clk),
        .CE(E),
        .D(D[126]),
        .Q(m_axi_rx_tdata[65]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[66] 
       (.C(user_clk),
        .CE(E),
        .D(D[125]),
        .Q(m_axi_rx_tdata[66]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[67] 
       (.C(user_clk),
        .CE(E),
        .D(D[124]),
        .Q(m_axi_rx_tdata[67]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[68] 
       (.C(user_clk),
        .CE(E),
        .D(D[123]),
        .Q(m_axi_rx_tdata[68]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[69] 
       (.C(user_clk),
        .CE(E),
        .D(D[122]),
        .Q(m_axi_rx_tdata[69]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[6] 
       (.C(user_clk),
        .CE(E),
        .D(D[185]),
        .Q(m_axi_rx_tdata[6]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[70] 
       (.C(user_clk),
        .CE(E),
        .D(D[121]),
        .Q(m_axi_rx_tdata[70]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[71] 
       (.C(user_clk),
        .CE(E),
        .D(D[120]),
        .Q(m_axi_rx_tdata[71]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[72] 
       (.C(user_clk),
        .CE(E),
        .D(D[119]),
        .Q(m_axi_rx_tdata[72]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[73] 
       (.C(user_clk),
        .CE(E),
        .D(D[118]),
        .Q(m_axi_rx_tdata[73]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[74] 
       (.C(user_clk),
        .CE(E),
        .D(D[117]),
        .Q(m_axi_rx_tdata[74]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[75] 
       (.C(user_clk),
        .CE(E),
        .D(D[116]),
        .Q(m_axi_rx_tdata[75]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[76] 
       (.C(user_clk),
        .CE(E),
        .D(D[115]),
        .Q(m_axi_rx_tdata[76]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[77] 
       (.C(user_clk),
        .CE(E),
        .D(D[114]),
        .Q(m_axi_rx_tdata[77]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[78] 
       (.C(user_clk),
        .CE(E),
        .D(D[113]),
        .Q(m_axi_rx_tdata[78]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[79] 
       (.C(user_clk),
        .CE(E),
        .D(D[112]),
        .Q(m_axi_rx_tdata[79]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[7] 
       (.C(user_clk),
        .CE(E),
        .D(D[184]),
        .Q(m_axi_rx_tdata[7]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[80] 
       (.C(user_clk),
        .CE(E),
        .D(D[111]),
        .Q(m_axi_rx_tdata[80]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[81] 
       (.C(user_clk),
        .CE(E),
        .D(D[110]),
        .Q(m_axi_rx_tdata[81]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[82] 
       (.C(user_clk),
        .CE(E),
        .D(D[109]),
        .Q(m_axi_rx_tdata[82]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[83] 
       (.C(user_clk),
        .CE(E),
        .D(D[108]),
        .Q(m_axi_rx_tdata[83]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[84] 
       (.C(user_clk),
        .CE(E),
        .D(D[107]),
        .Q(m_axi_rx_tdata[84]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[85] 
       (.C(user_clk),
        .CE(E),
        .D(D[106]),
        .Q(m_axi_rx_tdata[85]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[86] 
       (.C(user_clk),
        .CE(E),
        .D(D[105]),
        .Q(m_axi_rx_tdata[86]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[87] 
       (.C(user_clk),
        .CE(E),
        .D(D[104]),
        .Q(m_axi_rx_tdata[87]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[88] 
       (.C(user_clk),
        .CE(E),
        .D(D[103]),
        .Q(m_axi_rx_tdata[88]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[89] 
       (.C(user_clk),
        .CE(E),
        .D(D[102]),
        .Q(m_axi_rx_tdata[89]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[8] 
       (.C(user_clk),
        .CE(E),
        .D(D[183]),
        .Q(m_axi_rx_tdata[8]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[90] 
       (.C(user_clk),
        .CE(E),
        .D(D[101]),
        .Q(m_axi_rx_tdata[90]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[91] 
       (.C(user_clk),
        .CE(E),
        .D(D[100]),
        .Q(m_axi_rx_tdata[91]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[92] 
       (.C(user_clk),
        .CE(E),
        .D(D[99]),
        .Q(m_axi_rx_tdata[92]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[93] 
       (.C(user_clk),
        .CE(E),
        .D(D[98]),
        .Q(m_axi_rx_tdata[93]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[94] 
       (.C(user_clk),
        .CE(E),
        .D(D[97]),
        .Q(m_axi_rx_tdata[94]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[95] 
       (.C(user_clk),
        .CE(E),
        .D(D[96]),
        .Q(m_axi_rx_tdata[95]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[96] 
       (.C(user_clk),
        .CE(E),
        .D(D[95]),
        .Q(m_axi_rx_tdata[96]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[97] 
       (.C(user_clk),
        .CE(E),
        .D(D[94]),
        .Q(m_axi_rx_tdata[97]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[98] 
       (.C(user_clk),
        .CE(E),
        .D(D[93]),
        .Q(m_axi_rx_tdata[98]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[99] 
       (.C(user_clk),
        .CE(E),
        .D(D[92]),
        .Q(m_axi_rx_tdata[99]),
        .R(RESET_LANES));
  FDRE \RX_D_reg[9] 
       (.C(user_clk),
        .CE(E),
        .D(D[182]),
        .Q(m_axi_rx_tdata[9]),
        .R(RESET_LANES));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    RX_SRC_RDY_N_reg_inv
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SRC_RDY_N_reg_inv_0),
        .Q(m_axi_rx_tvalid),
        .R(1'b0));
endmodule

module aurora_64b66b_0_SCRAMBLER_64B66B
   (scrambler,
    Q,
    tx_data_i_128,
    E,
    user_clk,
    tempData);
  output [11:0]scrambler;
  output [63:0]Q;
  input [57:0]tx_data_i_128;
  input [0:0]E;
  input user_clk;
  input [5:0]tempData;

  wire [0:0]E;
  wire [63:0]Q;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire [11:0]scrambler;
  wire \scrambler_reg_n_0_[39] ;
  wire \scrambler_reg_n_0_[40] ;
  wire \scrambler_reg_n_0_[41] ;
  wire \scrambler_reg_n_0_[42] ;
  wire \scrambler_reg_n_0_[43] ;
  wire \scrambler_reg_n_0_[44] ;
  wire \scrambler_reg_n_0_[45] ;
  wire \scrambler_reg_n_0_[46] ;
  wire \scrambler_reg_n_0_[47] ;
  wire \scrambler_reg_n_0_[48] ;
  wire \scrambler_reg_n_0_[49] ;
  wire \scrambler_reg_n_0_[50] ;
  wire \scrambler_reg_n_0_[51] ;
  wire [5:0]tempData;
  wire tempData0100_out;
  wire tempData0104_out;
  wire tempData0108_out;
  wire tempData0112_out;
  wire tempData0116_out;
  wire tempData0120_out;
  wire tempData0124_out;
  wire tempData0128_out;
  wire tempData0132_out;
  wire tempData0136_out;
  wire tempData0140_out;
  wire tempData0144_out;
  wire tempData0148_out;
  wire tempData0152_out;
  wire tempData0156_out;
  wire tempData0160_out;
  wire tempData0164_out;
  wire tempData0168_out;
  wire tempData0172_out;
  wire tempData0176_out;
  wire tempData0180_out;
  wire tempData0184_out;
  wire tempData0188_out;
  wire tempData0192_out;
  wire tempData0196_out;
  wire tempData0200_out;
  wire tempData0204_out;
  wire tempData0208_out;
  wire tempData0212_out;
  wire tempData0216_out;
  wire tempData0220_out;
  wire tempData0224_out;
  wire tempData0228_out;
  wire tempData0232_out;
  wire tempData0236_out;
  wire tempData0240_out;
  wire tempData0244_out;
  wire tempData0248_out;
  wire tempData024_out;
  wire tempData0252_out;
  wire tempData028_out;
  wire tempData032_out;
  wire tempData036_out;
  wire tempData040_out;
  wire tempData044_out;
  wire tempData048_out;
  wire tempData052_out;
  wire tempData056_out;
  wire tempData060_out;
  wire tempData064_out;
  wire tempData068_out;
  wire tempData072_out;
  wire tempData076_out;
  wire tempData080_out;
  wire tempData084_out;
  wire tempData088_out;
  wire tempData092_out;
  wire tempData096_out;
  wire [57:0]tx_data_i_128;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[58]_i_1 
       (.I0(p_229_in),
        .I1(tx_data_i_128[52]),
        .I2(scrambler[6]),
        .O(tempData0232_out));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[59]_i_1 
       (.I0(p_233_in),
        .I1(tx_data_i_128[53]),
        .I2(scrambler[7]),
        .O(tempData0236_out));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[60]_i_1 
       (.I0(p_237_in),
        .I1(tx_data_i_128[54]),
        .I2(scrambler[8]),
        .O(tempData0240_out));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[61]_i_1 
       (.I0(p_241_in),
        .I1(tx_data_i_128[55]),
        .I2(scrambler[9]),
        .O(tempData0244_out));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[62]_i_1 
       (.I0(p_245_in),
        .I1(tx_data_i_128[56]),
        .I2(scrambler[10]),
        .O(tempData0248_out));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[63]_i_1 
       (.I0(p_249_in),
        .I1(tx_data_i_128[57]),
        .I2(scrambler[11]),
        .O(tempData0252_out));
  FDRE \SCRAMBLED_DATA_OUT_reg[0] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[10] 
       (.C(user_clk),
        .CE(E),
        .D(tempData040_out),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[11] 
       (.C(user_clk),
        .CE(E),
        .D(tempData044_out),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[12] 
       (.C(user_clk),
        .CE(E),
        .D(tempData048_out),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[13] 
       (.C(user_clk),
        .CE(E),
        .D(tempData052_out),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[14] 
       (.C(user_clk),
        .CE(E),
        .D(tempData056_out),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[15] 
       (.C(user_clk),
        .CE(E),
        .D(tempData060_out),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[16] 
       (.C(user_clk),
        .CE(E),
        .D(tempData064_out),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[17] 
       (.C(user_clk),
        .CE(E),
        .D(tempData068_out),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[18] 
       (.C(user_clk),
        .CE(E),
        .D(tempData072_out),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[19] 
       (.C(user_clk),
        .CE(E),
        .D(tempData076_out),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[1] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[20] 
       (.C(user_clk),
        .CE(E),
        .D(tempData080_out),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[21] 
       (.C(user_clk),
        .CE(E),
        .D(tempData084_out),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[22] 
       (.C(user_clk),
        .CE(E),
        .D(tempData088_out),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[23] 
       (.C(user_clk),
        .CE(E),
        .D(tempData092_out),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[24] 
       (.C(user_clk),
        .CE(E),
        .D(tempData096_out),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[25] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0100_out),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[26] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0104_out),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[27] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0108_out),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[28] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0112_out),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[29] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0116_out),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[2] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[30] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0120_out),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[31] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0124_out),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[32] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0128_out),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[33] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0132_out),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[34] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0136_out),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[35] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0140_out),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[36] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0144_out),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[37] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0148_out),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[38] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0152_out),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[39] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0156_out),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[3] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[40] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0160_out),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[41] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0164_out),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[42] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0168_out),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[43] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0172_out),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[44] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0176_out),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[45] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0180_out),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[46] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0184_out),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[47] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0188_out),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[48] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0192_out),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[49] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0196_out),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[4] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[50] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0200_out),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[51] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0204_out),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[52] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0208_out),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[53] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0212_out),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[54] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0216_out),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[55] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0220_out),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[56] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0224_out),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[57] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0228_out),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[58] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0232_out),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[59] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0236_out),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[5] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[60] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0240_out),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[61] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0244_out),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[62] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0248_out),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[63] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0252_out),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[6] 
       (.C(user_clk),
        .CE(E),
        .D(tempData024_out),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[7] 
       (.C(user_clk),
        .CE(E),
        .D(tempData028_out),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[8] 
       (.C(user_clk),
        .CE(E),
        .D(tempData032_out),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[9] 
       (.C(user_clk),
        .CE(E),
        .D(tempData036_out),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[10]_i_1 
       (.I0(\scrambler_reg_n_0_[43] ),
        .I1(tx_data_i_128[43]),
        .I2(p_193_in),
        .I3(tx_data_i_128[4]),
        .I4(p_113_in),
        .O(tempData040_out));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[11]_i_1 
       (.I0(\scrambler_reg_n_0_[44] ),
        .I1(tx_data_i_128[44]),
        .I2(p_197_in),
        .I3(tx_data_i_128[5]),
        .I4(p_117_in),
        .O(tempData044_out));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[12]_i_1 
       (.I0(\scrambler_reg_n_0_[45] ),
        .I1(tx_data_i_128[45]),
        .I2(p_201_in),
        .I3(tx_data_i_128[6]),
        .I4(p_121_in),
        .O(tempData048_out));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[13]_i_1 
       (.I0(\scrambler_reg_n_0_[46] ),
        .I1(tx_data_i_128[46]),
        .I2(p_205_in),
        .I3(tx_data_i_128[7]),
        .I4(p_125_in),
        .O(tempData052_out));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[14]_i_1 
       (.I0(\scrambler_reg_n_0_[47] ),
        .I1(tx_data_i_128[47]),
        .I2(p_209_in),
        .I3(tx_data_i_128[8]),
        .I4(p_129_in),
        .O(tempData056_out));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[15]_i_1 
       (.I0(\scrambler_reg_n_0_[48] ),
        .I1(tx_data_i_128[48]),
        .I2(p_213_in),
        .I3(tx_data_i_128[9]),
        .I4(p_133_in),
        .O(tempData060_out));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[16]_i_1 
       (.I0(\scrambler_reg_n_0_[49] ),
        .I1(tx_data_i_128[49]),
        .I2(p_217_in),
        .I3(tx_data_i_128[10]),
        .I4(p_137_in),
        .O(tempData064_out));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[17]_i_1 
       (.I0(\scrambler_reg_n_0_[50] ),
        .I1(tx_data_i_128[50]),
        .I2(p_221_in),
        .I3(tx_data_i_128[11]),
        .I4(p_141_in),
        .O(tempData068_out));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[18]_i_1 
       (.I0(\scrambler_reg_n_0_[51] ),
        .I1(tx_data_i_128[51]),
        .I2(p_225_in),
        .I3(tx_data_i_128[12]),
        .I4(p_145_in),
        .O(tempData072_out));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[19]_i_1 
       (.I0(scrambler[6]),
        .I1(tx_data_i_128[52]),
        .I2(p_229_in),
        .I3(tx_data_i_128[13]),
        .I4(p_149_in),
        .O(tempData076_out));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[20]_i_1 
       (.I0(scrambler[7]),
        .I1(tx_data_i_128[53]),
        .I2(p_233_in),
        .I3(tx_data_i_128[14]),
        .I4(scrambler[0]),
        .O(tempData080_out));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[21]_i_1 
       (.I0(scrambler[8]),
        .I1(tx_data_i_128[54]),
        .I2(p_237_in),
        .I3(tx_data_i_128[15]),
        .I4(scrambler[1]),
        .O(tempData084_out));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[22]_i_1 
       (.I0(scrambler[9]),
        .I1(tx_data_i_128[55]),
        .I2(p_241_in),
        .I3(tx_data_i_128[16]),
        .I4(scrambler[2]),
        .O(tempData088_out));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[23]_i_1 
       (.I0(scrambler[10]),
        .I1(tx_data_i_128[56]),
        .I2(p_245_in),
        .I3(tx_data_i_128[17]),
        .I4(scrambler[3]),
        .O(tempData092_out));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[24]_i_1 
       (.I0(scrambler[11]),
        .I1(tx_data_i_128[57]),
        .I2(p_249_in),
        .I3(tx_data_i_128[18]),
        .I4(scrambler[4]),
        .O(tempData096_out));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[25]_i_1 
       (.I0(p_97_in),
        .I1(tx_data_i_128[19]),
        .I2(scrambler[5]),
        .O(tempData0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[26]_i_1 
       (.I0(p_101_in),
        .I1(tx_data_i_128[20]),
        .I2(p_177_in),
        .O(tempData0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[27]_i_1 
       (.I0(p_105_in),
        .I1(tx_data_i_128[21]),
        .I2(p_181_in),
        .O(tempData0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[28]_i_1 
       (.I0(p_109_in),
        .I1(tx_data_i_128[22]),
        .I2(p_185_in),
        .O(tempData0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[29]_i_1 
       (.I0(p_113_in),
        .I1(tx_data_i_128[23]),
        .I2(p_189_in),
        .O(tempData0116_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[30]_i_1 
       (.I0(p_117_in),
        .I1(tx_data_i_128[24]),
        .I2(p_193_in),
        .O(tempData0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[31]_i_1 
       (.I0(p_121_in),
        .I1(tx_data_i_128[25]),
        .I2(p_197_in),
        .O(tempData0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[32]_i_1 
       (.I0(p_125_in),
        .I1(tx_data_i_128[26]),
        .I2(p_201_in),
        .O(tempData0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[33]_i_1 
       (.I0(p_129_in),
        .I1(tx_data_i_128[27]),
        .I2(p_205_in),
        .O(tempData0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[34]_i_1 
       (.I0(p_133_in),
        .I1(tx_data_i_128[28]),
        .I2(p_209_in),
        .O(tempData0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[35]_i_1 
       (.I0(p_137_in),
        .I1(tx_data_i_128[29]),
        .I2(p_213_in),
        .O(tempData0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[36]_i_1 
       (.I0(p_141_in),
        .I1(tx_data_i_128[30]),
        .I2(p_217_in),
        .O(tempData0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[37]_i_1 
       (.I0(p_145_in),
        .I1(tx_data_i_128[31]),
        .I2(p_221_in),
        .O(tempData0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[38]_i_1 
       (.I0(p_149_in),
        .I1(tx_data_i_128[32]),
        .I2(p_225_in),
        .O(tempData0152_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[39]_i_1 
       (.I0(scrambler[0]),
        .I1(tx_data_i_128[33]),
        .I2(p_229_in),
        .O(tempData0156_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[40]_i_1 
       (.I0(scrambler[1]),
        .I1(tx_data_i_128[34]),
        .I2(p_233_in),
        .O(tempData0160_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[41]_i_1 
       (.I0(scrambler[2]),
        .I1(tx_data_i_128[35]),
        .I2(p_237_in),
        .O(tempData0164_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[42]_i_1 
       (.I0(scrambler[3]),
        .I1(tx_data_i_128[36]),
        .I2(p_241_in),
        .O(tempData0168_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[43]_i_1 
       (.I0(scrambler[4]),
        .I1(tx_data_i_128[37]),
        .I2(p_245_in),
        .O(tempData0172_out));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[44]_i_1 
       (.I0(scrambler[5]),
        .I1(tx_data_i_128[38]),
        .I2(p_249_in),
        .O(tempData0176_out));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[45]_i_1 
       (.I0(p_177_in),
        .I1(tx_data_i_128[39]),
        .I2(\scrambler_reg_n_0_[39] ),
        .O(tempData0180_out));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[46]_i_1 
       (.I0(p_181_in),
        .I1(tx_data_i_128[40]),
        .I2(\scrambler_reg_n_0_[40] ),
        .O(tempData0184_out));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[47]_i_1 
       (.I0(p_185_in),
        .I1(tx_data_i_128[41]),
        .I2(\scrambler_reg_n_0_[41] ),
        .O(tempData0188_out));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[48]_i_1 
       (.I0(p_189_in),
        .I1(tx_data_i_128[42]),
        .I2(\scrambler_reg_n_0_[42] ),
        .O(tempData0192_out));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[49]_i_1 
       (.I0(p_193_in),
        .I1(tx_data_i_128[43]),
        .I2(\scrambler_reg_n_0_[43] ),
        .O(tempData0196_out));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[50]_i_1 
       (.I0(p_197_in),
        .I1(tx_data_i_128[44]),
        .I2(\scrambler_reg_n_0_[44] ),
        .O(tempData0200_out));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[51]_i_1 
       (.I0(p_201_in),
        .I1(tx_data_i_128[45]),
        .I2(\scrambler_reg_n_0_[45] ),
        .O(tempData0204_out));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[52]_i_1 
       (.I0(p_205_in),
        .I1(tx_data_i_128[46]),
        .I2(\scrambler_reg_n_0_[46] ),
        .O(tempData0208_out));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[53]_i_1 
       (.I0(p_209_in),
        .I1(tx_data_i_128[47]),
        .I2(\scrambler_reg_n_0_[47] ),
        .O(tempData0212_out));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[54]_i_1 
       (.I0(p_213_in),
        .I1(tx_data_i_128[48]),
        .I2(\scrambler_reg_n_0_[48] ),
        .O(tempData0216_out));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[55]_i_1 
       (.I0(p_217_in),
        .I1(tx_data_i_128[49]),
        .I2(\scrambler_reg_n_0_[49] ),
        .O(tempData0220_out));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[56]_i_1 
       (.I0(p_221_in),
        .I1(tx_data_i_128[50]),
        .I2(\scrambler_reg_n_0_[50] ),
        .O(tempData0224_out));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[57]_i_2 
       (.I0(p_225_in),
        .I1(tx_data_i_128[51]),
        .I2(\scrambler_reg_n_0_[51] ),
        .O(tempData0228_out));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[6]_i_1 
       (.I0(\scrambler_reg_n_0_[39] ),
        .I1(tx_data_i_128[39]),
        .I2(p_177_in),
        .I3(tx_data_i_128[0]),
        .I4(p_97_in),
        .O(tempData024_out));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[7]_i_1 
       (.I0(\scrambler_reg_n_0_[40] ),
        .I1(tx_data_i_128[40]),
        .I2(p_181_in),
        .I3(tx_data_i_128[1]),
        .I4(p_101_in),
        .O(tempData028_out));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[8]_i_1 
       (.I0(\scrambler_reg_n_0_[41] ),
        .I1(tx_data_i_128[41]),
        .I2(p_185_in),
        .I3(tx_data_i_128[2]),
        .I4(p_105_in),
        .O(tempData032_out));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[9]_i_1 
       (.I0(\scrambler_reg_n_0_[42] ),
        .I1(tx_data_i_128[42]),
        .I2(p_189_in),
        .I3(tx_data_i_128[3]),
        .I4(p_109_in),
        .O(tempData036_out));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[0] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[0]),
        .Q(p_97_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[10] 
       (.C(user_clk),
        .CE(E),
        .D(tempData040_out),
        .Q(p_137_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[11] 
       (.C(user_clk),
        .CE(E),
        .D(tempData044_out),
        .Q(p_141_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[12] 
       (.C(user_clk),
        .CE(E),
        .D(tempData048_out),
        .Q(p_145_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[13] 
       (.C(user_clk),
        .CE(E),
        .D(tempData052_out),
        .Q(p_149_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[14] 
       (.C(user_clk),
        .CE(E),
        .D(tempData056_out),
        .Q(scrambler[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[15] 
       (.C(user_clk),
        .CE(E),
        .D(tempData060_out),
        .Q(scrambler[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[16] 
       (.C(user_clk),
        .CE(E),
        .D(tempData064_out),
        .Q(scrambler[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[17] 
       (.C(user_clk),
        .CE(E),
        .D(tempData068_out),
        .Q(scrambler[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[18] 
       (.C(user_clk),
        .CE(E),
        .D(tempData072_out),
        .Q(scrambler[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[19] 
       (.C(user_clk),
        .CE(E),
        .D(tempData076_out),
        .Q(scrambler[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[1] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[1]),
        .Q(p_101_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[20] 
       (.C(user_clk),
        .CE(E),
        .D(tempData080_out),
        .Q(p_177_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[21] 
       (.C(user_clk),
        .CE(E),
        .D(tempData084_out),
        .Q(p_181_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[22] 
       (.C(user_clk),
        .CE(E),
        .D(tempData088_out),
        .Q(p_185_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[23] 
       (.C(user_clk),
        .CE(E),
        .D(tempData092_out),
        .Q(p_189_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[24] 
       (.C(user_clk),
        .CE(E),
        .D(tempData096_out),
        .Q(p_193_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[25] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0100_out),
        .Q(p_197_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[26] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0104_out),
        .Q(p_201_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[27] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0108_out),
        .Q(p_205_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[28] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0112_out),
        .Q(p_209_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[29] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0116_out),
        .Q(p_213_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[2] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[2]),
        .Q(p_105_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[30] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0120_out),
        .Q(p_217_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[31] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0124_out),
        .Q(p_221_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[32] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0128_out),
        .Q(p_225_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[33] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0132_out),
        .Q(p_229_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[34] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0136_out),
        .Q(p_233_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[35] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0140_out),
        .Q(p_237_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[36] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0144_out),
        .Q(p_241_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[37] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0148_out),
        .Q(p_245_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[38] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0152_out),
        .Q(p_249_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[39] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0156_out),
        .Q(\scrambler_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[3] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[3]),
        .Q(p_109_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[40] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0160_out),
        .Q(\scrambler_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[41] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0164_out),
        .Q(\scrambler_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[42] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0168_out),
        .Q(\scrambler_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[43] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0172_out),
        .Q(\scrambler_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[44] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0176_out),
        .Q(\scrambler_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[45] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0180_out),
        .Q(\scrambler_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[46] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0184_out),
        .Q(\scrambler_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[47] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0188_out),
        .Q(\scrambler_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[48] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0192_out),
        .Q(\scrambler_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[49] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0196_out),
        .Q(\scrambler_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[4] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[4]),
        .Q(p_113_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[50] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0200_out),
        .Q(\scrambler_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[51] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0204_out),
        .Q(\scrambler_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[52] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0208_out),
        .Q(scrambler[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[53] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0212_out),
        .Q(scrambler[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[54] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0216_out),
        .Q(scrambler[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[55] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0220_out),
        .Q(scrambler[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[56] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0224_out),
        .Q(scrambler[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[57] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0228_out),
        .Q(scrambler[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[5] 
       (.C(user_clk),
        .CE(E),
        .D(tempData[5]),
        .Q(p_117_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[6] 
       (.C(user_clk),
        .CE(E),
        .D(tempData024_out),
        .Q(p_121_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[7] 
       (.C(user_clk),
        .CE(E),
        .D(tempData028_out),
        .Q(p_125_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[8] 
       (.C(user_clk),
        .CE(E),
        .D(tempData032_out),
        .Q(p_129_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[9] 
       (.C(user_clk),
        .CE(E),
        .D(tempData036_out),
        .Q(p_133_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_SCRAMBLER_64B66B" *) 
module aurora_64b66b_0_SCRAMBLER_64B66B_25
   (\scrambler_reg[57]_0 ,
    Q,
    tx_data_i_64,
    E,
    user_clk,
    \SCRAMBLED_DATA_OUT_reg[5]_0 );
  output [11:0]\scrambler_reg[57]_0 ;
  output [63:0]Q;
  input [57:0]tx_data_i_64;
  input [0:0]E;
  input user_clk;
  input [5:0]\SCRAMBLED_DATA_OUT_reg[5]_0 ;

  wire [0:0]E;
  wire [63:0]Q;
  wire [5:0]\SCRAMBLED_DATA_OUT_reg[5]_0 ;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire [11:0]\scrambler_reg[57]_0 ;
  wire \scrambler_reg_n_0_[39] ;
  wire \scrambler_reg_n_0_[40] ;
  wire \scrambler_reg_n_0_[41] ;
  wire \scrambler_reg_n_0_[42] ;
  wire \scrambler_reg_n_0_[43] ;
  wire \scrambler_reg_n_0_[44] ;
  wire \scrambler_reg_n_0_[45] ;
  wire \scrambler_reg_n_0_[46] ;
  wire \scrambler_reg_n_0_[47] ;
  wire \scrambler_reg_n_0_[48] ;
  wire \scrambler_reg_n_0_[49] ;
  wire \scrambler_reg_n_0_[50] ;
  wire \scrambler_reg_n_0_[51] ;
  wire tempData0100_out;
  wire tempData0104_out;
  wire tempData0108_out;
  wire tempData0112_out;
  wire tempData0116_out;
  wire tempData0120_out;
  wire tempData0124_out;
  wire tempData0128_out;
  wire tempData0132_out;
  wire tempData0136_out;
  wire tempData0140_out;
  wire tempData0144_out;
  wire tempData0148_out;
  wire tempData0152_out;
  wire tempData0156_out;
  wire tempData0160_out;
  wire tempData0164_out;
  wire tempData0168_out;
  wire tempData0172_out;
  wire tempData0176_out;
  wire tempData0180_out;
  wire tempData0184_out;
  wire tempData0188_out;
  wire tempData0192_out;
  wire tempData0196_out;
  wire tempData0200_out;
  wire tempData0204_out;
  wire tempData0208_out;
  wire tempData0212_out;
  wire tempData0216_out;
  wire tempData0220_out;
  wire tempData0224_out;
  wire tempData0228_out;
  wire tempData0232_out;
  wire tempData0236_out;
  wire tempData0240_out;
  wire tempData0244_out;
  wire tempData0248_out;
  wire tempData024_out;
  wire tempData0252_out;
  wire tempData028_out;
  wire tempData032_out;
  wire tempData036_out;
  wire tempData040_out;
  wire tempData044_out;
  wire tempData048_out;
  wire tempData052_out;
  wire tempData056_out;
  wire tempData060_out;
  wire tempData064_out;
  wire tempData068_out;
  wire tempData072_out;
  wire tempData076_out;
  wire tempData080_out;
  wire tempData084_out;
  wire tempData088_out;
  wire tempData092_out;
  wire tempData096_out;
  wire [57:0]tx_data_i_64;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[58]_i_1__0 
       (.I0(p_229_in),
        .I1(tx_data_i_64[52]),
        .I2(\scrambler_reg[57]_0 [6]),
        .O(tempData0232_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[59]_i_1__0 
       (.I0(p_233_in),
        .I1(tx_data_i_64[53]),
        .I2(\scrambler_reg[57]_0 [7]),
        .O(tempData0236_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[60]_i_1__0 
       (.I0(p_237_in),
        .I1(tx_data_i_64[54]),
        .I2(\scrambler_reg[57]_0 [8]),
        .O(tempData0240_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[61]_i_1__0 
       (.I0(p_241_in),
        .I1(tx_data_i_64[55]),
        .I2(\scrambler_reg[57]_0 [9]),
        .O(tempData0244_out));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[62]_i_1__0 
       (.I0(p_245_in),
        .I1(tx_data_i_64[56]),
        .I2(\scrambler_reg[57]_0 [10]),
        .O(tempData0248_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[63]_i_1__0 
       (.I0(p_249_in),
        .I1(tx_data_i_64[57]),
        .I2(\scrambler_reg[57]_0 [11]),
        .O(tempData0252_out));
  FDRE \SCRAMBLED_DATA_OUT_reg[0] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[10] 
       (.C(user_clk),
        .CE(E),
        .D(tempData040_out),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[11] 
       (.C(user_clk),
        .CE(E),
        .D(tempData044_out),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[12] 
       (.C(user_clk),
        .CE(E),
        .D(tempData048_out),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[13] 
       (.C(user_clk),
        .CE(E),
        .D(tempData052_out),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[14] 
       (.C(user_clk),
        .CE(E),
        .D(tempData056_out),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[15] 
       (.C(user_clk),
        .CE(E),
        .D(tempData060_out),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[16] 
       (.C(user_clk),
        .CE(E),
        .D(tempData064_out),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[17] 
       (.C(user_clk),
        .CE(E),
        .D(tempData068_out),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[18] 
       (.C(user_clk),
        .CE(E),
        .D(tempData072_out),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[19] 
       (.C(user_clk),
        .CE(E),
        .D(tempData076_out),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[1] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[20] 
       (.C(user_clk),
        .CE(E),
        .D(tempData080_out),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[21] 
       (.C(user_clk),
        .CE(E),
        .D(tempData084_out),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[22] 
       (.C(user_clk),
        .CE(E),
        .D(tempData088_out),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[23] 
       (.C(user_clk),
        .CE(E),
        .D(tempData092_out),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[24] 
       (.C(user_clk),
        .CE(E),
        .D(tempData096_out),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[25] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0100_out),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[26] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0104_out),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[27] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0108_out),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[28] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0112_out),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[29] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0116_out),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[2] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[30] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0120_out),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[31] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0124_out),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[32] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0128_out),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[33] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0132_out),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[34] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0136_out),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[35] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0140_out),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[36] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0144_out),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[37] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0148_out),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[38] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0152_out),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[39] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0156_out),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[3] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[40] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0160_out),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[41] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0164_out),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[42] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0168_out),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[43] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0172_out),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[44] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0176_out),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[45] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0180_out),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[46] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0184_out),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[47] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0188_out),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[48] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0192_out),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[49] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0196_out),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[4] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[50] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0200_out),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[51] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0204_out),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[52] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0208_out),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[53] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0212_out),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[54] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0216_out),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[55] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0220_out),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[56] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0224_out),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[57] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0228_out),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[58] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0232_out),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[59] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0236_out),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[5] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[60] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0240_out),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[61] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0244_out),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[62] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0248_out),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[63] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0252_out),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[6] 
       (.C(user_clk),
        .CE(E),
        .D(tempData024_out),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[7] 
       (.C(user_clk),
        .CE(E),
        .D(tempData028_out),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[8] 
       (.C(user_clk),
        .CE(E),
        .D(tempData032_out),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[9] 
       (.C(user_clk),
        .CE(E),
        .D(tempData036_out),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[10]_i_1__0 
       (.I0(\scrambler_reg_n_0_[43] ),
        .I1(tx_data_i_64[43]),
        .I2(p_193_in),
        .I3(tx_data_i_64[4]),
        .I4(p_113_in),
        .O(tempData040_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[11]_i_1__0 
       (.I0(\scrambler_reg_n_0_[44] ),
        .I1(tx_data_i_64[44]),
        .I2(p_197_in),
        .I3(tx_data_i_64[5]),
        .I4(p_117_in),
        .O(tempData044_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[12]_i_1__0 
       (.I0(\scrambler_reg_n_0_[45] ),
        .I1(tx_data_i_64[45]),
        .I2(p_201_in),
        .I3(tx_data_i_64[6]),
        .I4(p_121_in),
        .O(tempData048_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[13]_i_1__0 
       (.I0(\scrambler_reg_n_0_[46] ),
        .I1(tx_data_i_64[46]),
        .I2(p_205_in),
        .I3(tx_data_i_64[7]),
        .I4(p_125_in),
        .O(tempData052_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[14]_i_1__0 
       (.I0(\scrambler_reg_n_0_[47] ),
        .I1(tx_data_i_64[47]),
        .I2(p_209_in),
        .I3(tx_data_i_64[8]),
        .I4(p_129_in),
        .O(tempData056_out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[15]_i_1__0 
       (.I0(\scrambler_reg_n_0_[48] ),
        .I1(tx_data_i_64[48]),
        .I2(p_213_in),
        .I3(tx_data_i_64[9]),
        .I4(p_133_in),
        .O(tempData060_out));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[16]_i_1__0 
       (.I0(\scrambler_reg_n_0_[49] ),
        .I1(tx_data_i_64[49]),
        .I2(p_217_in),
        .I3(tx_data_i_64[10]),
        .I4(p_137_in),
        .O(tempData064_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[17]_i_1__0 
       (.I0(\scrambler_reg_n_0_[50] ),
        .I1(tx_data_i_64[50]),
        .I2(p_221_in),
        .I3(tx_data_i_64[11]),
        .I4(p_141_in),
        .O(tempData068_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[18]_i_1__0 
       (.I0(\scrambler_reg_n_0_[51] ),
        .I1(tx_data_i_64[51]),
        .I2(p_225_in),
        .I3(tx_data_i_64[12]),
        .I4(p_145_in),
        .O(tempData072_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[19]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [6]),
        .I1(tx_data_i_64[52]),
        .I2(p_229_in),
        .I3(tx_data_i_64[13]),
        .I4(p_149_in),
        .O(tempData076_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[20]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [7]),
        .I1(tx_data_i_64[53]),
        .I2(p_233_in),
        .I3(tx_data_i_64[14]),
        .I4(\scrambler_reg[57]_0 [0]),
        .O(tempData080_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[21]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [8]),
        .I1(tx_data_i_64[54]),
        .I2(p_237_in),
        .I3(tx_data_i_64[15]),
        .I4(\scrambler_reg[57]_0 [1]),
        .O(tempData084_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[22]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [9]),
        .I1(tx_data_i_64[55]),
        .I2(p_241_in),
        .I3(tx_data_i_64[16]),
        .I4(\scrambler_reg[57]_0 [2]),
        .O(tempData088_out));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[23]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [10]),
        .I1(tx_data_i_64[56]),
        .I2(p_245_in),
        .I3(tx_data_i_64[17]),
        .I4(\scrambler_reg[57]_0 [3]),
        .O(tempData092_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[24]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [11]),
        .I1(tx_data_i_64[57]),
        .I2(p_249_in),
        .I3(tx_data_i_64[18]),
        .I4(\scrambler_reg[57]_0 [4]),
        .O(tempData096_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[25]_i_1__0 
       (.I0(p_97_in),
        .I1(tx_data_i_64[19]),
        .I2(\scrambler_reg[57]_0 [5]),
        .O(tempData0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[26]_i_1__0 
       (.I0(p_101_in),
        .I1(tx_data_i_64[20]),
        .I2(p_177_in),
        .O(tempData0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[27]_i_1__0 
       (.I0(p_105_in),
        .I1(tx_data_i_64[21]),
        .I2(p_181_in),
        .O(tempData0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[28]_i_1__0 
       (.I0(p_109_in),
        .I1(tx_data_i_64[22]),
        .I2(p_185_in),
        .O(tempData0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[29]_i_1__0 
       (.I0(p_113_in),
        .I1(tx_data_i_64[23]),
        .I2(p_189_in),
        .O(tempData0116_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[30]_i_1__0 
       (.I0(p_117_in),
        .I1(tx_data_i_64[24]),
        .I2(p_193_in),
        .O(tempData0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[31]_i_1__0 
       (.I0(p_121_in),
        .I1(tx_data_i_64[25]),
        .I2(p_197_in),
        .O(tempData0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[32]_i_1__0 
       (.I0(p_125_in),
        .I1(tx_data_i_64[26]),
        .I2(p_201_in),
        .O(tempData0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[33]_i_1__0 
       (.I0(p_129_in),
        .I1(tx_data_i_64[27]),
        .I2(p_205_in),
        .O(tempData0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[34]_i_1__0 
       (.I0(p_133_in),
        .I1(tx_data_i_64[28]),
        .I2(p_209_in),
        .O(tempData0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[35]_i_1__0 
       (.I0(p_137_in),
        .I1(tx_data_i_64[29]),
        .I2(p_213_in),
        .O(tempData0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[36]_i_1__0 
       (.I0(p_141_in),
        .I1(tx_data_i_64[30]),
        .I2(p_217_in),
        .O(tempData0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[37]_i_1__0 
       (.I0(p_145_in),
        .I1(tx_data_i_64[31]),
        .I2(p_221_in),
        .O(tempData0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[38]_i_1__0 
       (.I0(p_149_in),
        .I1(tx_data_i_64[32]),
        .I2(p_225_in),
        .O(tempData0152_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[39]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [0]),
        .I1(tx_data_i_64[33]),
        .I2(p_229_in),
        .O(tempData0156_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[40]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [1]),
        .I1(tx_data_i_64[34]),
        .I2(p_233_in),
        .O(tempData0160_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[41]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [2]),
        .I1(tx_data_i_64[35]),
        .I2(p_237_in),
        .O(tempData0164_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[42]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [3]),
        .I1(tx_data_i_64[36]),
        .I2(p_241_in),
        .O(tempData0168_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[43]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [4]),
        .I1(tx_data_i_64[37]),
        .I2(p_245_in),
        .O(tempData0172_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[44]_i_1__0 
       (.I0(\scrambler_reg[57]_0 [5]),
        .I1(tx_data_i_64[38]),
        .I2(p_249_in),
        .O(tempData0176_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[45]_i_1__0 
       (.I0(p_177_in),
        .I1(tx_data_i_64[39]),
        .I2(\scrambler_reg_n_0_[39] ),
        .O(tempData0180_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[46]_i_1__0 
       (.I0(p_181_in),
        .I1(tx_data_i_64[40]),
        .I2(\scrambler_reg_n_0_[40] ),
        .O(tempData0184_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[47]_i_1__0 
       (.I0(p_185_in),
        .I1(tx_data_i_64[41]),
        .I2(\scrambler_reg_n_0_[41] ),
        .O(tempData0188_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[48]_i_1__0 
       (.I0(p_189_in),
        .I1(tx_data_i_64[42]),
        .I2(\scrambler_reg_n_0_[42] ),
        .O(tempData0192_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[49]_i_1__0 
       (.I0(p_193_in),
        .I1(tx_data_i_64[43]),
        .I2(\scrambler_reg_n_0_[43] ),
        .O(tempData0196_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[50]_i_1__0 
       (.I0(p_197_in),
        .I1(tx_data_i_64[44]),
        .I2(\scrambler_reg_n_0_[44] ),
        .O(tempData0200_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[51]_i_1__0 
       (.I0(p_201_in),
        .I1(tx_data_i_64[45]),
        .I2(\scrambler_reg_n_0_[45] ),
        .O(tempData0204_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[52]_i_1__0 
       (.I0(p_205_in),
        .I1(tx_data_i_64[46]),
        .I2(\scrambler_reg_n_0_[46] ),
        .O(tempData0208_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[53]_i_1__0 
       (.I0(p_209_in),
        .I1(tx_data_i_64[47]),
        .I2(\scrambler_reg_n_0_[47] ),
        .O(tempData0212_out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[54]_i_1__0 
       (.I0(p_213_in),
        .I1(tx_data_i_64[48]),
        .I2(\scrambler_reg_n_0_[48] ),
        .O(tempData0216_out));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[55]_i_1__0 
       (.I0(p_217_in),
        .I1(tx_data_i_64[49]),
        .I2(\scrambler_reg_n_0_[49] ),
        .O(tempData0220_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[56]_i_1__0 
       (.I0(p_221_in),
        .I1(tx_data_i_64[50]),
        .I2(\scrambler_reg_n_0_[50] ),
        .O(tempData0224_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[57]_i_1 
       (.I0(p_225_in),
        .I1(tx_data_i_64[51]),
        .I2(\scrambler_reg_n_0_[51] ),
        .O(tempData0228_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[6]_i_1__0 
       (.I0(\scrambler_reg_n_0_[39] ),
        .I1(tx_data_i_64[39]),
        .I2(p_177_in),
        .I3(tx_data_i_64[0]),
        .I4(p_97_in),
        .O(tempData024_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[7]_i_1__0 
       (.I0(\scrambler_reg_n_0_[40] ),
        .I1(tx_data_i_64[40]),
        .I2(p_181_in),
        .I3(tx_data_i_64[1]),
        .I4(p_101_in),
        .O(tempData028_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[8]_i_1__0 
       (.I0(\scrambler_reg_n_0_[41] ),
        .I1(tx_data_i_64[41]),
        .I2(p_185_in),
        .I3(tx_data_i_64[2]),
        .I4(p_105_in),
        .O(tempData032_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[9]_i_1__0 
       (.I0(\scrambler_reg_n_0_[42] ),
        .I1(tx_data_i_64[42]),
        .I2(p_189_in),
        .I3(tx_data_i_64[3]),
        .I4(p_109_in),
        .O(tempData036_out));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[0] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [0]),
        .Q(p_97_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[10] 
       (.C(user_clk),
        .CE(E),
        .D(tempData040_out),
        .Q(p_137_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[11] 
       (.C(user_clk),
        .CE(E),
        .D(tempData044_out),
        .Q(p_141_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[12] 
       (.C(user_clk),
        .CE(E),
        .D(tempData048_out),
        .Q(p_145_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[13] 
       (.C(user_clk),
        .CE(E),
        .D(tempData052_out),
        .Q(p_149_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[14] 
       (.C(user_clk),
        .CE(E),
        .D(tempData056_out),
        .Q(\scrambler_reg[57]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[15] 
       (.C(user_clk),
        .CE(E),
        .D(tempData060_out),
        .Q(\scrambler_reg[57]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[16] 
       (.C(user_clk),
        .CE(E),
        .D(tempData064_out),
        .Q(\scrambler_reg[57]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[17] 
       (.C(user_clk),
        .CE(E),
        .D(tempData068_out),
        .Q(\scrambler_reg[57]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[18] 
       (.C(user_clk),
        .CE(E),
        .D(tempData072_out),
        .Q(\scrambler_reg[57]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[19] 
       (.C(user_clk),
        .CE(E),
        .D(tempData076_out),
        .Q(\scrambler_reg[57]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[1] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [1]),
        .Q(p_101_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[20] 
       (.C(user_clk),
        .CE(E),
        .D(tempData080_out),
        .Q(p_177_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[21] 
       (.C(user_clk),
        .CE(E),
        .D(tempData084_out),
        .Q(p_181_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[22] 
       (.C(user_clk),
        .CE(E),
        .D(tempData088_out),
        .Q(p_185_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[23] 
       (.C(user_clk),
        .CE(E),
        .D(tempData092_out),
        .Q(p_189_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[24] 
       (.C(user_clk),
        .CE(E),
        .D(tempData096_out),
        .Q(p_193_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[25] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0100_out),
        .Q(p_197_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[26] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0104_out),
        .Q(p_201_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[27] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0108_out),
        .Q(p_205_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[28] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0112_out),
        .Q(p_209_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[29] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0116_out),
        .Q(p_213_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[2] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [2]),
        .Q(p_105_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[30] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0120_out),
        .Q(p_217_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[31] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0124_out),
        .Q(p_221_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[32] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0128_out),
        .Q(p_225_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[33] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0132_out),
        .Q(p_229_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[34] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0136_out),
        .Q(p_233_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[35] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0140_out),
        .Q(p_237_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[36] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0144_out),
        .Q(p_241_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[37] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0148_out),
        .Q(p_245_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[38] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0152_out),
        .Q(p_249_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[39] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0156_out),
        .Q(\scrambler_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[3] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [3]),
        .Q(p_109_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[40] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0160_out),
        .Q(\scrambler_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[41] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0164_out),
        .Q(\scrambler_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[42] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0168_out),
        .Q(\scrambler_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[43] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0172_out),
        .Q(\scrambler_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[44] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0176_out),
        .Q(\scrambler_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[45] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0180_out),
        .Q(\scrambler_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[46] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0184_out),
        .Q(\scrambler_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[47] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0188_out),
        .Q(\scrambler_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[48] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0192_out),
        .Q(\scrambler_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[49] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0196_out),
        .Q(\scrambler_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[4] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [4]),
        .Q(p_113_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[50] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0200_out),
        .Q(\scrambler_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[51] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0204_out),
        .Q(\scrambler_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[52] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0208_out),
        .Q(\scrambler_reg[57]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[53] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0212_out),
        .Q(\scrambler_reg[57]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[54] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0216_out),
        .Q(\scrambler_reg[57]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[55] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0220_out),
        .Q(\scrambler_reg[57]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[56] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0224_out),
        .Q(\scrambler_reg[57]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[57] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0228_out),
        .Q(\scrambler_reg[57]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[5] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [5]),
        .Q(p_117_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[6] 
       (.C(user_clk),
        .CE(E),
        .D(tempData024_out),
        .Q(p_121_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[7] 
       (.C(user_clk),
        .CE(E),
        .D(tempData028_out),
        .Q(p_125_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[8] 
       (.C(user_clk),
        .CE(E),
        .D(tempData032_out),
        .Q(p_129_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[9] 
       (.C(user_clk),
        .CE(E),
        .D(tempData036_out),
        .Q(p_133_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_SCRAMBLER_64B66B" *) 
module aurora_64b66b_0_SCRAMBLER_64B66B_26
   (Q,
    \txseq_counter_i_reg[3] ,
    E,
    SCRAMBLED_DATA_OUT,
    tx_data_i_0,
    \scrambler_reg[0]_0 ,
    user_clk,
    \SCRAMBLED_DATA_OUT_reg[5]_0 );
  output [11:0]Q;
  output \txseq_counter_i_reg[3] ;
  output [0:0]E;
  output [63:0]SCRAMBLED_DATA_OUT;
  input [57:0]tx_data_i_0;
  input [6:0]\scrambler_reg[0]_0 ;
  input user_clk;
  input [5:0]\SCRAMBLED_DATA_OUT_reg[5]_0 ;

  wire [0:0]E;
  wire [11:0]Q;
  wire [63:0]SCRAMBLED_DATA_OUT;
  wire [5:0]\SCRAMBLED_DATA_OUT_reg[5]_0 ;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire [6:0]\scrambler_reg[0]_0 ;
  wire \scrambler_reg_n_0_[39] ;
  wire \scrambler_reg_n_0_[40] ;
  wire \scrambler_reg_n_0_[41] ;
  wire \scrambler_reg_n_0_[42] ;
  wire \scrambler_reg_n_0_[43] ;
  wire \scrambler_reg_n_0_[44] ;
  wire \scrambler_reg_n_0_[45] ;
  wire \scrambler_reg_n_0_[46] ;
  wire \scrambler_reg_n_0_[47] ;
  wire \scrambler_reg_n_0_[48] ;
  wire \scrambler_reg_n_0_[49] ;
  wire \scrambler_reg_n_0_[50] ;
  wire \scrambler_reg_n_0_[51] ;
  wire tempData0100_out;
  wire tempData0104_out;
  wire tempData0108_out;
  wire tempData0112_out;
  wire tempData0116_out;
  wire tempData0120_out;
  wire tempData0124_out;
  wire tempData0128_out;
  wire tempData0132_out;
  wire tempData0136_out;
  wire tempData0140_out;
  wire tempData0144_out;
  wire tempData0148_out;
  wire tempData0152_out;
  wire tempData0156_out;
  wire tempData0160_out;
  wire tempData0164_out;
  wire tempData0168_out;
  wire tempData0172_out;
  wire tempData0176_out;
  wire tempData0180_out;
  wire tempData0184_out;
  wire tempData0188_out;
  wire tempData0192_out;
  wire tempData0196_out;
  wire tempData0200_out;
  wire tempData0204_out;
  wire tempData0208_out;
  wire tempData0212_out;
  wire tempData0216_out;
  wire tempData0220_out;
  wire tempData0224_out;
  wire tempData0228_out;
  wire tempData0232_out;
  wire tempData0236_out;
  wire tempData0240_out;
  wire tempData0244_out;
  wire tempData0248_out;
  wire tempData024_out;
  wire tempData0252_out;
  wire tempData028_out;
  wire tempData032_out;
  wire tempData036_out;
  wire tempData040_out;
  wire tempData044_out;
  wire tempData048_out;
  wire tempData052_out;
  wire tempData056_out;
  wire tempData060_out;
  wire tempData064_out;
  wire tempData068_out;
  wire tempData072_out;
  wire tempData076_out;
  wire tempData080_out;
  wire tempData084_out;
  wire tempData088_out;
  wire tempData092_out;
  wire tempData096_out;
  wire [57:0]tx_data_i_0;
  wire \txseq_counter_i_reg[3] ;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[58]_i_1__1 
       (.I0(p_229_in),
        .I1(tx_data_i_0[52]),
        .I2(Q[6]),
        .O(tempData0232_out));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[59]_i_1__1 
       (.I0(p_233_in),
        .I1(tx_data_i_0[53]),
        .I2(Q[7]),
        .O(tempData0236_out));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[60]_i_1__1 
       (.I0(p_237_in),
        .I1(tx_data_i_0[54]),
        .I2(Q[8]),
        .O(tempData0240_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[61]_i_1__1 
       (.I0(p_241_in),
        .I1(tx_data_i_0[55]),
        .I2(Q[9]),
        .O(tempData0244_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[62]_i_1__1 
       (.I0(p_245_in),
        .I1(tx_data_i_0[56]),
        .I2(Q[10]),
        .O(tempData0248_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[63]_i_1__1 
       (.I0(p_249_in),
        .I1(tx_data_i_0[57]),
        .I2(Q[11]),
        .O(tempData0252_out));
  FDRE \SCRAMBLED_DATA_OUT_reg[0] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [0]),
        .Q(SCRAMBLED_DATA_OUT[0]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[10] 
       (.C(user_clk),
        .CE(E),
        .D(tempData040_out),
        .Q(SCRAMBLED_DATA_OUT[10]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[11] 
       (.C(user_clk),
        .CE(E),
        .D(tempData044_out),
        .Q(SCRAMBLED_DATA_OUT[11]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[12] 
       (.C(user_clk),
        .CE(E),
        .D(tempData048_out),
        .Q(SCRAMBLED_DATA_OUT[12]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[13] 
       (.C(user_clk),
        .CE(E),
        .D(tempData052_out),
        .Q(SCRAMBLED_DATA_OUT[13]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[14] 
       (.C(user_clk),
        .CE(E),
        .D(tempData056_out),
        .Q(SCRAMBLED_DATA_OUT[14]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[15] 
       (.C(user_clk),
        .CE(E),
        .D(tempData060_out),
        .Q(SCRAMBLED_DATA_OUT[15]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[16] 
       (.C(user_clk),
        .CE(E),
        .D(tempData064_out),
        .Q(SCRAMBLED_DATA_OUT[16]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[17] 
       (.C(user_clk),
        .CE(E),
        .D(tempData068_out),
        .Q(SCRAMBLED_DATA_OUT[17]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[18] 
       (.C(user_clk),
        .CE(E),
        .D(tempData072_out),
        .Q(SCRAMBLED_DATA_OUT[18]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[19] 
       (.C(user_clk),
        .CE(E),
        .D(tempData076_out),
        .Q(SCRAMBLED_DATA_OUT[19]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[1] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [1]),
        .Q(SCRAMBLED_DATA_OUT[1]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[20] 
       (.C(user_clk),
        .CE(E),
        .D(tempData080_out),
        .Q(SCRAMBLED_DATA_OUT[20]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[21] 
       (.C(user_clk),
        .CE(E),
        .D(tempData084_out),
        .Q(SCRAMBLED_DATA_OUT[21]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[22] 
       (.C(user_clk),
        .CE(E),
        .D(tempData088_out),
        .Q(SCRAMBLED_DATA_OUT[22]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[23] 
       (.C(user_clk),
        .CE(E),
        .D(tempData092_out),
        .Q(SCRAMBLED_DATA_OUT[23]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[24] 
       (.C(user_clk),
        .CE(E),
        .D(tempData096_out),
        .Q(SCRAMBLED_DATA_OUT[24]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[25] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0100_out),
        .Q(SCRAMBLED_DATA_OUT[25]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[26] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0104_out),
        .Q(SCRAMBLED_DATA_OUT[26]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[27] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0108_out),
        .Q(SCRAMBLED_DATA_OUT[27]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[28] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0112_out),
        .Q(SCRAMBLED_DATA_OUT[28]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[29] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0116_out),
        .Q(SCRAMBLED_DATA_OUT[29]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[2] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [2]),
        .Q(SCRAMBLED_DATA_OUT[2]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[30] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0120_out),
        .Q(SCRAMBLED_DATA_OUT[30]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[31] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0124_out),
        .Q(SCRAMBLED_DATA_OUT[31]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[32] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0128_out),
        .Q(SCRAMBLED_DATA_OUT[32]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[33] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0132_out),
        .Q(SCRAMBLED_DATA_OUT[33]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[34] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0136_out),
        .Q(SCRAMBLED_DATA_OUT[34]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[35] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0140_out),
        .Q(SCRAMBLED_DATA_OUT[35]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[36] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0144_out),
        .Q(SCRAMBLED_DATA_OUT[36]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[37] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0148_out),
        .Q(SCRAMBLED_DATA_OUT[37]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[38] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0152_out),
        .Q(SCRAMBLED_DATA_OUT[38]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[39] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0156_out),
        .Q(SCRAMBLED_DATA_OUT[39]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[3] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [3]),
        .Q(SCRAMBLED_DATA_OUT[3]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[40] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0160_out),
        .Q(SCRAMBLED_DATA_OUT[40]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[41] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0164_out),
        .Q(SCRAMBLED_DATA_OUT[41]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[42] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0168_out),
        .Q(SCRAMBLED_DATA_OUT[42]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[43] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0172_out),
        .Q(SCRAMBLED_DATA_OUT[43]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[44] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0176_out),
        .Q(SCRAMBLED_DATA_OUT[44]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[45] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0180_out),
        .Q(SCRAMBLED_DATA_OUT[45]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[46] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0184_out),
        .Q(SCRAMBLED_DATA_OUT[46]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[47] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0188_out),
        .Q(SCRAMBLED_DATA_OUT[47]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[48] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0192_out),
        .Q(SCRAMBLED_DATA_OUT[48]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[49] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0196_out),
        .Q(SCRAMBLED_DATA_OUT[49]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[4] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [4]),
        .Q(SCRAMBLED_DATA_OUT[4]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[50] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0200_out),
        .Q(SCRAMBLED_DATA_OUT[50]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[51] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0204_out),
        .Q(SCRAMBLED_DATA_OUT[51]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[52] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0208_out),
        .Q(SCRAMBLED_DATA_OUT[52]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[53] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0212_out),
        .Q(SCRAMBLED_DATA_OUT[53]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[54] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0216_out),
        .Q(SCRAMBLED_DATA_OUT[54]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[55] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0220_out),
        .Q(SCRAMBLED_DATA_OUT[55]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[56] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0224_out),
        .Q(SCRAMBLED_DATA_OUT[56]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[57] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0228_out),
        .Q(SCRAMBLED_DATA_OUT[57]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[58] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0232_out),
        .Q(SCRAMBLED_DATA_OUT[58]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[59] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0236_out),
        .Q(SCRAMBLED_DATA_OUT[59]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[5] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [5]),
        .Q(SCRAMBLED_DATA_OUT[5]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[60] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0240_out),
        .Q(SCRAMBLED_DATA_OUT[60]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[61] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0244_out),
        .Q(SCRAMBLED_DATA_OUT[61]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[62] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0248_out),
        .Q(SCRAMBLED_DATA_OUT[62]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[63] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0252_out),
        .Q(SCRAMBLED_DATA_OUT[63]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[6] 
       (.C(user_clk),
        .CE(E),
        .D(tempData024_out),
        .Q(SCRAMBLED_DATA_OUT[6]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[7] 
       (.C(user_clk),
        .CE(E),
        .D(tempData028_out),
        .Q(SCRAMBLED_DATA_OUT[7]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[8] 
       (.C(user_clk),
        .CE(E),
        .D(tempData032_out),
        .Q(SCRAMBLED_DATA_OUT[8]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[9] 
       (.C(user_clk),
        .CE(E),
        .D(tempData036_out),
        .Q(SCRAMBLED_DATA_OUT[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[10]_i_1__1 
       (.I0(\scrambler_reg_n_0_[43] ),
        .I1(tx_data_i_0[43]),
        .I2(p_193_in),
        .I3(tx_data_i_0[4]),
        .I4(p_113_in),
        .O(tempData040_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[11]_i_1__1 
       (.I0(\scrambler_reg_n_0_[44] ),
        .I1(tx_data_i_0[44]),
        .I2(p_197_in),
        .I3(tx_data_i_0[5]),
        .I4(p_117_in),
        .O(tempData044_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[12]_i_1__1 
       (.I0(\scrambler_reg_n_0_[45] ),
        .I1(tx_data_i_0[45]),
        .I2(p_201_in),
        .I3(tx_data_i_0[6]),
        .I4(p_121_in),
        .O(tempData048_out));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[13]_i_1__1 
       (.I0(\scrambler_reg_n_0_[46] ),
        .I1(tx_data_i_0[46]),
        .I2(p_205_in),
        .I3(tx_data_i_0[7]),
        .I4(p_125_in),
        .O(tempData052_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[14]_i_1__1 
       (.I0(\scrambler_reg_n_0_[47] ),
        .I1(tx_data_i_0[47]),
        .I2(p_209_in),
        .I3(tx_data_i_0[8]),
        .I4(p_129_in),
        .O(tempData056_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[15]_i_1__1 
       (.I0(\scrambler_reg_n_0_[48] ),
        .I1(tx_data_i_0[48]),
        .I2(p_213_in),
        .I3(tx_data_i_0[9]),
        .I4(p_133_in),
        .O(tempData060_out));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[16]_i_1__1 
       (.I0(\scrambler_reg_n_0_[49] ),
        .I1(tx_data_i_0[49]),
        .I2(p_217_in),
        .I3(tx_data_i_0[10]),
        .I4(p_137_in),
        .O(tempData064_out));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[17]_i_1__1 
       (.I0(\scrambler_reg_n_0_[50] ),
        .I1(tx_data_i_0[50]),
        .I2(p_221_in),
        .I3(tx_data_i_0[11]),
        .I4(p_141_in),
        .O(tempData068_out));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[18]_i_1__1 
       (.I0(\scrambler_reg_n_0_[51] ),
        .I1(tx_data_i_0[51]),
        .I2(p_225_in),
        .I3(tx_data_i_0[12]),
        .I4(p_145_in),
        .O(tempData072_out));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[19]_i_1__1 
       (.I0(Q[6]),
        .I1(tx_data_i_0[52]),
        .I2(p_229_in),
        .I3(tx_data_i_0[13]),
        .I4(p_149_in),
        .O(tempData076_out));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[20]_i_1__1 
       (.I0(Q[7]),
        .I1(tx_data_i_0[53]),
        .I2(p_233_in),
        .I3(tx_data_i_0[14]),
        .I4(Q[0]),
        .O(tempData080_out));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[21]_i_1__1 
       (.I0(Q[8]),
        .I1(tx_data_i_0[54]),
        .I2(p_237_in),
        .I3(tx_data_i_0[15]),
        .I4(Q[1]),
        .O(tempData084_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[22]_i_1__1 
       (.I0(Q[9]),
        .I1(tx_data_i_0[55]),
        .I2(p_241_in),
        .I3(tx_data_i_0[16]),
        .I4(Q[2]),
        .O(tempData088_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[23]_i_1__1 
       (.I0(Q[10]),
        .I1(tx_data_i_0[56]),
        .I2(p_245_in),
        .I3(tx_data_i_0[17]),
        .I4(Q[3]),
        .O(tempData092_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[24]_i_1__1 
       (.I0(Q[11]),
        .I1(tx_data_i_0[57]),
        .I2(p_249_in),
        .I3(tx_data_i_0[18]),
        .I4(Q[4]),
        .O(tempData096_out));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[25]_i_1__1 
       (.I0(p_97_in),
        .I1(tx_data_i_0[19]),
        .I2(Q[5]),
        .O(tempData0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[26]_i_1__1 
       (.I0(p_101_in),
        .I1(tx_data_i_0[20]),
        .I2(p_177_in),
        .O(tempData0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[27]_i_1__1 
       (.I0(p_105_in),
        .I1(tx_data_i_0[21]),
        .I2(p_181_in),
        .O(tempData0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[28]_i_1__1 
       (.I0(p_109_in),
        .I1(tx_data_i_0[22]),
        .I2(p_185_in),
        .O(tempData0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[29]_i_1__1 
       (.I0(p_113_in),
        .I1(tx_data_i_0[23]),
        .I2(p_189_in),
        .O(tempData0116_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[30]_i_1__1 
       (.I0(p_117_in),
        .I1(tx_data_i_0[24]),
        .I2(p_193_in),
        .O(tempData0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[31]_i_1__1 
       (.I0(p_121_in),
        .I1(tx_data_i_0[25]),
        .I2(p_197_in),
        .O(tempData0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[32]_i_1__1 
       (.I0(p_125_in),
        .I1(tx_data_i_0[26]),
        .I2(p_201_in),
        .O(tempData0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[33]_i_1__1 
       (.I0(p_129_in),
        .I1(tx_data_i_0[27]),
        .I2(p_205_in),
        .O(tempData0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[34]_i_1__1 
       (.I0(p_133_in),
        .I1(tx_data_i_0[28]),
        .I2(p_209_in),
        .O(tempData0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[35]_i_1__1 
       (.I0(p_137_in),
        .I1(tx_data_i_0[29]),
        .I2(p_213_in),
        .O(tempData0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[36]_i_1__1 
       (.I0(p_141_in),
        .I1(tx_data_i_0[30]),
        .I2(p_217_in),
        .O(tempData0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[37]_i_1__1 
       (.I0(p_145_in),
        .I1(tx_data_i_0[31]),
        .I2(p_221_in),
        .O(tempData0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[38]_i_1__1 
       (.I0(p_149_in),
        .I1(tx_data_i_0[32]),
        .I2(p_225_in),
        .O(tempData0152_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[39]_i_1__1 
       (.I0(Q[0]),
        .I1(tx_data_i_0[33]),
        .I2(p_229_in),
        .O(tempData0156_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[40]_i_1__1 
       (.I0(Q[1]),
        .I1(tx_data_i_0[34]),
        .I2(p_233_in),
        .O(tempData0160_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[41]_i_1__1 
       (.I0(Q[2]),
        .I1(tx_data_i_0[35]),
        .I2(p_237_in),
        .O(tempData0164_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[42]_i_1__1 
       (.I0(Q[3]),
        .I1(tx_data_i_0[36]),
        .I2(p_241_in),
        .O(tempData0168_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[43]_i_1__1 
       (.I0(Q[4]),
        .I1(tx_data_i_0[37]),
        .I2(p_245_in),
        .O(tempData0172_out));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[44]_i_1__1 
       (.I0(Q[5]),
        .I1(tx_data_i_0[38]),
        .I2(p_249_in),
        .O(tempData0176_out));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[45]_i_1__1 
       (.I0(p_177_in),
        .I1(tx_data_i_0[39]),
        .I2(\scrambler_reg_n_0_[39] ),
        .O(tempData0180_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[46]_i_1__1 
       (.I0(p_181_in),
        .I1(tx_data_i_0[40]),
        .I2(\scrambler_reg_n_0_[40] ),
        .O(tempData0184_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[47]_i_1__1 
       (.I0(p_185_in),
        .I1(tx_data_i_0[41]),
        .I2(\scrambler_reg_n_0_[41] ),
        .O(tempData0188_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[48]_i_1__1 
       (.I0(p_189_in),
        .I1(tx_data_i_0[42]),
        .I2(\scrambler_reg_n_0_[42] ),
        .O(tempData0192_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[49]_i_1__1 
       (.I0(p_193_in),
        .I1(tx_data_i_0[43]),
        .I2(\scrambler_reg_n_0_[43] ),
        .O(tempData0196_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[50]_i_1__1 
       (.I0(p_197_in),
        .I1(tx_data_i_0[44]),
        .I2(\scrambler_reg_n_0_[44] ),
        .O(tempData0200_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[51]_i_1__1 
       (.I0(p_201_in),
        .I1(tx_data_i_0[45]),
        .I2(\scrambler_reg_n_0_[45] ),
        .O(tempData0204_out));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[52]_i_1__1 
       (.I0(p_205_in),
        .I1(tx_data_i_0[46]),
        .I2(\scrambler_reg_n_0_[46] ),
        .O(tempData0208_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[53]_i_1__1 
       (.I0(p_209_in),
        .I1(tx_data_i_0[47]),
        .I2(\scrambler_reg_n_0_[47] ),
        .O(tempData0212_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[54]_i_1__1 
       (.I0(p_213_in),
        .I1(tx_data_i_0[48]),
        .I2(\scrambler_reg_n_0_[48] ),
        .O(tempData0216_out));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[55]_i_1__1 
       (.I0(p_217_in),
        .I1(tx_data_i_0[49]),
        .I2(\scrambler_reg_n_0_[49] ),
        .O(tempData0220_out));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[56]_i_1__1 
       (.I0(p_221_in),
        .I1(tx_data_i_0[50]),
        .I2(\scrambler_reg_n_0_[50] ),
        .O(tempData0224_out));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[57]_i_1__0 
       (.I0(p_225_in),
        .I1(tx_data_i_0[51]),
        .I2(\scrambler_reg_n_0_[51] ),
        .O(tempData0228_out));
  LUT3 #(
    .INIT(8'hFE)) 
    \scrambler[57]_i_1__1 
       (.I0(\txseq_counter_i_reg[3] ),
        .I1(\scrambler_reg[0]_0 [6]),
        .I2(\scrambler_reg[0]_0 [5]),
        .O(E));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \scrambler[57]_i_3 
       (.I0(\scrambler_reg[0]_0 [3]),
        .I1(\scrambler_reg[0]_0 [2]),
        .I2(\scrambler_reg[0]_0 [0]),
        .I3(\scrambler_reg[0]_0 [1]),
        .I4(\scrambler_reg[0]_0 [4]),
        .O(\txseq_counter_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[6]_i_1__1 
       (.I0(\scrambler_reg_n_0_[39] ),
        .I1(tx_data_i_0[39]),
        .I2(p_177_in),
        .I3(tx_data_i_0[0]),
        .I4(p_97_in),
        .O(tempData024_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[7]_i_1__1 
       (.I0(\scrambler_reg_n_0_[40] ),
        .I1(tx_data_i_0[40]),
        .I2(p_181_in),
        .I3(tx_data_i_0[1]),
        .I4(p_101_in),
        .O(tempData028_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[8]_i_1__1 
       (.I0(\scrambler_reg_n_0_[41] ),
        .I1(tx_data_i_0[41]),
        .I2(p_185_in),
        .I3(tx_data_i_0[2]),
        .I4(p_105_in),
        .O(tempData032_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[9]_i_1__1 
       (.I0(\scrambler_reg_n_0_[42] ),
        .I1(tx_data_i_0[42]),
        .I2(p_189_in),
        .I3(tx_data_i_0[3]),
        .I4(p_109_in),
        .O(tempData036_out));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[0] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [0]),
        .Q(p_97_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[10] 
       (.C(user_clk),
        .CE(E),
        .D(tempData040_out),
        .Q(p_137_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[11] 
       (.C(user_clk),
        .CE(E),
        .D(tempData044_out),
        .Q(p_141_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[12] 
       (.C(user_clk),
        .CE(E),
        .D(tempData048_out),
        .Q(p_145_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[13] 
       (.C(user_clk),
        .CE(E),
        .D(tempData052_out),
        .Q(p_149_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[14] 
       (.C(user_clk),
        .CE(E),
        .D(tempData056_out),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[15] 
       (.C(user_clk),
        .CE(E),
        .D(tempData060_out),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[16] 
       (.C(user_clk),
        .CE(E),
        .D(tempData064_out),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[17] 
       (.C(user_clk),
        .CE(E),
        .D(tempData068_out),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[18] 
       (.C(user_clk),
        .CE(E),
        .D(tempData072_out),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[19] 
       (.C(user_clk),
        .CE(E),
        .D(tempData076_out),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[1] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [1]),
        .Q(p_101_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[20] 
       (.C(user_clk),
        .CE(E),
        .D(tempData080_out),
        .Q(p_177_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[21] 
       (.C(user_clk),
        .CE(E),
        .D(tempData084_out),
        .Q(p_181_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[22] 
       (.C(user_clk),
        .CE(E),
        .D(tempData088_out),
        .Q(p_185_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[23] 
       (.C(user_clk),
        .CE(E),
        .D(tempData092_out),
        .Q(p_189_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[24] 
       (.C(user_clk),
        .CE(E),
        .D(tempData096_out),
        .Q(p_193_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[25] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0100_out),
        .Q(p_197_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[26] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0104_out),
        .Q(p_201_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[27] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0108_out),
        .Q(p_205_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[28] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0112_out),
        .Q(p_209_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[29] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0116_out),
        .Q(p_213_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[2] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [2]),
        .Q(p_105_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[30] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0120_out),
        .Q(p_217_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[31] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0124_out),
        .Q(p_221_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[32] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0128_out),
        .Q(p_225_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[33] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0132_out),
        .Q(p_229_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[34] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0136_out),
        .Q(p_233_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[35] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0140_out),
        .Q(p_237_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[36] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0144_out),
        .Q(p_241_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[37] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0148_out),
        .Q(p_245_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[38] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0152_out),
        .Q(p_249_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[39] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0156_out),
        .Q(\scrambler_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[3] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [3]),
        .Q(p_109_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[40] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0160_out),
        .Q(\scrambler_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[41] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0164_out),
        .Q(\scrambler_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[42] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0168_out),
        .Q(\scrambler_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[43] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0172_out),
        .Q(\scrambler_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[44] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0176_out),
        .Q(\scrambler_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[45] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0180_out),
        .Q(\scrambler_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[46] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0184_out),
        .Q(\scrambler_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[47] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0188_out),
        .Q(\scrambler_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[48] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0192_out),
        .Q(\scrambler_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[49] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0196_out),
        .Q(\scrambler_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[4] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [4]),
        .Q(p_113_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[50] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0200_out),
        .Q(\scrambler_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[51] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0204_out),
        .Q(\scrambler_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[52] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0208_out),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[53] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0212_out),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[54] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0216_out),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[55] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0220_out),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[56] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0224_out),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[57] 
       (.C(user_clk),
        .CE(E),
        .D(tempData0228_out),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[5] 
       (.C(user_clk),
        .CE(E),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [5]),
        .Q(p_117_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[6] 
       (.C(user_clk),
        .CE(E),
        .D(tempData024_out),
        .Q(p_121_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[7] 
       (.C(user_clk),
        .CE(E),
        .D(tempData028_out),
        .Q(p_125_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[8] 
       (.C(user_clk),
        .CE(E),
        .D(tempData032_out),
        .Q(p_129_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[9] 
       (.C(user_clk),
        .CE(E),
        .D(tempData036_out),
        .Q(p_133_in),
        .R(1'b0));
endmodule

module aurora_64b66b_0_STANDARD_CC_MODULE
   (do_cc_r_reg0,
    Q,
    SR,
    user_clk,
    CHANNEL_UP_RX_IF,
    extend_cc_r);
  output do_cc_r_reg0;
  output Q;
  input SR;
  input user_clk;
  input CHANNEL_UP_RX_IF;
  input extend_cc_r;

  wire CHANNEL_UP_RX_IF;
  wire DO_CC_i_1_n_0;
  wire Q;
  wire SR;
  wire \cc_count_r_reg_n_0_[5] ;
  wire count_13d_flop_r;
  wire count_13d_flop_r_i_1_n_0;
  wire count_13d_flop_r_i_2_n_0;
  wire count_13d_flop_r_i_3_n_0;
  wire \count_13d_srl_r_reg_n_0_[0] ;
  wire \count_13d_srl_r_reg_n_0_[10] ;
  wire \count_13d_srl_r_reg_n_0_[11] ;
  wire \count_13d_srl_r_reg_n_0_[1] ;
  wire \count_13d_srl_r_reg_n_0_[2] ;
  wire \count_13d_srl_r_reg_n_0_[3] ;
  wire \count_13d_srl_r_reg_n_0_[4] ;
  wire \count_13d_srl_r_reg_n_0_[5] ;
  wire \count_13d_srl_r_reg_n_0_[6] ;
  wire \count_13d_srl_r_reg_n_0_[7] ;
  wire \count_13d_srl_r_reg_n_0_[8] ;
  wire \count_13d_srl_r_reg_n_0_[9] ;
  wire count_16d_flop_r;
  wire count_16d_flop_r0;
  wire count_16d_flop_r_i_1_n_0;
  wire count_16d_flop_r_i_3_n_0;
  wire count_16d_flop_r_i_4_n_0;
  wire \count_16d_srl_r[0]_i_1_n_0 ;
  wire \count_16d_srl_r_reg_n_0_[0] ;
  wire \count_16d_srl_r_reg_n_0_[10] ;
  wire \count_16d_srl_r_reg_n_0_[11] ;
  wire \count_16d_srl_r_reg_n_0_[12] ;
  wire \count_16d_srl_r_reg_n_0_[13] ;
  wire \count_16d_srl_r_reg_n_0_[14] ;
  wire \count_16d_srl_r_reg_n_0_[1] ;
  wire \count_16d_srl_r_reg_n_0_[2] ;
  wire \count_16d_srl_r_reg_n_0_[3] ;
  wire \count_16d_srl_r_reg_n_0_[4] ;
  wire \count_16d_srl_r_reg_n_0_[5] ;
  wire \count_16d_srl_r_reg_n_0_[6] ;
  wire \count_16d_srl_r_reg_n_0_[7] ;
  wire \count_16d_srl_r_reg_n_0_[8] ;
  wire \count_16d_srl_r_reg_n_0_[9] ;
  wire count_24d_flop_r;
  wire count_24d_flop_r0;
  wire count_24d_flop_r_i_1_n_0;
  wire count_24d_flop_r_i_3_n_0;
  wire count_24d_flop_r_i_4_n_0;
  wire count_24d_flop_r_i_5_n_0;
  wire count_24d_flop_r_i_6_n_0;
  wire count_24d_srl_r0;
  wire \count_24d_srl_r_reg_n_0_[0] ;
  wire \count_24d_srl_r_reg_n_0_[10] ;
  wire \count_24d_srl_r_reg_n_0_[11] ;
  wire \count_24d_srl_r_reg_n_0_[12] ;
  wire \count_24d_srl_r_reg_n_0_[13] ;
  wire \count_24d_srl_r_reg_n_0_[14] ;
  wire \count_24d_srl_r_reg_n_0_[15] ;
  wire \count_24d_srl_r_reg_n_0_[16] ;
  wire \count_24d_srl_r_reg_n_0_[17] ;
  wire \count_24d_srl_r_reg_n_0_[18] ;
  wire \count_24d_srl_r_reg_n_0_[19] ;
  wire \count_24d_srl_r_reg_n_0_[1] ;
  wire \count_24d_srl_r_reg_n_0_[20] ;
  wire \count_24d_srl_r_reg_n_0_[21] ;
  wire \count_24d_srl_r_reg_n_0_[22] ;
  wire \count_24d_srl_r_reg_n_0_[2] ;
  wire \count_24d_srl_r_reg_n_0_[3] ;
  wire \count_24d_srl_r_reg_n_0_[4] ;
  wire \count_24d_srl_r_reg_n_0_[5] ;
  wire \count_24d_srl_r_reg_n_0_[6] ;
  wire \count_24d_srl_r_reg_n_0_[7] ;
  wire \count_24d_srl_r_reg_n_0_[8] ;
  wire \count_24d_srl_r_reg_n_0_[9] ;
  wire do_cc_r_reg0;
  wire extend_cc_r;
  wire [4:0]p_1_in;
  wire p_1_in__0;
  wire [5:5]p_2_out;
  wire reset_r;
  wire user_clk;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    DO_CC0
       (.I0(p_1_in[0]),
        .I1(\cc_count_r_reg_n_0_[5] ),
        .I2(p_1_in[3]),
        .I3(p_1_in[4]),
        .I4(p_1_in[1]),
        .I5(p_1_in[2]),
        .O(p_1_in__0));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    DO_CC_i_1
       (.I0(p_1_in__0),
        .I1(\count_13d_srl_r_reg_n_0_[11] ),
        .I2(\count_16d_srl_r_reg_n_0_[14] ),
        .I3(\count_24d_srl_r_reg_n_0_[22] ),
        .I4(reset_r),
        .O(DO_CC_i_1_n_0));
  FDRE DO_CC_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(DO_CC_i_1_n_0),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'h80FF)) 
    \cc_count_r[0]_i_1 
       (.I0(\count_24d_srl_r_reg_n_0_[22] ),
        .I1(\count_16d_srl_r_reg_n_0_[14] ),
        .I2(\count_13d_srl_r_reg_n_0_[11] ),
        .I3(CHANNEL_UP_RX_IF),
        .O(p_2_out));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(\cc_count_r_reg_n_0_[5] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEAAA)) 
    count_13d_flop_r_i_1
       (.I0(\count_13d_srl_r_reg_n_0_[11] ),
        .I1(count_13d_flop_r_i_2_n_0),
        .I2(count_13d_flop_r_i_3_n_0),
        .I3(reset_r),
        .O(count_13d_flop_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_13d_flop_r_i_2
       (.I0(\count_13d_srl_r_reg_n_0_[9] ),
        .I1(\count_13d_srl_r_reg_n_0_[8] ),
        .I2(\count_13d_srl_r_reg_n_0_[11] ),
        .I3(\count_13d_srl_r_reg_n_0_[10] ),
        .I4(\count_13d_srl_r_reg_n_0_[6] ),
        .I5(\count_13d_srl_r_reg_n_0_[7] ),
        .O(count_13d_flop_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_13d_flop_r_i_3
       (.I0(\count_13d_srl_r_reg_n_0_[3] ),
        .I1(\count_13d_srl_r_reg_n_0_[2] ),
        .I2(\count_13d_srl_r_reg_n_0_[5] ),
        .I3(\count_13d_srl_r_reg_n_0_[4] ),
        .I4(\count_13d_srl_r_reg_n_0_[0] ),
        .I5(\count_13d_srl_r_reg_n_0_[1] ),
        .O(count_13d_flop_r_i_3_n_0));
  FDRE count_13d_flop_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_13d_flop_r_i_1_n_0),
        .Q(count_13d_flop_r),
        .R(SR));
  FDRE \count_13d_srl_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(count_13d_flop_r),
        .Q(\count_13d_srl_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[9] ),
        .Q(\count_13d_srl_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[10] ),
        .Q(\count_13d_srl_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[0] ),
        .Q(\count_13d_srl_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[1] ),
        .Q(\count_13d_srl_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[2] ),
        .Q(\count_13d_srl_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[3] ),
        .Q(\count_13d_srl_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[4] ),
        .Q(\count_13d_srl_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[5] ),
        .Q(\count_13d_srl_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[6] ),
        .Q(\count_13d_srl_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[7] ),
        .Q(\count_13d_srl_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[8] ),
        .Q(\count_13d_srl_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    count_16d_flop_r_i_1
       (.I0(\count_16d_srl_r_reg_n_0_[14] ),
        .I1(\count_13d_srl_r_reg_n_0_[11] ),
        .I2(count_16d_flop_r0),
        .I3(count_16d_flop_r),
        .O(count_16d_flop_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    count_16d_flop_r_i_2
       (.I0(count_16d_flop_r_i_3_n_0),
        .I1(\count_16d_srl_r_reg_n_0_[14] ),
        .I2(reset_r),
        .I3(\count_16d_srl_r_reg_n_0_[12] ),
        .I4(\count_16d_srl_r_reg_n_0_[13] ),
        .I5(count_16d_flop_r_i_4_n_0),
        .O(count_16d_flop_r0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_16d_flop_r_i_3
       (.I0(\count_16d_srl_r_reg_n_0_[3] ),
        .I1(\count_16d_srl_r_reg_n_0_[2] ),
        .I2(\count_16d_srl_r_reg_n_0_[5] ),
        .I3(\count_16d_srl_r_reg_n_0_[4] ),
        .I4(\count_16d_srl_r_reg_n_0_[0] ),
        .I5(\count_16d_srl_r_reg_n_0_[1] ),
        .O(count_16d_flop_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_16d_flop_r_i_4
       (.I0(\count_16d_srl_r_reg_n_0_[9] ),
        .I1(\count_16d_srl_r_reg_n_0_[8] ),
        .I2(\count_16d_srl_r_reg_n_0_[11] ),
        .I3(\count_16d_srl_r_reg_n_0_[10] ),
        .I4(\count_16d_srl_r_reg_n_0_[6] ),
        .I5(\count_16d_srl_r_reg_n_0_[7] ),
        .O(count_16d_flop_r_i_4_n_0));
  FDRE count_16d_flop_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_16d_flop_r_i_1_n_0),
        .Q(count_16d_flop_r),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \count_16d_srl_r[0]_i_1 
       (.I0(\count_13d_srl_r_reg_n_0_[11] ),
        .I1(CHANNEL_UP_RX_IF),
        .O(\count_16d_srl_r[0]_i_1_n_0 ));
  FDRE \count_16d_srl_r_reg[0] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(count_16d_flop_r),
        .Q(\count_16d_srl_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[10] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[9] ),
        .Q(\count_16d_srl_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[11] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[10] ),
        .Q(\count_16d_srl_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[12] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[11] ),
        .Q(\count_16d_srl_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[13] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[12] ),
        .Q(\count_16d_srl_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[14] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[13] ),
        .Q(\count_16d_srl_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[1] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[0] ),
        .Q(\count_16d_srl_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[2] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[1] ),
        .Q(\count_16d_srl_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[3] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[2] ),
        .Q(\count_16d_srl_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[4] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[3] ),
        .Q(\count_16d_srl_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[5] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[4] ),
        .Q(\count_16d_srl_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[6] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[5] ),
        .Q(\count_16d_srl_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[7] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[6] ),
        .Q(\count_16d_srl_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[8] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[7] ),
        .Q(\count_16d_srl_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[9] 
       (.C(user_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[8] ),
        .Q(\count_16d_srl_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    count_24d_flop_r_i_1
       (.I0(\count_24d_srl_r_reg_n_0_[22] ),
        .I1(\count_13d_srl_r_reg_n_0_[11] ),
        .I2(\count_16d_srl_r_reg_n_0_[14] ),
        .I3(count_24d_flop_r0),
        .I4(count_24d_flop_r),
        .O(count_24d_flop_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    count_24d_flop_r_i_2
       (.I0(count_24d_flop_r_i_3_n_0),
        .I1(count_24d_flop_r_i_4_n_0),
        .I2(count_24d_flop_r_i_5_n_0),
        .I3(count_24d_flop_r_i_6_n_0),
        .O(count_24d_flop_r0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_24d_flop_r_i_3
       (.I0(\count_24d_srl_r_reg_n_0_[9] ),
        .I1(\count_24d_srl_r_reg_n_0_[8] ),
        .I2(\count_24d_srl_r_reg_n_0_[11] ),
        .I3(\count_24d_srl_r_reg_n_0_[10] ),
        .I4(\count_24d_srl_r_reg_n_0_[6] ),
        .I5(\count_24d_srl_r_reg_n_0_[7] ),
        .O(count_24d_flop_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    count_24d_flop_r_i_4
       (.I0(\count_24d_srl_r_reg_n_0_[21] ),
        .I1(\count_24d_srl_r_reg_n_0_[20] ),
        .I2(reset_r),
        .I3(\count_24d_srl_r_reg_n_0_[22] ),
        .I4(\count_24d_srl_r_reg_n_0_[18] ),
        .I5(\count_24d_srl_r_reg_n_0_[19] ),
        .O(count_24d_flop_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_24d_flop_r_i_5
       (.I0(\count_24d_srl_r_reg_n_0_[15] ),
        .I1(\count_24d_srl_r_reg_n_0_[14] ),
        .I2(\count_24d_srl_r_reg_n_0_[17] ),
        .I3(\count_24d_srl_r_reg_n_0_[16] ),
        .I4(\count_24d_srl_r_reg_n_0_[12] ),
        .I5(\count_24d_srl_r_reg_n_0_[13] ),
        .O(count_24d_flop_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_24d_flop_r_i_6
       (.I0(\count_24d_srl_r_reg_n_0_[3] ),
        .I1(\count_24d_srl_r_reg_n_0_[2] ),
        .I2(\count_24d_srl_r_reg_n_0_[5] ),
        .I3(\count_24d_srl_r_reg_n_0_[4] ),
        .I4(\count_24d_srl_r_reg_n_0_[0] ),
        .I5(\count_24d_srl_r_reg_n_0_[1] ),
        .O(count_24d_flop_r_i_6_n_0));
  FDRE count_24d_flop_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_24d_flop_r_i_1_n_0),
        .Q(count_24d_flop_r),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    \count_24d_srl_r[0]_i_1 
       (.I0(\count_13d_srl_r_reg_n_0_[11] ),
        .I1(\count_16d_srl_r_reg_n_0_[14] ),
        .I2(CHANNEL_UP_RX_IF),
        .O(count_24d_srl_r0));
  FDRE \count_24d_srl_r_reg[0] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(count_24d_flop_r),
        .Q(\count_24d_srl_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[10] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[9] ),
        .Q(\count_24d_srl_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[11] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[10] ),
        .Q(\count_24d_srl_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[12] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[11] ),
        .Q(\count_24d_srl_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[13] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[12] ),
        .Q(\count_24d_srl_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[14] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[13] ),
        .Q(\count_24d_srl_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[15] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[14] ),
        .Q(\count_24d_srl_r_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[16] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[15] ),
        .Q(\count_24d_srl_r_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[17] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[16] ),
        .Q(\count_24d_srl_r_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[18] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[17] ),
        .Q(\count_24d_srl_r_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[19] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[18] ),
        .Q(\count_24d_srl_r_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[1] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[0] ),
        .Q(\count_24d_srl_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[20] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[19] ),
        .Q(\count_24d_srl_r_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[21] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[20] ),
        .Q(\count_24d_srl_r_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[22] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[21] ),
        .Q(\count_24d_srl_r_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[2] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[1] ),
        .Q(\count_24d_srl_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[3] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[2] ),
        .Q(\count_24d_srl_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[4] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[3] ),
        .Q(\count_24d_srl_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[5] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[4] ),
        .Q(\count_24d_srl_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[6] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[5] ),
        .Q(\count_24d_srl_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[7] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[6] ),
        .Q(\count_24d_srl_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[8] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[7] ),
        .Q(\count_24d_srl_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[9] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[8] ),
        .Q(\count_24d_srl_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    do_cc_r_i_1
       (.I0(Q),
        .I1(extend_cc_r),
        .O(do_cc_r_reg0));
  FDRE reset_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(SR),
        .Q(reset_r),
        .R(1'b0));
endmodule

module aurora_64b66b_0_SYM_DEC
   (rx_pe_data_v_i,
    illegal_btf_i,
    got_idles_i,
    \remote_rdy_cntr_reg[1]_0 ,
    \RX_PE_DATA_reg[0]_0 ,
    ILLEGAL_BTF_reg_0,
    user_clk,
    \RX_DATA_REG_reg[0]_0 ,
    RX_HEADER_1_REG_reg_0,
    RXDATAVALID_IN_REG,
    \rx_na_idles_cntr_reg[0]_0 ,
    \RX_DATA_REG_reg[63]_0 );
  output [0:0]rx_pe_data_v_i;
  output illegal_btf_i;
  output [0:0]got_idles_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]\RX_PE_DATA_reg[0]_0 ;
  input ILLEGAL_BTF_reg_0;
  input user_clk;
  input \RX_DATA_REG_reg[0]_0 ;
  input [1:0]RX_HEADER_1_REG_reg_0;
  input RXDATAVALID_IN_REG;
  input \rx_na_idles_cntr_reg[0]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;

  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__1_n_0;
  wire ILLEGAL_BTF_i_3__1_n_0;
  wire ILLEGAL_BTF_i_4__1_n_0;
  wire ILLEGAL_BTF_i_5__1_n_0;
  wire ILLEGAL_BTF_reg_0;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG_reg[0]_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire [1:0]RX_HEADER_1_REG_reg_0;
  wire RX_IDLE_i_2__1_n_0;
  wire RX_NA_IDLE_i_2__1_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire [63:0]\RX_PE_DATA_reg[0]_0 ;
  wire [0:0]got_idles_i;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [0:2]remote_rdy_cntr;
  wire \remote_rdy_cntr[0]_i_1__1_n_0 ;
  wire \remote_rdy_cntr[0]_i_2__1_n_0 ;
  wire \remote_rdy_cntr[0]_i_3__1_n_0 ;
  wire \remote_rdy_cntr[1]_i_1__1_n_0 ;
  wire \remote_rdy_cntr[2]_i_1__1_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire rx_idle_c;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__1_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[0]_0 ;
  wire [0:0]rx_pe_data_v_i;
  wire [63:16]rxdata_s;
  wire [0:1]sync_header_c;
  wire user_clk;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFFEF0000EEEB0000)) 
    ILLEGAL_BTF_i_1__1
       (.I0(ILLEGAL_BTF_i_2__1_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(ILLEGAL_BTF_i_3__1_n_0),
        .I5(p_0_in[5]),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_2__1
       (.I0(ILLEGAL_BTF_i_4__1_n_0),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(ILLEGAL_BTF_i_5__1_n_0),
        .O(ILLEGAL_BTF_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3__1
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\rx_na_idles_cntr_reg[0]_0 ),
        .O(ILLEGAL_BTF_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_4__1
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_5__1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_5__1_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_HEADER_1_REG_reg_0[0]),
        .Q(sync_header_c[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_1_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_HEADER_1_REG_reg_0[1]),
        .Q(sync_header_c[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    RX_IDLE_i_1__1
       (.I0(RX_IDLE_i_2__1_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(sync_header_c[1]),
        .I4(sync_header_c[0]),
        .I5(ILLEGAL_BTF_i_2__1_n_0),
        .O(rx_idle_c));
  LUT2 #(
    .INIT(4'hE)) 
    RX_IDLE_i_2__1
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .O(RX_IDLE_i_2__1_n_0));
  FDRE RX_IDLE_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_idle_c),
        .Q(got_idles_i),
        .R(ILLEGAL_BTF_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1__1
       (.I0(RX_NA_IDLE_i_2__1_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__1_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2__1
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .O(RX_NA_IDLE_i_2__1_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(ILLEGAL_BTF_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1__1 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(valid_d),
        .Q(rx_pe_data_v_i),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[63]),
        .Q(\RX_PE_DATA_reg[0]_0 [63]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[53]),
        .Q(\RX_PE_DATA_reg[0]_0 [53]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[52]),
        .Q(\RX_PE_DATA_reg[0]_0 [52]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[51]),
        .Q(\RX_PE_DATA_reg[0]_0 [51]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[50]),
        .Q(\RX_PE_DATA_reg[0]_0 [50]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[49]),
        .Q(\RX_PE_DATA_reg[0]_0 [49]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[48]),
        .Q(\RX_PE_DATA_reg[0]_0 [48]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[47]),
        .Q(\RX_PE_DATA_reg[0]_0 [47]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[46]),
        .Q(\RX_PE_DATA_reg[0]_0 [46]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[45]),
        .Q(\RX_PE_DATA_reg[0]_0 [45]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[44]),
        .Q(\RX_PE_DATA_reg[0]_0 [44]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[62]),
        .Q(\RX_PE_DATA_reg[0]_0 [62]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[43]),
        .Q(\RX_PE_DATA_reg[0]_0 [43]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[42]),
        .Q(\RX_PE_DATA_reg[0]_0 [42]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[41]),
        .Q(\RX_PE_DATA_reg[0]_0 [41]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[40]),
        .Q(\RX_PE_DATA_reg[0]_0 [40]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[39]),
        .Q(\RX_PE_DATA_reg[0]_0 [39]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[38]),
        .Q(\RX_PE_DATA_reg[0]_0 [38]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[37]),
        .Q(\RX_PE_DATA_reg[0]_0 [37]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[36]),
        .Q(\RX_PE_DATA_reg[0]_0 [36]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[35]),
        .Q(\RX_PE_DATA_reg[0]_0 [35]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[34]),
        .Q(\RX_PE_DATA_reg[0]_0 [34]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[61]),
        .Q(\RX_PE_DATA_reg[0]_0 [61]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[33]),
        .Q(\RX_PE_DATA_reg[0]_0 [33]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[32]),
        .Q(\RX_PE_DATA_reg[0]_0 [32]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[31]),
        .Q(\RX_PE_DATA_reg[0]_0 [31]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[30]),
        .Q(\RX_PE_DATA_reg[0]_0 [30]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[29]),
        .Q(\RX_PE_DATA_reg[0]_0 [29]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[28]),
        .Q(\RX_PE_DATA_reg[0]_0 [28]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[27]),
        .Q(\RX_PE_DATA_reg[0]_0 [27]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[26]),
        .Q(\RX_PE_DATA_reg[0]_0 [26]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[25]),
        .Q(\RX_PE_DATA_reg[0]_0 [25]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[24]),
        .Q(\RX_PE_DATA_reg[0]_0 [24]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[60]),
        .Q(\RX_PE_DATA_reg[0]_0 [60]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[23]),
        .Q(\RX_PE_DATA_reg[0]_0 [23]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[22]),
        .Q(\RX_PE_DATA_reg[0]_0 [22]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[21]),
        .Q(\RX_PE_DATA_reg[0]_0 [21]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[20]),
        .Q(\RX_PE_DATA_reg[0]_0 [20]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[19]),
        .Q(\RX_PE_DATA_reg[0]_0 [19]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[18]),
        .Q(\RX_PE_DATA_reg[0]_0 [18]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[17]),
        .Q(\RX_PE_DATA_reg[0]_0 [17]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[16]),
        .Q(\RX_PE_DATA_reg[0]_0 [16]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(\RX_PE_DATA_reg[0]_0 [15]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(\RX_PE_DATA_reg[0]_0 [14]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[59]),
        .Q(\RX_PE_DATA_reg[0]_0 [59]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(\RX_PE_DATA_reg[0]_0 [13]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(\RX_PE_DATA_reg[0]_0 [12]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(\RX_PE_DATA_reg[0]_0 [11]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(\RX_PE_DATA_reg[0]_0 [10]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(\RX_PE_DATA_reg[0]_0 [9]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(\RX_PE_DATA_reg[0]_0 [8]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(\RX_PE_DATA_reg[0]_0 [7]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(\RX_PE_DATA_reg[0]_0 [6]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(\RX_PE_DATA_reg[0]_0 [5]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(\RX_PE_DATA_reg[0]_0 [4]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[58]),
        .Q(\RX_PE_DATA_reg[0]_0 [58]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(\RX_PE_DATA_reg[0]_0 [3]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(\RX_PE_DATA_reg[0]_0 [2]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(\RX_PE_DATA_reg[0]_0 [1]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(\RX_PE_DATA_reg[0]_0 [0]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[57]),
        .Q(\RX_PE_DATA_reg[0]_0 [57]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[56]),
        .Q(\RX_PE_DATA_reg[0]_0 [56]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[55]),
        .Q(\RX_PE_DATA_reg[0]_0 [55]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[54]),
        .Q(\RX_PE_DATA_reg[0]_0 [54]),
        .R(ILLEGAL_BTF_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \remote_rdy_cntr[0]_i_1__1 
       (.I0(remote_ready_det),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[0]),
        .I4(\remote_rdy_cntr[0]_i_2__1_n_0 ),
        .O(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_2__1 
       (.I0(\remote_rdy_cntr[0]_i_3__1_n_0 ),
        .I1(remote_rdy_cntr[0]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[1]),
        .I4(rx_na_idles_cntr_reg[4]),
        .I5(\rx_na_idles_cntr_reg[0]_0 ),
        .O(\remote_rdy_cntr[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \remote_rdy_cntr[0]_i_3__1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(\remote_rdy_cntr[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h0000EC6C)) 
    \remote_rdy_cntr[1]_i_1__1 
       (.I0(remote_ready_det),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[0]),
        .I4(\remote_rdy_cntr[0]_i_2__1_n_0 ),
        .O(\remote_rdy_cntr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h0000D5AA)) 
    \remote_rdy_cntr[2]_i_1__1 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[0]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det),
        .I4(\remote_rdy_cntr[0]_i_2__1_n_0 ),
        .O(\remote_rdy_cntr[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\remote_rdy_cntr[0]_i_1__1_n_0 ),
        .Q(remote_rdy_cntr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\remote_rdy_cntr[1]_i_1__1_n_0 ),
        .Q(remote_rdy_cntr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\remote_rdy_cntr[2]_i_1__1_n_0 ),
        .Q(remote_rdy_cntr[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    remote_ready_det_i_1__1
       (.I0(ILLEGAL_BTF_i_3__1_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__1_n_0),
        .O(remote_ready_det0));
  FDRE remote_ready_det_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(ILLEGAL_BTF_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    remote_ready_r_i_3
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__1 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(\rx_na_idles_cntr_reg[0]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__1 
       (.I0(rx_na_idles_cntr_reg[3]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[0]),
        .I3(rx_na_idles_cntr_reg[2]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_SYM_DEC" *) 
module aurora_64b66b_0_SYM_DEC_10
   (rx_pe_data_v_i,
    illegal_btf_i,
    got_idles_i,
    \remote_rdy_cntr_reg[1]_0 ,
    \RX_PE_DATA_reg[0]_0 ,
    RX_IDLE_reg_0,
    user_clk,
    \RX_DATA_REG_reg[0]_0 ,
    RX_HEADER_1_REG_reg_0,
    RXDATAVALID_IN_REG,
    \rx_na_idles_cntr_reg[0]_0 ,
    remote_ready_r_reg,
    remote_ready_r_reg_0,
    \RX_DATA_REG_reg[63]_0 );
  output [0:0]rx_pe_data_v_i;
  output illegal_btf_i;
  output [0:0]got_idles_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]\RX_PE_DATA_reg[0]_0 ;
  input RX_IDLE_reg_0;
  input user_clk;
  input \RX_DATA_REG_reg[0]_0 ;
  input [1:0]RX_HEADER_1_REG_reg_0;
  input RXDATAVALID_IN_REG;
  input \rx_na_idles_cntr_reg[0]_0 ;
  input remote_ready_r_reg;
  input remote_ready_r_reg_0;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;

  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__0_n_0;
  wire ILLEGAL_BTF_i_3__0_n_0;
  wire ILLEGAL_BTF_i_4__0_n_0;
  wire ILLEGAL_BTF_i_5__0_n_0;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG_reg[0]_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire [1:0]RX_HEADER_1_REG_reg_0;
  wire RX_IDLE_i_2__0_n_0;
  wire RX_IDLE_reg_0;
  wire RX_NA_IDLE_i_2__0_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire [63:0]\RX_PE_DATA_reg[0]_0 ;
  wire [0:0]got_idles_i;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [0:2]remote_rdy_cntr;
  wire \remote_rdy_cntr[0]_i_1__0_n_0 ;
  wire \remote_rdy_cntr[0]_i_2__0_n_0 ;
  wire \remote_rdy_cntr[0]_i_3__0_n_0 ;
  wire \remote_rdy_cntr[1]_i_1__0_n_0 ;
  wire \remote_rdy_cntr[2]_i_1__0_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_r_reg;
  wire remote_ready_r_reg_0;
  wire rx_idle_c;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__0_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[0]_0 ;
  wire [0:0]rx_pe_data_v_i;
  wire [63:16]rxdata_s;
  wire [0:1]sync_header_c;
  wire user_clk;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFFEF0000EEEB0000)) 
    ILLEGAL_BTF_i_1__0
       (.I0(ILLEGAL_BTF_i_2__0_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(ILLEGAL_BTF_i_3__0_n_0),
        .I5(p_0_in[5]),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_2__0
       (.I0(ILLEGAL_BTF_i_4__0_n_0),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(ILLEGAL_BTF_i_5__0_n_0),
        .O(ILLEGAL_BTF_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3__0
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\rx_na_idles_cntr_reg[0]_0 ),
        .O(ILLEGAL_BTF_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_4__0
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_5__0
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_5__0_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RX_IDLE_reg_0));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_HEADER_1_REG_reg_0[0]),
        .Q(sync_header_c[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_1_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_HEADER_1_REG_reg_0[1]),
        .Q(sync_header_c[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    RX_IDLE_i_1__0
       (.I0(RX_IDLE_i_2__0_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(sync_header_c[1]),
        .I4(sync_header_c[0]),
        .I5(ILLEGAL_BTF_i_2__0_n_0),
        .O(rx_idle_c));
  LUT2 #(
    .INIT(4'hE)) 
    RX_IDLE_i_2__0
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .O(RX_IDLE_i_2__0_n_0));
  FDRE RX_IDLE_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_idle_c),
        .Q(got_idles_i),
        .R(RX_IDLE_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1__0
       (.I0(RX_NA_IDLE_i_2__0_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__0_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2__0
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .O(RX_NA_IDLE_i_2__0_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(RX_IDLE_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1__0 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(valid_d),
        .Q(rx_pe_data_v_i),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[63]),
        .Q(\RX_PE_DATA_reg[0]_0 [63]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[53]),
        .Q(\RX_PE_DATA_reg[0]_0 [53]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[52]),
        .Q(\RX_PE_DATA_reg[0]_0 [52]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[51]),
        .Q(\RX_PE_DATA_reg[0]_0 [51]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[50]),
        .Q(\RX_PE_DATA_reg[0]_0 [50]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[49]),
        .Q(\RX_PE_DATA_reg[0]_0 [49]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[48]),
        .Q(\RX_PE_DATA_reg[0]_0 [48]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[47]),
        .Q(\RX_PE_DATA_reg[0]_0 [47]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[46]),
        .Q(\RX_PE_DATA_reg[0]_0 [46]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[45]),
        .Q(\RX_PE_DATA_reg[0]_0 [45]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[44]),
        .Q(\RX_PE_DATA_reg[0]_0 [44]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[62]),
        .Q(\RX_PE_DATA_reg[0]_0 [62]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[43]),
        .Q(\RX_PE_DATA_reg[0]_0 [43]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[42]),
        .Q(\RX_PE_DATA_reg[0]_0 [42]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[41]),
        .Q(\RX_PE_DATA_reg[0]_0 [41]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[40]),
        .Q(\RX_PE_DATA_reg[0]_0 [40]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[39]),
        .Q(\RX_PE_DATA_reg[0]_0 [39]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[38]),
        .Q(\RX_PE_DATA_reg[0]_0 [38]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[37]),
        .Q(\RX_PE_DATA_reg[0]_0 [37]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[36]),
        .Q(\RX_PE_DATA_reg[0]_0 [36]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[35]),
        .Q(\RX_PE_DATA_reg[0]_0 [35]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[34]),
        .Q(\RX_PE_DATA_reg[0]_0 [34]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[61]),
        .Q(\RX_PE_DATA_reg[0]_0 [61]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[33]),
        .Q(\RX_PE_DATA_reg[0]_0 [33]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[32]),
        .Q(\RX_PE_DATA_reg[0]_0 [32]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[31]),
        .Q(\RX_PE_DATA_reg[0]_0 [31]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[30]),
        .Q(\RX_PE_DATA_reg[0]_0 [30]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[29]),
        .Q(\RX_PE_DATA_reg[0]_0 [29]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[28]),
        .Q(\RX_PE_DATA_reg[0]_0 [28]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[27]),
        .Q(\RX_PE_DATA_reg[0]_0 [27]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[26]),
        .Q(\RX_PE_DATA_reg[0]_0 [26]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[25]),
        .Q(\RX_PE_DATA_reg[0]_0 [25]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[24]),
        .Q(\RX_PE_DATA_reg[0]_0 [24]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[60]),
        .Q(\RX_PE_DATA_reg[0]_0 [60]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[23]),
        .Q(\RX_PE_DATA_reg[0]_0 [23]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[22]),
        .Q(\RX_PE_DATA_reg[0]_0 [22]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[21]),
        .Q(\RX_PE_DATA_reg[0]_0 [21]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[20]),
        .Q(\RX_PE_DATA_reg[0]_0 [20]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[19]),
        .Q(\RX_PE_DATA_reg[0]_0 [19]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[18]),
        .Q(\RX_PE_DATA_reg[0]_0 [18]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[17]),
        .Q(\RX_PE_DATA_reg[0]_0 [17]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[16]),
        .Q(\RX_PE_DATA_reg[0]_0 [16]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(\RX_PE_DATA_reg[0]_0 [15]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(\RX_PE_DATA_reg[0]_0 [14]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[59]),
        .Q(\RX_PE_DATA_reg[0]_0 [59]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(\RX_PE_DATA_reg[0]_0 [13]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(\RX_PE_DATA_reg[0]_0 [12]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(\RX_PE_DATA_reg[0]_0 [11]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(\RX_PE_DATA_reg[0]_0 [10]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(\RX_PE_DATA_reg[0]_0 [9]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(\RX_PE_DATA_reg[0]_0 [8]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(\RX_PE_DATA_reg[0]_0 [7]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(\RX_PE_DATA_reg[0]_0 [6]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(\RX_PE_DATA_reg[0]_0 [5]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(\RX_PE_DATA_reg[0]_0 [4]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[58]),
        .Q(\RX_PE_DATA_reg[0]_0 [58]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(\RX_PE_DATA_reg[0]_0 [3]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(\RX_PE_DATA_reg[0]_0 [2]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(\RX_PE_DATA_reg[0]_0 [1]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(\RX_PE_DATA_reg[0]_0 [0]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[57]),
        .Q(\RX_PE_DATA_reg[0]_0 [57]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[56]),
        .Q(\RX_PE_DATA_reg[0]_0 [56]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[55]),
        .Q(\RX_PE_DATA_reg[0]_0 [55]),
        .R(RX_IDLE_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[54]),
        .Q(\RX_PE_DATA_reg[0]_0 [54]),
        .R(RX_IDLE_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \remote_rdy_cntr[0]_i_1__0 
       (.I0(remote_ready_det),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[0]),
        .I4(\remote_rdy_cntr[0]_i_2__0_n_0 ),
        .O(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_2__0 
       (.I0(\remote_rdy_cntr[0]_i_3__0_n_0 ),
        .I1(remote_rdy_cntr[0]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[1]),
        .I4(rx_na_idles_cntr_reg[4]),
        .I5(\rx_na_idles_cntr_reg[0]_0 ),
        .O(\remote_rdy_cntr[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \remote_rdy_cntr[0]_i_3__0 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(\remote_rdy_cntr[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h0000EC6C)) 
    \remote_rdy_cntr[1]_i_1__0 
       (.I0(remote_ready_det),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[0]),
        .I4(\remote_rdy_cntr[0]_i_2__0_n_0 ),
        .O(\remote_rdy_cntr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000D5AA)) 
    \remote_rdy_cntr[2]_i_1__0 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[0]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det),
        .I4(\remote_rdy_cntr[0]_i_2__0_n_0 ),
        .O(\remote_rdy_cntr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\remote_rdy_cntr[0]_i_1__0_n_0 ),
        .Q(remote_rdy_cntr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\remote_rdy_cntr[1]_i_1__0_n_0 ),
        .Q(remote_rdy_cntr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\remote_rdy_cntr[2]_i_1__0_n_0 ),
        .Q(remote_rdy_cntr[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    remote_ready_det_i_1__0
       (.I0(ILLEGAL_BTF_i_3__0_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__0_n_0),
        .O(remote_ready_det0));
  FDRE remote_ready_det_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RX_IDLE_reg_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    remote_ready_r_i_1
       (.I0(remote_ready_r_reg),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[0]),
        .I4(remote_ready_r_reg_0),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__0 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(\rx_na_idles_cntr_reg[0]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__0 
       (.I0(rx_na_idles_cntr_reg[3]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[0]),
        .I3(rx_na_idles_cntr_reg[2]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_SYM_DEC" *) 
module aurora_64b66b_0_SYM_DEC_16
   (rx_pe_data_v_i,
    illegal_btf_i,
    got_idles_i,
    RXDATAVALID_IN_REG_reg_0,
    \remote_rdy_cntr_reg[1]_0 ,
    \RX_PE_DATA_reg[0]_0 ,
    ILLEGAL_BTF_reg_0,
    user_clk,
    \RX_DATA_REG_reg[0]_0 ,
    DOP,
    rxdatavalid_to_lanes_i,
    \rx_na_idles_cntr_reg[0]_0 ,
    DO);
  output [0:0]rx_pe_data_v_i;
  output illegal_btf_i;
  output [0:0]got_idles_i;
  output RXDATAVALID_IN_REG_reg_0;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]\RX_PE_DATA_reg[0]_0 ;
  input ILLEGAL_BTF_reg_0;
  input user_clk;
  input \RX_DATA_REG_reg[0]_0 ;
  input [1:0]DOP;
  input rxdatavalid_to_lanes_i;
  input \rx_na_idles_cntr_reg[0]_0 ;
  input [63:0]DO;

  wire [63:0]DO;
  wire [1:0]DOP;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2_n_0;
  wire ILLEGAL_BTF_i_3_n_0;
  wire ILLEGAL_BTF_i_4_n_0;
  wire ILLEGAL_BTF_i_5_n_0;
  wire ILLEGAL_BTF_reg_0;
  wire RXDATAVALID_IN_REG_reg_0;
  wire \RX_DATA_REG_reg[0]_0 ;
  wire RX_IDLE_i_2_n_0;
  wire RX_NA_IDLE_i_2_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire [63:0]\RX_PE_DATA_reg[0]_0 ;
  wire [0:0]got_idles_i;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [0:2]remote_rdy_cntr;
  wire \remote_rdy_cntr[0]_i_1_n_0 ;
  wire \remote_rdy_cntr[0]_i_2_n_0 ;
  wire \remote_rdy_cntr[0]_i_3_n_0 ;
  wire \remote_rdy_cntr[1]_i_1_n_0 ;
  wire \remote_rdy_cntr[2]_i_1_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire rx_idle_c;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[0]_0 ;
  wire [0:0]rx_pe_data_v_i;
  wire [63:16]rxdata_s;
  wire rxdatavalid_to_lanes_i;
  wire [0:1]sync_header_c;
  wire user_clk;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFFEF0000EEEB0000)) 
    ILLEGAL_BTF_i_1
       (.I0(ILLEGAL_BTF_i_2_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(ILLEGAL_BTF_i_3_n_0),
        .I5(p_0_in[5]),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_2
       (.I0(ILLEGAL_BTF_i_4_n_0),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(ILLEGAL_BTF_i_5_n_0),
        .O(ILLEGAL_BTF_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3
       (.I0(RXDATAVALID_IN_REG_reg_0),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\rx_na_idles_cntr_reg[0]_0 ),
        .O(ILLEGAL_BTF_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_4
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_5
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_5_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(ILLEGAL_BTF_reg_0));
  FDRE RXDATAVALID_IN_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdatavalid_to_lanes_i),
        .Q(RXDATAVALID_IN_REG_reg_0),
        .R(1'b0));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(DO[9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(DOP[0]),
        .Q(sync_header_c[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_1_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(DOP[1]),
        .Q(sync_header_c[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    RX_IDLE_i_1
       (.I0(RX_IDLE_i_2_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(sync_header_c[1]),
        .I4(sync_header_c[0]),
        .I5(ILLEGAL_BTF_i_2_n_0),
        .O(rx_idle_c));
  LUT2 #(
    .INIT(4'hE)) 
    RX_IDLE_i_2
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .O(RX_IDLE_i_2_n_0));
  FDRE RX_IDLE_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_idle_c),
        .Q(got_idles_i),
        .R(ILLEGAL_BTF_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1
       (.I0(RX_NA_IDLE_i_2_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG_reg_0),
        .O(RX_NA_IDLE_i_2_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(ILLEGAL_BTF_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG_reg_0),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(valid_d),
        .Q(rx_pe_data_v_i),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[63]),
        .Q(\RX_PE_DATA_reg[0]_0 [63]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[53]),
        .Q(\RX_PE_DATA_reg[0]_0 [53]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[52]),
        .Q(\RX_PE_DATA_reg[0]_0 [52]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[51]),
        .Q(\RX_PE_DATA_reg[0]_0 [51]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[50]),
        .Q(\RX_PE_DATA_reg[0]_0 [50]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[49]),
        .Q(\RX_PE_DATA_reg[0]_0 [49]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[48]),
        .Q(\RX_PE_DATA_reg[0]_0 [48]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[47]),
        .Q(\RX_PE_DATA_reg[0]_0 [47]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[46]),
        .Q(\RX_PE_DATA_reg[0]_0 [46]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[45]),
        .Q(\RX_PE_DATA_reg[0]_0 [45]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[44]),
        .Q(\RX_PE_DATA_reg[0]_0 [44]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[62]),
        .Q(\RX_PE_DATA_reg[0]_0 [62]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[43]),
        .Q(\RX_PE_DATA_reg[0]_0 [43]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[42]),
        .Q(\RX_PE_DATA_reg[0]_0 [42]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[41]),
        .Q(\RX_PE_DATA_reg[0]_0 [41]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[40]),
        .Q(\RX_PE_DATA_reg[0]_0 [40]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[39]),
        .Q(\RX_PE_DATA_reg[0]_0 [39]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[38]),
        .Q(\RX_PE_DATA_reg[0]_0 [38]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[37]),
        .Q(\RX_PE_DATA_reg[0]_0 [37]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[36]),
        .Q(\RX_PE_DATA_reg[0]_0 [36]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[35]),
        .Q(\RX_PE_DATA_reg[0]_0 [35]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[34]),
        .Q(\RX_PE_DATA_reg[0]_0 [34]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[61]),
        .Q(\RX_PE_DATA_reg[0]_0 [61]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[33]),
        .Q(\RX_PE_DATA_reg[0]_0 [33]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[32]),
        .Q(\RX_PE_DATA_reg[0]_0 [32]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[31]),
        .Q(\RX_PE_DATA_reg[0]_0 [31]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[30]),
        .Q(\RX_PE_DATA_reg[0]_0 [30]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[29]),
        .Q(\RX_PE_DATA_reg[0]_0 [29]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[28]),
        .Q(\RX_PE_DATA_reg[0]_0 [28]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[27]),
        .Q(\RX_PE_DATA_reg[0]_0 [27]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[26]),
        .Q(\RX_PE_DATA_reg[0]_0 [26]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[25]),
        .Q(\RX_PE_DATA_reg[0]_0 [25]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[24]),
        .Q(\RX_PE_DATA_reg[0]_0 [24]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[60]),
        .Q(\RX_PE_DATA_reg[0]_0 [60]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[23]),
        .Q(\RX_PE_DATA_reg[0]_0 [23]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[22]),
        .Q(\RX_PE_DATA_reg[0]_0 [22]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[21]),
        .Q(\RX_PE_DATA_reg[0]_0 [21]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[20]),
        .Q(\RX_PE_DATA_reg[0]_0 [20]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[19]),
        .Q(\RX_PE_DATA_reg[0]_0 [19]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[18]),
        .Q(\RX_PE_DATA_reg[0]_0 [18]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[17]),
        .Q(\RX_PE_DATA_reg[0]_0 [17]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[16]),
        .Q(\RX_PE_DATA_reg[0]_0 [16]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(\RX_PE_DATA_reg[0]_0 [15]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(\RX_PE_DATA_reg[0]_0 [14]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[59]),
        .Q(\RX_PE_DATA_reg[0]_0 [59]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(\RX_PE_DATA_reg[0]_0 [13]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(\RX_PE_DATA_reg[0]_0 [12]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(\RX_PE_DATA_reg[0]_0 [11]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(\RX_PE_DATA_reg[0]_0 [10]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(\RX_PE_DATA_reg[0]_0 [9]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(\RX_PE_DATA_reg[0]_0 [8]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(\RX_PE_DATA_reg[0]_0 [7]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(\RX_PE_DATA_reg[0]_0 [6]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(\RX_PE_DATA_reg[0]_0 [5]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(\RX_PE_DATA_reg[0]_0 [4]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[58]),
        .Q(\RX_PE_DATA_reg[0]_0 [58]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(\RX_PE_DATA_reg[0]_0 [3]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(\RX_PE_DATA_reg[0]_0 [2]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(\RX_PE_DATA_reg[0]_0 [1]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(user_clk),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(\RX_PE_DATA_reg[0]_0 [0]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[57]),
        .Q(\RX_PE_DATA_reg[0]_0 [57]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[56]),
        .Q(\RX_PE_DATA_reg[0]_0 [56]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[55]),
        .Q(\RX_PE_DATA_reg[0]_0 [55]),
        .R(ILLEGAL_BTF_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(valid_d),
        .D(rxdata_s[54]),
        .Q(\RX_PE_DATA_reg[0]_0 [54]),
        .R(ILLEGAL_BTF_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \remote_rdy_cntr[0]_i_1 
       (.I0(remote_ready_det),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[0]),
        .I4(\remote_rdy_cntr[0]_i_2_n_0 ),
        .O(\remote_rdy_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_2 
       (.I0(\remote_rdy_cntr[0]_i_3_n_0 ),
        .I1(remote_rdy_cntr[0]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[1]),
        .I4(rx_na_idles_cntr_reg[4]),
        .I5(\rx_na_idles_cntr_reg[0]_0 ),
        .O(\remote_rdy_cntr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \remote_rdy_cntr[0]_i_3 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(\remote_rdy_cntr[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h0000EC6C)) 
    \remote_rdy_cntr[1]_i_1 
       (.I0(remote_ready_det),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[0]),
        .I4(\remote_rdy_cntr[0]_i_2_n_0 ),
        .O(\remote_rdy_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h0000D5AA)) 
    \remote_rdy_cntr[2]_i_1 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[0]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det),
        .I4(\remote_rdy_cntr[0]_i_2_n_0 ),
        .O(\remote_rdy_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\remote_rdy_cntr[0]_i_1_n_0 ),
        .Q(remote_rdy_cntr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\remote_rdy_cntr[1]_i_1_n_0 ),
        .Q(remote_rdy_cntr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\remote_rdy_cntr[2]_i_1_n_0 ),
        .Q(remote_rdy_cntr[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    remote_ready_det_i_1
       (.I0(ILLEGAL_BTF_i_3_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2_n_0),
        .O(remote_ready_det0));
  FDRE remote_ready_det_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(ILLEGAL_BTF_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    remote_ready_r_i_2
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(\rx_na_idles_cntr_reg[0]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2 
       (.I0(rx_na_idles_cntr_reg[3]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[0]),
        .I3(rx_na_idles_cntr_reg[2]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(user_clk),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
endmodule

module aurora_64b66b_0_SYM_GEN
   (stg5_reg,
    TX_HEADER_1_reg_0,
    \TX_DATA_reg[44]_0 ,
    \TX_DATA_reg[63]_0 ,
    RESET,
    user_clk,
    txdatavalid_symgen_i,
    gen_cc_i,
    GEN_CH_BOND,
    TX_HEADER_1_reg_1,
    CHANNEL_UP_TX_IF,
    Q,
    \SCRAMBLED_DATA_OUT_reg[5] ,
    D,
    \TX_DATA_reg[63]_1 ,
    \TX_DATA_reg[59]_0 );
  output stg5_reg;
  output [1:0]TX_HEADER_1_reg_0;
  output [5:0]\TX_DATA_reg[44]_0 ;
  output [57:0]\TX_DATA_reg[63]_0 ;
  input RESET;
  input user_clk;
  input txdatavalid_symgen_i;
  input [0:0]gen_cc_i;
  input [0:0]GEN_CH_BOND;
  input TX_HEADER_1_reg_1;
  input CHANNEL_UP_TX_IF;
  input [59:0]Q;
  input [11:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  input [3:0]D;
  input \TX_DATA_reg[63]_1 ;
  input \TX_DATA_reg[59]_0 ;

  wire CHANNEL_UP_TX_IF;
  wire [3:0]D;
  wire [0:0]GEN_CH_BOND;
  wire [59:0]Q;
  wire RESET;
  wire [11:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  wire [5:0]\TX_DATA_reg[44]_0 ;
  wire \TX_DATA_reg[59]_0 ;
  wire [57:0]\TX_DATA_reg[63]_0 ;
  wire \TX_DATA_reg[63]_1 ;
  wire [1:0]TX_HEADER_1_reg_0;
  wire TX_HEADER_1_reg_1;
  wire [0:0]gen_cc_i;
  wire stg5_reg;
  wire [5:0]tx_data_i_0;
  wire txdatavalid_symgen_i;
  wire u_pma_init_data_sync_n_1;
  wire u_pma_init_data_sync_n_2;
  wire u_pma_init_data_sync_n_3;
  wire u_pma_init_data_sync_n_4;
  wire u_pma_init_data_sync_n_5;
  wire u_pma_init_data_sync_n_6;
  wire u_pma_init_data_sync_n_7;
  wire user_clk;

  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[0] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[52]),
        .Q(tx_data_i_0[0]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[10] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[46]),
        .Q(\TX_DATA_reg[63]_0 [4]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[11] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[47]),
        .Q(\TX_DATA_reg[63]_0 [5]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[12] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[48]),
        .Q(\TX_DATA_reg[63]_0 [6]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[13] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[49]),
        .Q(\TX_DATA_reg[63]_0 [7]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[14] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[50]),
        .Q(\TX_DATA_reg[63]_0 [8]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[15] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[51]),
        .Q(\TX_DATA_reg[63]_0 [9]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[16] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[36]),
        .Q(\TX_DATA_reg[63]_0 [10]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[17] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[37]),
        .Q(\TX_DATA_reg[63]_0 [11]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[18] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[38]),
        .Q(\TX_DATA_reg[63]_0 [12]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[19] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[39]),
        .Q(\TX_DATA_reg[63]_0 [13]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[1] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[53]),
        .Q(tx_data_i_0[1]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[20] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[40]),
        .Q(\TX_DATA_reg[63]_0 [14]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[21] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[41]),
        .Q(\TX_DATA_reg[63]_0 [15]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[22] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[42]),
        .Q(\TX_DATA_reg[63]_0 [16]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[23] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[43]),
        .Q(\TX_DATA_reg[63]_0 [17]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[24] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[28]),
        .Q(\TX_DATA_reg[63]_0 [18]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[25] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[29]),
        .Q(\TX_DATA_reg[63]_0 [19]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[26] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[30]),
        .Q(\TX_DATA_reg[63]_0 [20]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[27] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[31]),
        .Q(\TX_DATA_reg[63]_0 [21]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[28] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[32]),
        .Q(\TX_DATA_reg[63]_0 [22]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[29] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[33]),
        .Q(\TX_DATA_reg[63]_0 [23]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[2] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[54]),
        .Q(tx_data_i_0[2]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[30] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[34]),
        .Q(\TX_DATA_reg[63]_0 [24]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[31] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[35]),
        .Q(\TX_DATA_reg[63]_0 [25]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[32] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[20]),
        .Q(\TX_DATA_reg[63]_0 [26]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[33] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[21]),
        .Q(\TX_DATA_reg[63]_0 [27]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[34] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[22]),
        .Q(\TX_DATA_reg[63]_0 [28]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[35] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[23]),
        .Q(\TX_DATA_reg[63]_0 [29]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[36] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[24]),
        .Q(\TX_DATA_reg[63]_0 [30]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[37] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[25]),
        .Q(\TX_DATA_reg[63]_0 [31]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[38] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[26]),
        .Q(\TX_DATA_reg[63]_0 [32]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[39] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[27]),
        .Q(\TX_DATA_reg[63]_0 [33]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[3] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[55]),
        .Q(tx_data_i_0[3]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[40] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[12]),
        .Q(\TX_DATA_reg[63]_0 [34]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[41] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[13]),
        .Q(\TX_DATA_reg[63]_0 [35]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[42] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[14]),
        .Q(\TX_DATA_reg[63]_0 [36]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[43] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[15]),
        .Q(\TX_DATA_reg[63]_0 [37]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[44] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[16]),
        .Q(\TX_DATA_reg[63]_0 [38]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[45] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[17]),
        .Q(\TX_DATA_reg[63]_0 [39]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[46] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[18]),
        .Q(\TX_DATA_reg[63]_0 [40]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[47] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[19]),
        .Q(\TX_DATA_reg[63]_0 [41]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[48] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[8]),
        .Q(\TX_DATA_reg[63]_0 [42]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[49] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[9]),
        .Q(\TX_DATA_reg[63]_0 [43]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[4] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[56]),
        .Q(tx_data_i_0[4]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[50] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[10]),
        .Q(\TX_DATA_reg[63]_0 [44]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[51] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[11]),
        .Q(\TX_DATA_reg[63]_0 [45]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[52] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(D[0]),
        .Q(\TX_DATA_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[53] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(D[1]),
        .Q(\TX_DATA_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[54] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(D[2]),
        .Q(\TX_DATA_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[55] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(D[3]),
        .Q(\TX_DATA_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[56] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[0]),
        .Q(\TX_DATA_reg[63]_0 [50]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[57] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[1]),
        .Q(\TX_DATA_reg[63]_0 [51]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[58] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[2]),
        .Q(\TX_DATA_reg[63]_0 [52]),
        .R(\TX_DATA_reg[63]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[59] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_3),
        .Q(\TX_DATA_reg[63]_0 [53]),
        .S(\TX_DATA_reg[59]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[5] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[57]),
        .Q(tx_data_i_0[5]),
        .R(\TX_DATA_reg[63]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[60] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_4),
        .Q(\TX_DATA_reg[63]_0 [54]),
        .S(\TX_DATA_reg[59]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[61] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_5),
        .Q(\TX_DATA_reg[63]_0 [55]),
        .S(\TX_DATA_reg[59]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[62] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_6),
        .Q(\TX_DATA_reg[63]_0 [56]),
        .S(\TX_DATA_reg[59]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[63] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[7]),
        .Q(\TX_DATA_reg[63]_0 [57]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[6] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[58]),
        .Q(\TX_DATA_reg[63]_0 [0]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[7] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[59]),
        .Q(\TX_DATA_reg[63]_0 [1]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[8] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[44]),
        .Q(\TX_DATA_reg[63]_0 [2]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[9] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[45]),
        .Q(\TX_DATA_reg[63]_0 [3]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b1)) 
    TX_HEADER_0_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_pma_init_data_sync_n_1),
        .Q(TX_HEADER_1_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    TX_HEADER_1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_pma_init_data_sync_n_7),
        .Q(TX_HEADER_1_reg_0[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[0]_i_1__1 
       (.I0(\TX_DATA_reg[63]_0 [33]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [0]),
        .I2(tx_data_i_0[0]),
        .I3(\TX_DATA_reg[63]_0 [52]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [6]),
        .O(\TX_DATA_reg[44]_0 [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[1]_i_1__1 
       (.I0(\TX_DATA_reg[63]_0 [34]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [1]),
        .I2(tx_data_i_0[1]),
        .I3(\TX_DATA_reg[63]_0 [53]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [7]),
        .O(\TX_DATA_reg[44]_0 [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[2]_i_1__1 
       (.I0(\TX_DATA_reg[63]_0 [35]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [2]),
        .I2(tx_data_i_0[2]),
        .I3(\TX_DATA_reg[63]_0 [54]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [8]),
        .O(\TX_DATA_reg[44]_0 [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[3]_i_1__1 
       (.I0(\TX_DATA_reg[63]_0 [36]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [3]),
        .I2(tx_data_i_0[3]),
        .I3(\TX_DATA_reg[63]_0 [55]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [9]),
        .O(\TX_DATA_reg[44]_0 [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[4]_i_1__1 
       (.I0(\TX_DATA_reg[63]_0 [37]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [4]),
        .I2(tx_data_i_0[4]),
        .I3(\TX_DATA_reg[63]_0 [56]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [10]),
        .O(\TX_DATA_reg[44]_0 [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[5]_i_1__1 
       (.I0(\TX_DATA_reg[63]_0 [38]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [5]),
        .I2(tx_data_i_0[5]),
        .I3(\TX_DATA_reg[63]_0 [57]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [11]),
        .O(\TX_DATA_reg[44]_0 [5]));
  aurora_64b66b_0_rst_sync_7 u_pma_init_data_sync
       (.CHANNEL_UP_TX_IF(CHANNEL_UP_TX_IF),
        .GEN_CH_BOND(GEN_CH_BOND),
        .Q(Q[6:3]),
        .RESET(RESET),
        .TX_HEADER_1_reg(u_pma_init_data_sync_n_7),
        .TX_HEADER_1_reg_0(TX_HEADER_1_reg_0),
        .TX_HEADER_1_reg_1(TX_HEADER_1_reg_1),
        .gen_cc_i(gen_cc_i),
        .stg5_reg_0(stg5_reg),
        .stg5_reg_1(u_pma_init_data_sync_n_1),
        .stg5_reg_2(u_pma_init_data_sync_n_2),
        .stg5_reg_3(u_pma_init_data_sync_n_3),
        .stg5_reg_4(u_pma_init_data_sync_n_4),
        .stg5_reg_5(u_pma_init_data_sync_n_5),
        .stg5_reg_6(u_pma_init_data_sync_n_6),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_SYM_GEN" *) 
module aurora_64b66b_0_SYM_GEN_11
   (stg5_reg,
    TX_HEADER_1_reg_0,
    \TX_DATA_reg[44]_0 ,
    \TX_DATA_reg[63]_0 ,
    RESET,
    user_clk,
    txdatavalid_symgen_i,
    gen_cc_i,
    GEN_CH_BOND,
    TX_HEADER_1_reg_1,
    CHANNEL_UP_TX_IF,
    Q,
    \SCRAMBLED_DATA_OUT_reg[5] ,
    D,
    \TX_DATA_reg[63]_1 ,
    \TX_DATA_reg[59]_0 );
  output stg5_reg;
  output [1:0]TX_HEADER_1_reg_0;
  output [5:0]\TX_DATA_reg[44]_0 ;
  output [57:0]\TX_DATA_reg[63]_0 ;
  input RESET;
  input user_clk;
  input txdatavalid_symgen_i;
  input [0:0]gen_cc_i;
  input [0:0]GEN_CH_BOND;
  input TX_HEADER_1_reg_1;
  input CHANNEL_UP_TX_IF;
  input [59:0]Q;
  input [11:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  input [3:0]D;
  input \TX_DATA_reg[63]_1 ;
  input \TX_DATA_reg[59]_0 ;

  wire CHANNEL_UP_TX_IF;
  wire [3:0]D;
  wire [0:0]GEN_CH_BOND;
  wire [59:0]Q;
  wire RESET;
  wire [11:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  wire [5:0]\TX_DATA_reg[44]_0 ;
  wire \TX_DATA_reg[59]_0 ;
  wire [57:0]\TX_DATA_reg[63]_0 ;
  wire \TX_DATA_reg[63]_1 ;
  wire [1:0]TX_HEADER_1_reg_0;
  wire TX_HEADER_1_reg_1;
  wire [0:0]gen_cc_i;
  wire stg5_reg;
  wire [5:0]tx_data_i_64;
  wire txdatavalid_symgen_i;
  wire u_pma_init_data_sync_n_1;
  wire u_pma_init_data_sync_n_2;
  wire u_pma_init_data_sync_n_3;
  wire u_pma_init_data_sync_n_4;
  wire u_pma_init_data_sync_n_5;
  wire u_pma_init_data_sync_n_6;
  wire u_pma_init_data_sync_n_7;
  wire user_clk;

  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[0] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[52]),
        .Q(tx_data_i_64[0]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[10] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[46]),
        .Q(\TX_DATA_reg[63]_0 [4]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[11] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[47]),
        .Q(\TX_DATA_reg[63]_0 [5]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[12] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[48]),
        .Q(\TX_DATA_reg[63]_0 [6]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[13] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[49]),
        .Q(\TX_DATA_reg[63]_0 [7]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[14] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[50]),
        .Q(\TX_DATA_reg[63]_0 [8]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[15] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[51]),
        .Q(\TX_DATA_reg[63]_0 [9]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[16] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[36]),
        .Q(\TX_DATA_reg[63]_0 [10]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[17] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[37]),
        .Q(\TX_DATA_reg[63]_0 [11]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[18] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[38]),
        .Q(\TX_DATA_reg[63]_0 [12]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[19] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[39]),
        .Q(\TX_DATA_reg[63]_0 [13]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[1] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[53]),
        .Q(tx_data_i_64[1]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[20] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[40]),
        .Q(\TX_DATA_reg[63]_0 [14]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[21] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[41]),
        .Q(\TX_DATA_reg[63]_0 [15]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[22] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[42]),
        .Q(\TX_DATA_reg[63]_0 [16]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[23] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[43]),
        .Q(\TX_DATA_reg[63]_0 [17]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[24] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[28]),
        .Q(\TX_DATA_reg[63]_0 [18]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[25] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[29]),
        .Q(\TX_DATA_reg[63]_0 [19]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[26] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[30]),
        .Q(\TX_DATA_reg[63]_0 [20]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[27] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[31]),
        .Q(\TX_DATA_reg[63]_0 [21]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[28] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[32]),
        .Q(\TX_DATA_reg[63]_0 [22]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[29] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[33]),
        .Q(\TX_DATA_reg[63]_0 [23]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[2] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[54]),
        .Q(tx_data_i_64[2]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[30] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[34]),
        .Q(\TX_DATA_reg[63]_0 [24]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[31] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[35]),
        .Q(\TX_DATA_reg[63]_0 [25]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[32] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[20]),
        .Q(\TX_DATA_reg[63]_0 [26]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[33] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[21]),
        .Q(\TX_DATA_reg[63]_0 [27]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[34] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[22]),
        .Q(\TX_DATA_reg[63]_0 [28]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[35] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[23]),
        .Q(\TX_DATA_reg[63]_0 [29]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[36] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[24]),
        .Q(\TX_DATA_reg[63]_0 [30]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[37] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[25]),
        .Q(\TX_DATA_reg[63]_0 [31]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[38] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[26]),
        .Q(\TX_DATA_reg[63]_0 [32]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[39] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[27]),
        .Q(\TX_DATA_reg[63]_0 [33]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[3] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[55]),
        .Q(tx_data_i_64[3]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[40] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[12]),
        .Q(\TX_DATA_reg[63]_0 [34]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[41] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[13]),
        .Q(\TX_DATA_reg[63]_0 [35]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[42] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[14]),
        .Q(\TX_DATA_reg[63]_0 [36]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[43] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[15]),
        .Q(\TX_DATA_reg[63]_0 [37]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[44] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[16]),
        .Q(\TX_DATA_reg[63]_0 [38]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[45] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[17]),
        .Q(\TX_DATA_reg[63]_0 [39]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[46] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[18]),
        .Q(\TX_DATA_reg[63]_0 [40]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[47] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[19]),
        .Q(\TX_DATA_reg[63]_0 [41]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[48] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[8]),
        .Q(\TX_DATA_reg[63]_0 [42]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[49] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[9]),
        .Q(\TX_DATA_reg[63]_0 [43]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[4] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[56]),
        .Q(tx_data_i_64[4]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[50] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[10]),
        .Q(\TX_DATA_reg[63]_0 [44]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[51] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[11]),
        .Q(\TX_DATA_reg[63]_0 [45]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[52] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(D[0]),
        .Q(\TX_DATA_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[53] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(D[1]),
        .Q(\TX_DATA_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[54] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(D[2]),
        .Q(\TX_DATA_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[55] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(D[3]),
        .Q(\TX_DATA_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[56] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[0]),
        .Q(\TX_DATA_reg[63]_0 [50]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[57] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[1]),
        .Q(\TX_DATA_reg[63]_0 [51]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[58] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[2]),
        .Q(\TX_DATA_reg[63]_0 [52]),
        .R(\TX_DATA_reg[63]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[59] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_3),
        .Q(\TX_DATA_reg[63]_0 [53]),
        .S(\TX_DATA_reg[59]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[5] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[57]),
        .Q(tx_data_i_64[5]),
        .R(\TX_DATA_reg[63]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[60] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_4),
        .Q(\TX_DATA_reg[63]_0 [54]),
        .S(\TX_DATA_reg[59]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[61] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_5),
        .Q(\TX_DATA_reg[63]_0 [55]),
        .S(\TX_DATA_reg[59]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[62] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_6),
        .Q(\TX_DATA_reg[63]_0 [56]),
        .S(\TX_DATA_reg[59]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[63] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[7]),
        .Q(\TX_DATA_reg[63]_0 [57]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[6] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[58]),
        .Q(\TX_DATA_reg[63]_0 [0]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[7] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[59]),
        .Q(\TX_DATA_reg[63]_0 [1]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[8] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[44]),
        .Q(\TX_DATA_reg[63]_0 [2]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[9] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[45]),
        .Q(\TX_DATA_reg[63]_0 [3]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b1)) 
    TX_HEADER_0_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_pma_init_data_sync_n_1),
        .Q(TX_HEADER_1_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    TX_HEADER_1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_pma_init_data_sync_n_7),
        .Q(TX_HEADER_1_reg_0[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[0]_i_1__0 
       (.I0(\TX_DATA_reg[63]_0 [33]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [0]),
        .I2(tx_data_i_64[0]),
        .I3(\TX_DATA_reg[63]_0 [52]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [6]),
        .O(\TX_DATA_reg[44]_0 [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[1]_i_1__0 
       (.I0(\TX_DATA_reg[63]_0 [34]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [1]),
        .I2(tx_data_i_64[1]),
        .I3(\TX_DATA_reg[63]_0 [53]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [7]),
        .O(\TX_DATA_reg[44]_0 [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[2]_i_1__0 
       (.I0(\TX_DATA_reg[63]_0 [35]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [2]),
        .I2(tx_data_i_64[2]),
        .I3(\TX_DATA_reg[63]_0 [54]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [8]),
        .O(\TX_DATA_reg[44]_0 [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[3]_i_1__0 
       (.I0(\TX_DATA_reg[63]_0 [36]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [3]),
        .I2(tx_data_i_64[3]),
        .I3(\TX_DATA_reg[63]_0 [55]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [9]),
        .O(\TX_DATA_reg[44]_0 [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[4]_i_1__0 
       (.I0(\TX_DATA_reg[63]_0 [37]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [4]),
        .I2(tx_data_i_64[4]),
        .I3(\TX_DATA_reg[63]_0 [56]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [10]),
        .O(\TX_DATA_reg[44]_0 [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[5]_i_1__0 
       (.I0(\TX_DATA_reg[63]_0 [38]),
        .I1(\SCRAMBLED_DATA_OUT_reg[5] [5]),
        .I2(tx_data_i_64[5]),
        .I3(\TX_DATA_reg[63]_0 [57]),
        .I4(\SCRAMBLED_DATA_OUT_reg[5] [11]),
        .O(\TX_DATA_reg[44]_0 [5]));
  aurora_64b66b_0_rst_sync_12 u_pma_init_data_sync
       (.CHANNEL_UP_TX_IF(CHANNEL_UP_TX_IF),
        .GEN_CH_BOND(GEN_CH_BOND),
        .Q(Q[6:3]),
        .RESET(RESET),
        .TX_HEADER_1_reg(u_pma_init_data_sync_n_7),
        .TX_HEADER_1_reg_0(TX_HEADER_1_reg_0),
        .TX_HEADER_1_reg_1(TX_HEADER_1_reg_1),
        .gen_cc_i(gen_cc_i),
        .stg5_reg_0(stg5_reg),
        .stg5_reg_1(u_pma_init_data_sync_n_1),
        .stg5_reg_2(u_pma_init_data_sync_n_2),
        .stg5_reg_3(u_pma_init_data_sync_n_3),
        .stg5_reg_4(u_pma_init_data_sync_n_4),
        .stg5_reg_5(u_pma_init_data_sync_n_5),
        .stg5_reg_6(u_pma_init_data_sync_n_6),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_SYM_GEN" *) 
module aurora_64b66b_0_SYM_GEN_17
   (stg5_reg,
    D,
    tempData,
    \TX_DATA_reg[63]_0 ,
    RESET,
    user_clk,
    txdatavalid_symgen_i,
    gen_cc_i,
    GEN_CH_BOND,
    TX_HEADER_1_reg_0,
    CHANNEL_UP_TX_IF,
    Q,
    scrambler,
    \TX_DATA_reg[55]_0 ,
    \TX_DATA_reg[63]_1 ,
    \TX_DATA_reg[59]_0 );
  output stg5_reg;
  output [1:0]D;
  output [5:0]tempData;
  output [57:0]\TX_DATA_reg[63]_0 ;
  input RESET;
  input user_clk;
  input txdatavalid_symgen_i;
  input [0:0]gen_cc_i;
  input [0:0]GEN_CH_BOND;
  input TX_HEADER_1_reg_0;
  input CHANNEL_UP_TX_IF;
  input [59:0]Q;
  input [11:0]scrambler;
  input [3:0]\TX_DATA_reg[55]_0 ;
  input \TX_DATA_reg[63]_1 ;
  input \TX_DATA_reg[59]_0 ;

  wire CHANNEL_UP_TX_IF;
  wire [1:0]D;
  wire [0:0]GEN_CH_BOND;
  wire [59:0]Q;
  wire RESET;
  wire [3:0]\TX_DATA_reg[55]_0 ;
  wire \TX_DATA_reg[59]_0 ;
  wire [57:0]\TX_DATA_reg[63]_0 ;
  wire \TX_DATA_reg[63]_1 ;
  wire TX_HEADER_1_reg_0;
  wire [0:0]gen_cc_i;
  wire [11:0]scrambler;
  wire stg5_reg;
  wire [5:0]tempData;
  wire [5:0]tx_data_i_128;
  wire txdatavalid_symgen_i;
  wire u_pma_init_data_sync_n_1;
  wire u_pma_init_data_sync_n_2;
  wire u_pma_init_data_sync_n_3;
  wire u_pma_init_data_sync_n_4;
  wire u_pma_init_data_sync_n_5;
  wire u_pma_init_data_sync_n_6;
  wire u_pma_init_data_sync_n_7;
  wire user_clk;

  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[0] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[52]),
        .Q(tx_data_i_128[0]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[10] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[46]),
        .Q(\TX_DATA_reg[63]_0 [4]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[11] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[47]),
        .Q(\TX_DATA_reg[63]_0 [5]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[12] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[48]),
        .Q(\TX_DATA_reg[63]_0 [6]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[13] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[49]),
        .Q(\TX_DATA_reg[63]_0 [7]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[14] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[50]),
        .Q(\TX_DATA_reg[63]_0 [8]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[15] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[51]),
        .Q(\TX_DATA_reg[63]_0 [9]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[16] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[36]),
        .Q(\TX_DATA_reg[63]_0 [10]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[17] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[37]),
        .Q(\TX_DATA_reg[63]_0 [11]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[18] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[38]),
        .Q(\TX_DATA_reg[63]_0 [12]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[19] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[39]),
        .Q(\TX_DATA_reg[63]_0 [13]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[1] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[53]),
        .Q(tx_data_i_128[1]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[20] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[40]),
        .Q(\TX_DATA_reg[63]_0 [14]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[21] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[41]),
        .Q(\TX_DATA_reg[63]_0 [15]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[22] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[42]),
        .Q(\TX_DATA_reg[63]_0 [16]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[23] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[43]),
        .Q(\TX_DATA_reg[63]_0 [17]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[24] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[28]),
        .Q(\TX_DATA_reg[63]_0 [18]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[25] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[29]),
        .Q(\TX_DATA_reg[63]_0 [19]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[26] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[30]),
        .Q(\TX_DATA_reg[63]_0 [20]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[27] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[31]),
        .Q(\TX_DATA_reg[63]_0 [21]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[28] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[32]),
        .Q(\TX_DATA_reg[63]_0 [22]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[29] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[33]),
        .Q(\TX_DATA_reg[63]_0 [23]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[2] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[54]),
        .Q(tx_data_i_128[2]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[30] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[34]),
        .Q(\TX_DATA_reg[63]_0 [24]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[31] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[35]),
        .Q(\TX_DATA_reg[63]_0 [25]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[32] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[20]),
        .Q(\TX_DATA_reg[63]_0 [26]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[33] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[21]),
        .Q(\TX_DATA_reg[63]_0 [27]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[34] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[22]),
        .Q(\TX_DATA_reg[63]_0 [28]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[35] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[23]),
        .Q(\TX_DATA_reg[63]_0 [29]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[36] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[24]),
        .Q(\TX_DATA_reg[63]_0 [30]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[37] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[25]),
        .Q(\TX_DATA_reg[63]_0 [31]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[38] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[26]),
        .Q(\TX_DATA_reg[63]_0 [32]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[39] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[27]),
        .Q(\TX_DATA_reg[63]_0 [33]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[3] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[55]),
        .Q(tx_data_i_128[3]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[40] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[12]),
        .Q(\TX_DATA_reg[63]_0 [34]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[41] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[13]),
        .Q(\TX_DATA_reg[63]_0 [35]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[42] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[14]),
        .Q(\TX_DATA_reg[63]_0 [36]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[43] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[15]),
        .Q(\TX_DATA_reg[63]_0 [37]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[44] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[16]),
        .Q(\TX_DATA_reg[63]_0 [38]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[45] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[17]),
        .Q(\TX_DATA_reg[63]_0 [39]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[46] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[18]),
        .Q(\TX_DATA_reg[63]_0 [40]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[47] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[19]),
        .Q(\TX_DATA_reg[63]_0 [41]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[48] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[8]),
        .Q(\TX_DATA_reg[63]_0 [42]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[49] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[9]),
        .Q(\TX_DATA_reg[63]_0 [43]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[4] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[56]),
        .Q(tx_data_i_128[4]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[50] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[10]),
        .Q(\TX_DATA_reg[63]_0 [44]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[51] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[11]),
        .Q(\TX_DATA_reg[63]_0 [45]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[52] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(\TX_DATA_reg[55]_0 [0]),
        .Q(\TX_DATA_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[53] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(\TX_DATA_reg[55]_0 [1]),
        .Q(\TX_DATA_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[54] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(\TX_DATA_reg[55]_0 [2]),
        .Q(\TX_DATA_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[55] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(\TX_DATA_reg[55]_0 [3]),
        .Q(\TX_DATA_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[56] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[0]),
        .Q(\TX_DATA_reg[63]_0 [50]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[57] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[1]),
        .Q(\TX_DATA_reg[63]_0 [51]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[58] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[2]),
        .Q(\TX_DATA_reg[63]_0 [52]),
        .R(\TX_DATA_reg[63]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[59] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_3),
        .Q(\TX_DATA_reg[63]_0 [53]),
        .S(\TX_DATA_reg[59]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[5] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[57]),
        .Q(tx_data_i_128[5]),
        .R(\TX_DATA_reg[63]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[60] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_4),
        .Q(\TX_DATA_reg[63]_0 [54]),
        .S(\TX_DATA_reg[59]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[61] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_5),
        .Q(\TX_DATA_reg[63]_0 [55]),
        .S(\TX_DATA_reg[59]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[62] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(u_pma_init_data_sync_n_6),
        .Q(\TX_DATA_reg[63]_0 [56]),
        .S(\TX_DATA_reg[59]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[63] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[7]),
        .Q(\TX_DATA_reg[63]_0 [57]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[6] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[58]),
        .Q(\TX_DATA_reg[63]_0 [0]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[7] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[59]),
        .Q(\TX_DATA_reg[63]_0 [1]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[8] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[44]),
        .Q(\TX_DATA_reg[63]_0 [2]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[9] 
       (.C(user_clk),
        .CE(u_pma_init_data_sync_n_2),
        .D(Q[45]),
        .Q(\TX_DATA_reg[63]_0 [3]),
        .R(\TX_DATA_reg[63]_1 ));
  FDRE #(
    .INIT(1'b1)) 
    TX_HEADER_0_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_pma_init_data_sync_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    TX_HEADER_1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_pma_init_data_sync_n_7),
        .Q(D[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[0]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [33]),
        .I1(scrambler[0]),
        .I2(tx_data_i_128[0]),
        .I3(\TX_DATA_reg[63]_0 [52]),
        .I4(scrambler[6]),
        .O(tempData[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[1]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [34]),
        .I1(scrambler[1]),
        .I2(tx_data_i_128[1]),
        .I3(\TX_DATA_reg[63]_0 [53]),
        .I4(scrambler[7]),
        .O(tempData[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[2]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [35]),
        .I1(scrambler[2]),
        .I2(tx_data_i_128[2]),
        .I3(\TX_DATA_reg[63]_0 [54]),
        .I4(scrambler[8]),
        .O(tempData[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[3]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [36]),
        .I1(scrambler[3]),
        .I2(tx_data_i_128[3]),
        .I3(\TX_DATA_reg[63]_0 [55]),
        .I4(scrambler[9]),
        .O(tempData[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[4]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [37]),
        .I1(scrambler[4]),
        .I2(tx_data_i_128[4]),
        .I3(\TX_DATA_reg[63]_0 [56]),
        .I4(scrambler[10]),
        .O(tempData[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[5]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [38]),
        .I1(scrambler[5]),
        .I2(tx_data_i_128[5]),
        .I3(\TX_DATA_reg[63]_0 [57]),
        .I4(scrambler[11]),
        .O(tempData[5]));
  aurora_64b66b_0_rst_sync_18 u_pma_init_data_sync
       (.CHANNEL_UP_TX_IF(CHANNEL_UP_TX_IF),
        .D(D),
        .GEN_CH_BOND(GEN_CH_BOND),
        .Q(Q[6:3]),
        .RESET(RESET),
        .TX_HEADER_1_reg(u_pma_init_data_sync_n_7),
        .TX_HEADER_1_reg_0(TX_HEADER_1_reg_0),
        .gen_cc_i(gen_cc_i),
        .stg5_reg_0(stg5_reg),
        .stg5_reg_1(u_pma_init_data_sync_n_1),
        .stg5_reg_2(u_pma_init_data_sync_n_2),
        .stg5_reg_3(u_pma_init_data_sync_n_3),
        .stg5_reg_4(u_pma_init_data_sync_n_4),
        .stg5_reg_5(u_pma_init_data_sync_n_5),
        .stg5_reg_6(u_pma_init_data_sync_n_6),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
endmodule

module aurora_64b66b_0_TX_STARTUP_FSM
   (tx_fsm_resetdone_i,
    stg5_reg,
    GT2_GTTXRESET_IN,
    mmcm_reset_i,
    gt_to_common_qpllreset_out,
    GT2_TXUSERRDY_IN,
    out,
    in0,
    init_clk,
    sync_clk,
    rst_drp,
    mmcm_not_locked);
  output tx_fsm_resetdone_i;
  output stg5_reg;
  output GT2_GTTXRESET_IN;
  output mmcm_reset_i;
  output gt_to_common_qpllreset_out;
  output GT2_TXUSERRDY_IN;
  input out;
  input in0;
  input init_clk;
  input sync_clk;
  input rst_drp;
  input mmcm_not_locked;

  wire GT2_GTTXRESET_IN;
  wire GT2_TXUSERRDY_IN;
  wire GTTXRESET_i_1_n_0;
  wire GTTXRESET_i_2_n_0;
  wire MMCM_RESET_i_1_n_0;
  wire QPLL_RESET_i_1_n_0;
  wire QPLL_RESET_i_2_n_0;
  wire TXUSERRDY_i_1_n_0;
  wire clear;
  wire gt_to_common_qpllreset_out;
  wire in0;
  wire init_clk;
  wire \init_wait_count[7]_i_1_n_0 ;
  wire \init_wait_count[7]_i_3_n_0 ;
  wire \init_wait_count[7]_i_4_n_0 ;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done_i_1_n_0;
  wire init_wait_done_i_2_n_0;
  wire init_wait_done_reg_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire mmcm_lock_r2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire mmcm_lock_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire mmcm_lock_sync1;
  wire mmcm_not_locked;
  wire mmcm_reset_i;
  wire out;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__0_0;
  wire pll_reset_asserted_i_1_n_0;
  wire pll_reset_asserted_i_2_n_0;
  wire pll_reset_asserted_reg_n_0;
  wire reset_time_out_i_4_n_0;
  wire reset_time_out_i_5_n_0;
  wire reset_time_out_reg_n_0;
  wire rst_drp;
  wire run_phase_alignment_int_i_1_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire sel;
  wire stg5;
  wire stg5_reg;
  wire sync_clk;
  wire time_out_2ms_i_1_n_0;
  wire time_out_2ms_i_2_n_0;
  wire time_out_2ms_i_3_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_500us_i_1_n_0;
  wire time_out_500us_i_2_n_0;
  wire time_out_500us_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_3_n_0 ;
  wire [18:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2_n_0 ;
  wire \time_out_counter_reg[0]_i_2_n_1 ;
  wire \time_out_counter_reg[0]_i_2_n_2 ;
  wire \time_out_counter_reg[0]_i_2_n_3 ;
  wire \time_out_counter_reg[0]_i_2_n_4 ;
  wire \time_out_counter_reg[0]_i_2_n_5 ;
  wire \time_out_counter_reg[0]_i_2_n_6 ;
  wire \time_out_counter_reg[0]_i_2_n_7 ;
  wire \time_out_counter_reg[12]_i_1_n_0 ;
  wire \time_out_counter_reg[12]_i_1_n_1 ;
  wire \time_out_counter_reg[12]_i_1_n_2 ;
  wire \time_out_counter_reg[12]_i_1_n_3 ;
  wire \time_out_counter_reg[12]_i_1_n_4 ;
  wire \time_out_counter_reg[12]_i_1_n_5 ;
  wire \time_out_counter_reg[12]_i_1_n_6 ;
  wire \time_out_counter_reg[12]_i_1_n_7 ;
  wire \time_out_counter_reg[16]_i_1_n_2 ;
  wire \time_out_counter_reg[16]_i_1_n_3 ;
  wire \time_out_counter_reg[16]_i_1_n_5 ;
  wire \time_out_counter_reg[16]_i_1_n_6 ;
  wire \time_out_counter_reg[16]_i_1_n_7 ;
  wire \time_out_counter_reg[4]_i_1_n_0 ;
  wire \time_out_counter_reg[4]_i_1_n_1 ;
  wire \time_out_counter_reg[4]_i_1_n_2 ;
  wire \time_out_counter_reg[4]_i_1_n_3 ;
  wire \time_out_counter_reg[4]_i_1_n_4 ;
  wire \time_out_counter_reg[4]_i_1_n_5 ;
  wire \time_out_counter_reg[4]_i_1_n_6 ;
  wire \time_out_counter_reg[4]_i_1_n_7 ;
  wire \time_out_counter_reg[8]_i_1_n_0 ;
  wire \time_out_counter_reg[8]_i_1_n_1 ;
  wire \time_out_counter_reg[8]_i_1_n_2 ;
  wire \time_out_counter_reg[8]_i_1_n_3 ;
  wire \time_out_counter_reg[8]_i_1_n_4 ;
  wire \time_out_counter_reg[8]_i_1_n_5 ;
  wire \time_out_counter_reg[8]_i_1_n_6 ;
  wire \time_out_counter_reg[8]_i_1_n_7 ;
  wire time_out_wait_bypass_i_2_n_0;
  wire time_out_wait_bypass_i_3_n_0;
  wire time_out_wait_bypass_i_4_n_0;
  wire time_out_wait_bypass_i_5_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_tlock_max_i_1_n_0;
  wire time_tlock_max_i_2_n_0;
  wire time_tlock_max_i_3_n_0;
  wire time_tlock_max_i_4_n_0;
  wire time_tlock_max_i_5_n_0;
  wire time_tlock_max_reg_n_0;
  (* RTL_KEEP = "true" *) wire tx_fsm_reset_done_int;
  wire tx_fsm_reset_done_int_i_1_n_0;
  (* RTL_KEEP = "true" *) wire tx_seq_scramb_reset_int;
  wire tx_seq_scramb_reset_int__0;
  wire tx_seq_scramb_reset_int_i_1_n_0;
  wire tx_seq_scramb_reset_int_i_3_n_0;
  wire tx_seq_scramb_reset_int_i_4_n_0;
  (* RTL_KEEP = "true" *) wire [7:0]tx_state;
  wire \tx_state[0]_i_2_n_0 ;
  wire \tx_state[0]_i_3_n_0 ;
  wire \tx_state[0]_i_4_n_0 ;
  wire \tx_state[1]_i_5_n_0 ;
  wire \tx_state[2]_i_3_n_0 ;
  wire \tx_state[2]_i_4_n_0 ;
  wire \tx_state[2]_i_5_n_0 ;
  wire \tx_state[3]_i_2_n_0 ;
  wire \tx_state[3]_i_3_n_0 ;
  wire \tx_state[3]_i_5_n_0 ;
  wire \tx_state[4]_i_2_n_0 ;
  wire \tx_state[4]_i_3_n_0 ;
  wire \tx_state[5]_i_10_n_0 ;
  wire \tx_state[5]_i_3_n_0 ;
  wire \tx_state[5]_i_6_n_0 ;
  wire \tx_state[5]_i_8_n_0 ;
  wire \tx_state[5]_i_9_n_0 ;
  wire \tx_state[6]_i_2_n_0 ;
  wire \tx_state[7]_i_1_n_0 ;
  wire \tx_state[7]_i_3_n_0 ;
  wire \tx_state[7]_i_4_n_0 ;
  wire \tx_state[7]_i_5_n_0 ;
  wire \tx_state[7]_i_6_n_0 ;
  wire \tx_state[7]_i_7_n_0 ;
  wire \tx_state[7]_i_8_n_0 ;
  wire \tx_state[7]_i_9_n_0 ;
  wire txclk_locked_c;
  wire u_rst_sync_plllock_n_1;
  wire u_rst_sync_run_phase_align_n_0;
  wire u_rst_sync_time_out_wait_bypass_n_0;
  wire u_rst_sync_time_out_wait_bypass_n_6;
  wire u_rst_sync_time_out_wait_bypass_n_7;
  wire u_rst_sync_tx_fsm_rst_done_n_0;
  wire u_rst_sync_tx_fsm_rst_done_n_1;
  wire u_rst_sync_txresetdone_n_0;
  wire u_rst_sync_txresetdone_n_2;
  wire u_rst_sync_txresetdone_n_3;
  wire \wait_bypass_count[0]_i_4_n_0 ;
  wire [16:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1_n_0 ;
  wire \wait_bypass_count_reg[12]_i_1_n_1 ;
  wire \wait_bypass_count_reg[12]_i_1_n_2 ;
  wire \wait_bypass_count_reg[12]_i_1_n_3 ;
  wire \wait_bypass_count_reg[12]_i_1_n_4 ;
  wire \wait_bypass_count_reg[12]_i_1_n_5 ;
  wire \wait_bypass_count_reg[12]_i_1_n_6 ;
  wire \wait_bypass_count_reg[12]_i_1_n_7 ;
  wire \wait_bypass_count_reg[16]_i_1_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1_n_7 ;
  wire \wait_time_cnt[0]_i_10_n_0 ;
  wire \wait_time_cnt[0]_i_11_n_0 ;
  wire \wait_time_cnt[0]_i_12_n_0 ;
  wire \wait_time_cnt[0]_i_13_n_0 ;
  wire \wait_time_cnt[0]_i_1_n_0 ;
  wire \wait_time_cnt[0]_i_4_n_0 ;
  wire \wait_time_cnt[0]_i_5_n_0 ;
  wire \wait_time_cnt[0]_i_6_n_0 ;
  wire \wait_time_cnt[0]_i_7_n_0 ;
  wire \wait_time_cnt[0]_i_8_n_0 ;
  wire \wait_time_cnt[0]_i_9_n_0 ;
  wire \wait_time_cnt[12]_i_2_n_0 ;
  wire \wait_time_cnt[12]_i_3_n_0 ;
  wire \wait_time_cnt[12]_i_4_n_0 ;
  wire \wait_time_cnt[12]_i_5_n_0 ;
  wire \wait_time_cnt[4]_i_2_n_0 ;
  wire \wait_time_cnt[4]_i_3_n_0 ;
  wire \wait_time_cnt[4]_i_4_n_0 ;
  wire \wait_time_cnt[4]_i_5_n_0 ;
  wire \wait_time_cnt[8]_i_2_n_0 ;
  wire \wait_time_cnt[8]_i_3_n_0 ;
  wire \wait_time_cnt[8]_i_4_n_0 ;
  wire \wait_time_cnt[8]_i_5_n_0 ;
  wire [15:0]wait_time_cnt_reg;
  wire \wait_time_cnt_reg[0]_i_3_n_0 ;
  wire \wait_time_cnt_reg[0]_i_3_n_1 ;
  wire \wait_time_cnt_reg[0]_i_3_n_2 ;
  wire \wait_time_cnt_reg[0]_i_3_n_3 ;
  wire \wait_time_cnt_reg[0]_i_3_n_4 ;
  wire \wait_time_cnt_reg[0]_i_3_n_5 ;
  wire \wait_time_cnt_reg[0]_i_3_n_6 ;
  wire \wait_time_cnt_reg[0]_i_3_n_7 ;
  wire \wait_time_cnt_reg[12]_i_1_n_1 ;
  wire \wait_time_cnt_reg[12]_i_1_n_2 ;
  wire \wait_time_cnt_reg[12]_i_1_n_3 ;
  wire \wait_time_cnt_reg[12]_i_1_n_4 ;
  wire \wait_time_cnt_reg[12]_i_1_n_5 ;
  wire \wait_time_cnt_reg[12]_i_1_n_6 ;
  wire \wait_time_cnt_reg[12]_i_1_n_7 ;
  wire \wait_time_cnt_reg[4]_i_1_n_0 ;
  wire \wait_time_cnt_reg[4]_i_1_n_1 ;
  wire \wait_time_cnt_reg[4]_i_1_n_2 ;
  wire \wait_time_cnt_reg[4]_i_1_n_3 ;
  wire \wait_time_cnt_reg[4]_i_1_n_4 ;
  wire \wait_time_cnt_reg[4]_i_1_n_5 ;
  wire \wait_time_cnt_reg[4]_i_1_n_6 ;
  wire \wait_time_cnt_reg[4]_i_1_n_7 ;
  wire \wait_time_cnt_reg[8]_i_1_n_0 ;
  wire \wait_time_cnt_reg[8]_i_1_n_1 ;
  wire \wait_time_cnt_reg[8]_i_1_n_2 ;
  wire \wait_time_cnt_reg[8]_i_1_n_3 ;
  wire \wait_time_cnt_reg[8]_i_1_n_4 ;
  wire \wait_time_cnt_reg[8]_i_1_n_5 ;
  wire \wait_time_cnt_reg[8]_i_1_n_6 ;
  wire \wait_time_cnt_reg[8]_i_1_n_7 ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED ;

  assign tx_fsm_resetdone_i = tx_fsm_reset_done_int;
  LUT6 #(
    .INIT(64'h119F9F9F11000000)) 
    GTTXRESET_i_1
       (.I0(tx_state[2]),
        .I1(tx_state[6]),
        .I2(\wait_time_cnt[0]_i_5_n_0 ),
        .I3(tx_state[0]),
        .I4(GTTXRESET_i_2_n_0),
        .I5(GT2_GTTXRESET_IN),
        .O(GTTXRESET_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    GTTXRESET_i_2
       (.I0(QPLL_RESET_i_2_n_0),
        .I1(tx_state[4]),
        .O(GTTXRESET_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    GTTXRESET_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(rst_drp),
        .D(GTTXRESET_i_1_n_0),
        .Q(GT2_GTTXRESET_IN));
  LUT1 #(
    .INIT(2'h1)) 
    MMCM_LOCK_inferred_i_1
       (.I0(mmcm_not_locked),
        .O(txclk_locked_c));
  LUT6 #(
    .INIT(64'hF7F7F5F74444F544)) 
    MMCM_RESET_i_1
       (.I0(tx_state[2]),
        .I1(\wait_time_cnt[0]_i_5_n_0 ),
        .I2(tx_state[6]),
        .I3(QPLL_RESET_i_2_n_0),
        .I4(tx_state[4]),
        .I5(mmcm_reset_i),
        .O(MMCM_RESET_i_1_n_0));
  FDCE #(
    .INIT(1'b1)) 
    MMCM_RESET_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(rst_drp),
        .D(MMCM_RESET_i_1_n_0),
        .Q(mmcm_reset_i));
  LUT5 #(
    .INIT(32'hFF7F0070)) 
    QPLL_RESET_i_1
       (.I0(pll_reset_asserted_reg_n_0),
        .I1(tx_state[0]),
        .I2(QPLL_RESET_i_2_n_0),
        .I3(tx_state[4]),
        .I4(gt_to_common_qpllreset_out),
        .O(QPLL_RESET_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    QPLL_RESET_i_2
       (.I0(tx_state[5]),
        .I1(tx_state[7]),
        .I2(tx_state[2]),
        .I3(tx_state[6]),
        .I4(tx_state[3]),
        .I5(tx_state[1]),
        .O(QPLL_RESET_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    QPLL_RESET_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(rst_drp),
        .D(QPLL_RESET_i_1_n_0),
        .Q(gt_to_common_qpllreset_out));
  LUT6 #(
    .INIT(64'hFFEFFFEF00000020)) 
    TXUSERRDY_i_1
       (.I0(tx_state[3]),
        .I1(tx_state[1]),
        .I2(pll_reset_asserted_i_2_n_0),
        .I3(tx_state[4]),
        .I4(tx_state[0]),
        .I5(GT2_TXUSERRDY_IN),
        .O(TXUSERRDY_i_1_n_0));
  FDPE #(
    .INIT(1'b0)) 
    TXUSERRDY_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(TXUSERRDY_i_1_n_0),
        .PRE(rst_drp),
        .Q(GT2_TXUSERRDY_IN));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1 
       (.I0(init_wait_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \init_wait_count[3]_i_1 
       (.I0(init_wait_count_reg[2]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \init_wait_count[5]_i_1 
       (.I0(init_wait_count_reg[4]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .I4(init_wait_count_reg[3]),
        .I5(init_wait_count_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \init_wait_count[6]_i_1 
       (.I0(\init_wait_count[7]_i_4_n_0 ),
        .I1(init_wait_count_reg[4]),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[6]),
        .O(p_0_in__0[6]));
  LUT3 #(
    .INIT(8'hFE)) 
    \init_wait_count[7]_i_1 
       (.I0(\init_wait_count[7]_i_3_n_0 ),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .O(\init_wait_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[7]_i_2 
       (.I0(\init_wait_count[7]_i_4_n_0 ),
        .I1(init_wait_count_reg[6]),
        .I2(init_wait_count_reg[5]),
        .I3(init_wait_count_reg[4]),
        .I4(init_wait_count_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \init_wait_count[7]_i_3 
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[7]),
        .I2(init_wait_count_reg[4]),
        .I3(init_wait_count_reg[5]),
        .I4(init_wait_count_reg[2]),
        .I5(init_wait_count_reg[3]),
        .O(\init_wait_count[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \init_wait_count[7]_i_4 
       (.I0(init_wait_count_reg[2]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .O(\init_wait_count[7]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0[0]),
        .Q(init_wait_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0[1]),
        .Q(init_wait_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0[2]),
        .Q(init_wait_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0[3]),
        .Q(init_wait_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0[4]),
        .Q(init_wait_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0[5]),
        .Q(init_wait_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[6] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0[6]),
        .Q(init_wait_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[7] 
       (.C(init_clk),
        .CE(\init_wait_count[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0[7]),
        .Q(init_wait_count_reg[7]));
  LUT4 #(
    .INIT(16'hFF02)) 
    init_wait_done_i_1
       (.I0(init_wait_done_i_2_n_0),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    init_wait_done_i_2
       (.I0(init_wait_count_reg[4]),
        .I1(init_wait_count_reg[5]),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[7]),
        .I5(init_wait_count_reg[6]),
        .O(init_wait_done_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(rst_drp),
        .D(init_wait_done_i_1_n_0),
        .Q(init_wait_done_reg_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE mmcm_lock_r2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(mmcm_lock_sync1),
        .Q(mmcm_lock_r2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE mmcm_lock_sync1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(mmcm_lock_sync),
        .Q(mmcm_lock_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE mmcm_lock_sync_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(txclk_locked_c),
        .Q(mmcm_lock_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100020)) 
    pll_reset_asserted_i_1
       (.I0(tx_state[0]),
        .I1(tx_state[4]),
        .I2(pll_reset_asserted_i_2_n_0),
        .I3(tx_state[3]),
        .I4(tx_state[1]),
        .I5(pll_reset_asserted_reg_n_0),
        .O(pll_reset_asserted_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    pll_reset_asserted_i_2
       (.I0(tx_state[6]),
        .I1(tx_state[2]),
        .I2(tx_state[7]),
        .I3(tx_state[5]),
        .O(pll_reset_asserted_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    pll_reset_asserted_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(rst_drp),
        .D(pll_reset_asserted_i_1_n_0),
        .Q(pll_reset_asserted_reg_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    reset_time_out_i_4
       (.I0(mmcm_lock_r2),
        .I1(tx_state[2]),
        .O(reset_time_out_i_4_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    reset_time_out_i_5
       (.I0(tx_state[4]),
        .I1(QPLL_RESET_i_2_n_0),
        .I2(tx_state[6]),
        .I3(\wait_time_cnt[0]_i_5_n_0 ),
        .O(reset_time_out_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(rst_drp),
        .D(u_rst_sync_plllock_n_1),
        .Q(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hDF08)) 
    run_phase_alignment_int_i_1
       (.I0(QPLL_RESET_i_2_n_0),
        .I1(tx_state[4]),
        .I2(tx_state[0]),
        .I3(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(rst_drp),
        .D(run_phase_alignment_int_i_1_n_0),
        .Q(run_phase_alignment_int_reg_n_0));
  LUT4 #(
    .INIT(16'h00AE)) 
    time_out_2ms_i_1
       (.I0(time_out_2ms_reg_n_0),
        .I1(time_out_2ms_i_2_n_0),
        .I2(time_out_2ms_i_3_n_0),
        .I3(reset_time_out_reg_n_0),
        .O(time_out_2ms_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    time_out_2ms_i_2
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[17]),
        .I2(time_out_counter_reg[2]),
        .I3(time_out_counter_reg[13]),
        .I4(time_tlock_max_i_3_n_0),
        .O(time_out_2ms_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFBF)) 
    time_out_2ms_i_3
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[15]),
        .I3(time_tlock_max_i_2_n_0),
        .O(time_out_2ms_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(time_out_2ms_i_1_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAEA)) 
    time_out_500us_i_1
       (.I0(time_out_500us_reg_n_0),
        .I1(time_out_500us_i_2_n_0),
        .I2(time_out_counter_reg[2]),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_2ms_i_3_n_0),
        .I5(reset_time_out_reg_n_0),
        .O(time_out_500us_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    time_out_500us_i_2
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[7]),
        .I4(time_out_counter_reg[17]),
        .I5(time_out_counter_reg[16]),
        .O(time_out_500us_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_500us_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(time_out_500us_i_1_n_0),
        .Q(time_out_500us_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \time_out_counter[0]_i_1 
       (.I0(time_out_2ms_i_3_n_0),
        .I1(time_out_counter_reg[17]),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[16]),
        .I4(time_tlock_max_i_3_n_0),
        .I5(time_out_counter_reg[2]),
        .O(time_out_counter));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_3 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2_n_0 ,\time_out_counter_reg[0]_i_2_n_1 ,\time_out_counter_reg[0]_i_2_n_2 ,\time_out_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2_n_4 ,\time_out_counter_reg[0]_i_2_n_5 ,\time_out_counter_reg[0]_i_2_n_6 ,\time_out_counter_reg[0]_i_2_n_7 }),
        .S({time_out_counter_reg[3:1],\time_out_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[12]_i_1 
       (.CI(\time_out_counter_reg[8]_i_1_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1_n_0 ,\time_out_counter_reg[12]_i_1_n_1 ,\time_out_counter_reg[12]_i_1_n_2 ,\time_out_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1_n_4 ,\time_out_counter_reg[12]_i_1_n_5 ,\time_out_counter_reg[12]_i_1_n_6 ,\time_out_counter_reg[12]_i_1_n_7 }),
        .S(time_out_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[16]_i_1 
       (.CI(\time_out_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1_n_2 ,\time_out_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED [3],\time_out_counter_reg[16]_i_1_n_5 ,\time_out_counter_reg[16]_i_1_n_6 ,\time_out_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,time_out_counter_reg[18:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[18] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1_n_5 ),
        .Q(time_out_counter_reg[18]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[4]_i_1 
       (.CI(\time_out_counter_reg[0]_i_2_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1_n_0 ,\time_out_counter_reg[4]_i_1_n_1 ,\time_out_counter_reg[4]_i_1_n_2 ,\time_out_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1_n_4 ,\time_out_counter_reg[4]_i_1_n_5 ,\time_out_counter_reg[4]_i_1_n_6 ,\time_out_counter_reg[4]_i_1_n_7 }),
        .S(time_out_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \time_out_counter_reg[8]_i_1 
       (.CI(\time_out_counter_reg[4]_i_1_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1_n_0 ,\time_out_counter_reg[8]_i_1_n_1 ,\time_out_counter_reg[8]_i_1_n_2 ,\time_out_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1_n_4 ,\time_out_counter_reg[8]_i_1_n_5 ,\time_out_counter_reg[8]_i_1_n_6 ,\time_out_counter_reg[8]_i_1_n_7 }),
        .S(time_out_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(init_clk),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    time_out_wait_bypass_i_2
       (.I0(wait_bypass_count_reg[3]),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[5]),
        .I3(wait_bypass_count_reg[6]),
        .I4(time_out_wait_bypass_i_3_n_0),
        .I5(time_out_wait_bypass_i_4_n_0),
        .O(time_out_wait_bypass_i_2_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    time_out_wait_bypass_i_3
       (.I0(wait_bypass_count_reg[0]),
        .I1(wait_bypass_count_reg[15]),
        .I2(wait_bypass_count_reg[16]),
        .I3(wait_bypass_count_reg[2]),
        .I4(wait_bypass_count_reg[1]),
        .O(time_out_wait_bypass_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    time_out_wait_bypass_i_4
       (.I0(wait_bypass_count_reg[9]),
        .I1(wait_bypass_count_reg[10]),
        .I2(wait_bypass_count_reg[7]),
        .I3(wait_bypass_count_reg[8]),
        .I4(time_out_wait_bypass_i_5_n_0),
        .O(time_out_wait_bypass_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    time_out_wait_bypass_i_5
       (.I0(wait_bypass_count_reg[11]),
        .I1(wait_bypass_count_reg[12]),
        .I2(wait_bypass_count_reg[13]),
        .I3(wait_bypass_count_reg[14]),
        .O(time_out_wait_bypass_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(u_rst_sync_tx_fsm_rst_done_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AABAAAAA)) 
    time_tlock_max_i_1
       (.I0(time_tlock_max_reg_n_0),
        .I1(time_tlock_max_i_2_n_0),
        .I2(time_out_counter_reg[2]),
        .I3(time_tlock_max_i_3_n_0),
        .I4(time_tlock_max_i_4_n_0),
        .I5(reset_time_out_reg_n_0),
        .O(time_tlock_max_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    time_tlock_max_i_2
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[1]),
        .I4(time_tlock_max_i_5_n_0),
        .O(time_tlock_max_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    time_tlock_max_i_3
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[7]),
        .I3(time_out_counter_reg[10]),
        .O(time_tlock_max_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    time_tlock_max_i_4
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[13]),
        .I4(time_out_counter_reg[17]),
        .I5(time_out_counter_reg[16]),
        .O(time_tlock_max_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    time_tlock_max_i_5
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[9]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[18]),
        .O(time_tlock_max_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(time_tlock_max_i_1_n_0),
        .Q(time_tlock_max_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    tx_fsm_reset_done_int_i_1
       (.I0(\tx_state[7]_i_4_n_0 ),
        .I1(tx_state[5]),
        .I2(tx_state[7]),
        .I3(tx_fsm_reset_done_int),
        .O(tx_fsm_reset_done_int_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .CLR(rst_drp),
        .D(tx_fsm_reset_done_int_i_1_n_0),
        .Q(tx_fsm_reset_done_int));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    tx_seq_scramb_reset_int_i_1
       (.I0(tx_state[5]),
        .I1(tx_state[4]),
        .I2(tx_state[3]),
        .I3(tx_seq_scramb_reset_int__0),
        .I4(tx_seq_scramb_reset_int),
        .O(tx_seq_scramb_reset_int_i_1_n_0));
  LUT6 #(
    .INIT(64'hEAFFFFEAEAEAEAEA)) 
    tx_seq_scramb_reset_int_i_2
       (.I0(tx_seq_scramb_reset_int_i_3_n_0),
        .I1(tx_seq_scramb_reset_int_i_4_n_0),
        .I2(tx_state[3]),
        .I3(tx_state[5]),
        .I4(tx_state[7]),
        .I5(\tx_state[7]_i_4_n_0 ),
        .O(tx_seq_scramb_reset_int__0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    tx_seq_scramb_reset_int_i_3
       (.I0(QPLL_RESET_i_2_n_0),
        .I1(tx_state[4]),
        .I2(tx_state[0]),
        .I3(\wait_time_cnt[0]_i_5_n_0 ),
        .I4(tx_state[2]),
        .I5(tx_state[6]),
        .O(tx_seq_scramb_reset_int_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    tx_seq_scramb_reset_int_i_4
       (.I0(\tx_state[7]_i_9_n_0 ),
        .I1(tx_state[6]),
        .I2(tx_state[2]),
        .I3(tx_state[7]),
        .I4(tx_state[5]),
        .I5(tx_state[1]),
        .O(tx_seq_scramb_reset_int_i_4_n_0));
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    tx_seq_scramb_reset_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_seq_scramb_reset_int_i_1_n_0),
        .PRE(rst_drp),
        .Q(tx_seq_scramb_reset_int));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \tx_state[0]_i_2 
       (.I0(\tx_state[5]_i_8_n_0 ),
        .I1(init_wait_done_reg_n_0),
        .I2(tx_state[1]),
        .I3(\tx_state[7]_i_8_n_0 ),
        .I4(time_tlock_max_reg_n_0),
        .I5(mmcm_lock_r2),
        .O(\tx_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \tx_state[0]_i_3 
       (.I0(time_out_500us_reg_n_0),
        .I1(tx_state[2]),
        .I2(tx_state[1]),
        .I3(tx_state[3]),
        .I4(\tx_state[3]_i_2_n_0 ),
        .O(\tx_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \tx_state[0]_i_4 
       (.I0(tx_state[1]),
        .I1(tx_state[3]),
        .I2(tx_state[2]),
        .I3(\tx_state[3]_i_2_n_0 ),
        .I4(time_out_2ms_reg_n_0),
        .O(\tx_state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tx_state[1]_i_5 
       (.I0(tx_state[7]),
        .I1(tx_state[2]),
        .I2(tx_state[4]),
        .I3(tx_state[3]),
        .O(\tx_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \tx_state[2]_i_3 
       (.I0(mmcm_lock_r2),
        .I1(time_tlock_max_reg_n_0),
        .I2(\tx_state[3]_i_2_n_0 ),
        .I3(tx_state[2]),
        .I4(tx_state[3]),
        .I5(tx_state[1]),
        .O(\tx_state[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA00)) 
    \tx_state[2]_i_4 
       (.I0(tx_state[6]),
        .I1(tx_state[0]),
        .I2(tx_state[1]),
        .I3(\tx_state[1]_i_5_n_0 ),
        .O(\tx_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000E000000000000)) 
    \tx_state[2]_i_5 
       (.I0(tx_state[0]),
        .I1(tx_state[7]),
        .I2(tx_state[1]),
        .I3(tx_state[6]),
        .I4(tx_state[2]),
        .I5(\tx_state[3]_i_5_n_0 ),
        .O(\tx_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_state[3]_i_2 
       (.I0(tx_state[6]),
        .I1(tx_state[0]),
        .I2(tx_state[7]),
        .I3(tx_state[4]),
        .O(\tx_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0202020002000200)) 
    \tx_state[3]_i_3 
       (.I0(\tx_state[3]_i_5_n_0 ),
        .I1(tx_state[1]),
        .I2(tx_state[6]),
        .I3(tx_state[7]),
        .I4(tx_state[0]),
        .I5(tx_state[2]),
        .O(\tx_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tx_state[3]_i_5 
       (.I0(tx_state[3]),
        .I1(tx_state[4]),
        .O(\tx_state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tx_state[4]_i_2 
       (.I0(tx_state[4]),
        .I1(tx_state[7]),
        .I2(tx_state[0]),
        .I3(tx_state[6]),
        .I4(time_out_500us_reg_n_0),
        .O(\tx_state[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \tx_state[4]_i_3 
       (.I0(tx_state[2]),
        .I1(tx_state[1]),
        .I2(tx_state[3]),
        .O(\tx_state[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \tx_state[5]_i_10 
       (.I0(tx_state[3]),
        .I1(tx_state[4]),
        .I2(tx_state[2]),
        .I3(tx_state[7]),
        .I4(tx_state[6]),
        .I5(tx_state[0]),
        .O(\tx_state[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \tx_state[5]_i_3 
       (.I0(tx_state[4]),
        .I1(tx_state[6]),
        .I2(tx_state[0]),
        .I3(tx_state[7]),
        .I4(tx_state[3]),
        .I5(\tx_state[5]_i_6_n_0 ),
        .O(\tx_state[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFF0AA80)) 
    \tx_state[5]_i_6 
       (.I0(tx_state[1]),
        .I1(tx_state[0]),
        .I2(tx_state[2]),
        .I3(tx_state[7]),
        .I4(tx_state[6]),
        .O(\tx_state[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_state[5]_i_8 
       (.I0(tx_state[3]),
        .I1(tx_state[2]),
        .I2(tx_state[4]),
        .I3(tx_state[7]),
        .I4(tx_state[0]),
        .I5(tx_state[6]),
        .O(\tx_state[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_state[5]_i_9 
       (.I0(tx_state[0]),
        .I1(tx_state[7]),
        .O(\tx_state[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \tx_state[6]_i_2 
       (.I0(\tx_state[3]_i_2_n_0 ),
        .I1(tx_state[2]),
        .I2(tx_state[3]),
        .I3(tx_state[1]),
        .O(\tx_state[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \tx_state[7]_i_1 
       (.I0(\tx_state[7]_i_3_n_0 ),
        .I1(tx_state[5]),
        .I2(\tx_state[7]_i_4_n_0 ),
        .I3(\tx_state[7]_i_5_n_0 ),
        .I4(\tx_state[7]_i_6_n_0 ),
        .O(\tx_state[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001030)) 
    \tx_state[7]_i_3 
       (.I0(tx_state[3]),
        .I1(tx_state[1]),
        .I2(pll_reset_asserted_i_2_n_0),
        .I3(tx_state[4]),
        .I4(tx_state[0]),
        .O(\tx_state[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_state[7]_i_4 
       (.I0(tx_state[0]),
        .I1(tx_state[4]),
        .I2(tx_state[1]),
        .I3(tx_state[3]),
        .I4(tx_state[6]),
        .I5(tx_state[2]),
        .O(\tx_state[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \tx_state[7]_i_5 
       (.I0(\tx_state[7]_i_9_n_0 ),
        .I1(tx_state[6]),
        .I2(tx_state[2]),
        .I3(tx_state[7]),
        .I4(tx_state[5]),
        .I5(tx_state[3]),
        .O(\tx_state[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4C4CFF4C)) 
    \tx_state[7]_i_6 
       (.I0(tx_state[2]),
        .I1(\wait_time_cnt[0]_i_5_n_0 ),
        .I2(tx_state[6]),
        .I3(QPLL_RESET_i_2_n_0),
        .I4(tx_state[4]),
        .O(\tx_state[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tx_state[7]_i_7 
       (.I0(tx_state[6]),
        .I1(tx_state[1]),
        .I2(tx_state[4]),
        .I3(tx_state[3]),
        .O(\tx_state[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \tx_state[7]_i_8 
       (.I0(tx_state[1]),
        .I1(tx_state[3]),
        .I2(tx_state[2]),
        .I3(\tx_state[3]_i_2_n_0 ),
        .O(\tx_state[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tx_state[7]_i_9 
       (.I0(tx_state[0]),
        .I1(tx_state[4]),
        .O(\tx_state[7]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \tx_state_reg[0] 
       (.C(init_clk),
        .CE(\tx_state[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0_0[0]),
        .Q(tx_state[0]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \tx_state_reg[1] 
       (.C(init_clk),
        .CE(\tx_state[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0_0[1]),
        .Q(tx_state[1]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \tx_state_reg[2] 
       (.C(init_clk),
        .CE(\tx_state[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0_0[2]),
        .Q(tx_state[2]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \tx_state_reg[3] 
       (.C(init_clk),
        .CE(\tx_state[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0_0[3]),
        .Q(tx_state[3]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \tx_state_reg[4] 
       (.C(init_clk),
        .CE(\tx_state[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0_0[4]),
        .Q(tx_state[4]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \tx_state_reg[5] 
       (.C(init_clk),
        .CE(\tx_state[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0_0[5]),
        .Q(tx_state[5]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \tx_state_reg[6] 
       (.C(init_clk),
        .CE(\tx_state[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0_0[6]),
        .Q(tx_state[6]));
  (* FSM_ENCODED_STATES = "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \tx_state_reg[7] 
       (.C(init_clk),
        .CE(\tx_state[7]_i_1_n_0 ),
        .CLR(rst_drp),
        .D(p_0_in__0_0[7]),
        .Q(tx_state[7]));
  aurora_64b66b_0_rst_sync__parameterized1 u_rst_sync_plllock
       (.D({p_0_in__0_0[6],p_0_in__0_0[1]}),
        .Q(tx_state[3:1]),
        .init_clk(init_clk),
        .out(out),
        .reset_time_out_reg(u_rst_sync_plllock_n_1),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .reset_time_out_reg_1(\tx_state[7]_i_5_n_0 ),
        .reset_time_out_reg_2(\tx_state[7]_i_4_n_0 ),
        .reset_time_out_reg_3({tx_state[7],tx_state[3],tx_state[1]}),
        .reset_time_out_reg_4(reset_time_out_i_5_n_0),
        .reset_time_out_reg_5(\tx_state[7]_i_3_n_0 ),
        .reset_time_out_reg_6(u_rst_sync_txresetdone_n_0),
        .reset_time_out_reg_7(reset_time_out_i_4_n_0),
        .reset_time_out_reg_8(\tx_state[7]_i_9_n_0 ),
        .sel(sel),
        .stg5(stg5),
        .\tx_state_reg[1] (u_rst_sync_txresetdone_n_3),
        .\tx_state_reg[1]_0 (u_rst_sync_time_out_wait_bypass_n_6),
        .\tx_state_reg[1]_1 (\tx_state[3]_i_2_n_0 ),
        .\tx_state_reg[6] (\tx_state[6]_i_2_n_0 ),
        .\tx_state_reg[6]_0 (time_out_2ms_reg_n_0),
        .\tx_state_reg[6]_1 (u_rst_sync_time_out_wait_bypass_n_7));
  aurora_64b66b_0_rst_sync__parameterized1_38 u_rst_sync_run_phase_align
       (.clear(clear),
        .in0(run_phase_alignment_int_reg_n_0),
        .stg5_reg_0(u_rst_sync_run_phase_align_n_0),
        .sync_clk(sync_clk));
  aurora_64b66b_0_rst_sync__parameterized1_39 u_rst_sync_time_out_wait_bypass
       (.D({p_0_in__0_0[7],p_0_in__0_0[5],p_0_in__0_0[3:2],p_0_in__0_0[0]}),
        .Q(tx_state),
        .in0(time_out_wait_bypass_reg_n_0),
        .init_clk(init_clk),
        .out(mmcm_lock_r2),
        .sel(sel),
        .stg5(stg5),
        .stg5_reg_0(u_rst_sync_time_out_wait_bypass_n_0),
        .stg5_reg_1(u_rst_sync_time_out_wait_bypass_n_7),
        .\tx_state[5]_i_4_0 (\tx_state[3]_i_5_n_0 ),
        .\tx_state[5]_i_4_1 (\tx_state[5]_i_9_n_0 ),
        .\tx_state[5]_i_4_2 (\tx_state[5]_i_10_n_0 ),
        .\tx_state_reg[0] (u_rst_sync_time_out_wait_bypass_n_6),
        .\tx_state_reg[0]_0 (\tx_state[0]_i_2_n_0 ),
        .\tx_state_reg[0]_1 (\tx_state[0]_i_3_n_0 ),
        .\tx_state_reg[0]_2 (\tx_state[0]_i_4_n_0 ),
        .\tx_state_reg[1] (\tx_state[1]_i_5_n_0 ),
        .\tx_state_reg[2] (\tx_state[2]_i_3_n_0 ),
        .\tx_state_reg[2]_0 (\tx_state[2]_i_4_n_0 ),
        .\tx_state_reg[2]_1 (\tx_state[2]_i_5_n_0 ),
        .\tx_state_reg[3] (\tx_state[3]_i_2_n_0 ),
        .\tx_state_reg[3]_0 (\tx_state[3]_i_3_n_0 ),
        .\tx_state_reg[3]_1 (u_rst_sync_txresetdone_n_3),
        .\tx_state_reg[5] (\tx_state[5]_i_3_n_0 ),
        .\tx_state_reg[5]_0 (u_rst_sync_txresetdone_n_2),
        .\tx_state_reg[5]_1 (time_tlock_max_reg_n_0),
        .\tx_state_reg[5]_2 (\tx_state[6]_i_2_n_0 ),
        .\tx_state_reg[5]_3 (time_out_2ms_reg_n_0),
        .\tx_state_reg[7] (\tx_state[7]_i_7_n_0 ),
        .\tx_state_reg[7]_0 (\tx_state[7]_i_8_n_0 ));
  aurora_64b66b_0_rst_sync__parameterized1_40 u_rst_sync_tx_fsm_rst_done
       (.in0(time_out_wait_bypass_reg_n_0),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(tx_fsm_reset_done_int),
        .stg5_reg_0(u_rst_sync_tx_fsm_rst_done_n_1),
        .sync_clk(sync_clk),
        .time_out_wait_bypass_reg(u_rst_sync_tx_fsm_rst_done_n_0),
        .time_out_wait_bypass_reg_0(time_out_wait_bypass_i_2_n_0),
        .time_out_wait_bypass_reg_1(u_rst_sync_run_phase_align_n_0));
  aurora_64b66b_0_rst_sync__parameterized1_41 u_rst_sync_tx_seq_scram_rst
       (.out(tx_seq_scramb_reset_int),
        .stg5_reg_0(stg5_reg),
        .sync_clk(sync_clk));
  aurora_64b66b_0_rst_sync__parameterized1_42 u_rst_sync_txresetdone
       (.D(p_0_in__0_0[4]),
        .Q({tx_state[7:4],tx_state[1:0]}),
        .in0(in0),
        .init_clk(init_clk),
        .sel(sel),
        .stg5_reg_0(u_rst_sync_txresetdone_n_0),
        .time_out_500us_reg(u_rst_sync_txresetdone_n_3),
        .\tx_state_reg[1] (u_rst_sync_txresetdone_n_2),
        .\tx_state_reg[3] (time_out_500us_reg_n_0),
        .\tx_state_reg[4] (\tx_state[4]_i_2_n_0 ),
        .\tx_state_reg[4]_0 (\tx_state[4]_i_3_n_0 ),
        .\tx_state_reg[4]_1 (u_rst_sync_time_out_wait_bypass_n_0),
        .\tx_state_reg[5] (\tx_state[5]_i_8_n_0 ),
        .\tx_state_reg[5]_0 (init_wait_done_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_4 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[0] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[0]_i_3_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_bypass_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3_n_0 ,\wait_bypass_count_reg[0]_i_3_n_1 ,\wait_bypass_count_reg[0]_i_3_n_2 ,\wait_bypass_count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3_n_4 ,\wait_bypass_count_reg[0]_i_3_n_5 ,\wait_bypass_count_reg[0]_i_3_n_6 ,\wait_bypass_count_reg[0]_i_3_n_7 }),
        .S({wait_bypass_count_reg[3:1],\wait_bypass_count[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[10] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[8]_i_1_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[11] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[8]_i_1_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[12] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[12]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_bypass_count_reg[12]_i_1 
       (.CI(\wait_bypass_count_reg[8]_i_1_n_0 ),
        .CO({\wait_bypass_count_reg[12]_i_1_n_0 ,\wait_bypass_count_reg[12]_i_1_n_1 ,\wait_bypass_count_reg[12]_i_1_n_2 ,\wait_bypass_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[12]_i_1_n_4 ,\wait_bypass_count_reg[12]_i_1_n_5 ,\wait_bypass_count_reg[12]_i_1_n_6 ,\wait_bypass_count_reg[12]_i_1_n_7 }),
        .S(wait_bypass_count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[13] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[12]_i_1_n_6 ),
        .Q(wait_bypass_count_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[14] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[12]_i_1_n_5 ),
        .Q(wait_bypass_count_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[15] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[12]_i_1_n_4 ),
        .Q(wait_bypass_count_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[16] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[16]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[16]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_bypass_count_reg[16]_i_1 
       (.CI(\wait_bypass_count_reg[12]_i_1_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED [3:1],\wait_bypass_count_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,wait_bypass_count_reg[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[1] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[0]_i_3_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[2] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[0]_i_3_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[3] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[0]_i_3_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[4] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[4]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_bypass_count_reg[4]_i_1 
       (.CI(\wait_bypass_count_reg[0]_i_3_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1_n_0 ,\wait_bypass_count_reg[4]_i_1_n_1 ,\wait_bypass_count_reg[4]_i_1_n_2 ,\wait_bypass_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1_n_4 ,\wait_bypass_count_reg[4]_i_1_n_5 ,\wait_bypass_count_reg[4]_i_1_n_6 ,\wait_bypass_count_reg[4]_i_1_n_7 }),
        .S(wait_bypass_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[5] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[4]_i_1_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[6] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[4]_i_1_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[7] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[4]_i_1_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[8] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[8]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_bypass_count_reg[8]_i_1 
       (.CI(\wait_bypass_count_reg[4]_i_1_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1_n_0 ,\wait_bypass_count_reg[8]_i_1_n_1 ,\wait_bypass_count_reg[8]_i_1_n_2 ,\wait_bypass_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1_n_4 ,\wait_bypass_count_reg[8]_i_1_n_5 ,\wait_bypass_count_reg[8]_i_1_n_6 ,\wait_bypass_count_reg[8]_i_1_n_7 }),
        .S(wait_bypass_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_bypass_count_reg[9] 
       (.C(sync_clk),
        .CE(u_rst_sync_tx_fsm_rst_done_n_1),
        .D(\wait_bypass_count_reg[8]_i_1_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    \wait_time_cnt[0]_i_1 
       (.I0(\wait_time_cnt[0]_i_4_n_0 ),
        .I1(tx_state[3]),
        .I2(tx_state[1]),
        .I3(tx_state[6]),
        .I4(\wait_time_cnt[0]_i_5_n_0 ),
        .O(\wait_time_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_10 
       (.I0(wait_time_cnt_reg[3]),
        .O(\wait_time_cnt[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_11 
       (.I0(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_12 
       (.I0(wait_time_cnt_reg[1]),
        .O(\wait_time_cnt[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_13 
       (.I0(wait_time_cnt_reg[0]),
        .O(\wait_time_cnt[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_2 
       (.I0(\wait_time_cnt[0]_i_6_n_0 ),
        .I1(\wait_time_cnt[0]_i_7_n_0 ),
        .I2(\wait_time_cnt[0]_i_8_n_0 ),
        .I3(\wait_time_cnt[0]_i_9_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wait_time_cnt[0]_i_4 
       (.I0(tx_state[5]),
        .I1(tx_state[7]),
        .I2(tx_state[2]),
        .I3(tx_state[6]),
        .I4(tx_state[4]),
        .I5(tx_state[0]),
        .O(\wait_time_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wait_time_cnt[0]_i_5 
       (.I0(tx_state[0]),
        .I1(tx_state[4]),
        .I2(tx_state[1]),
        .I3(tx_state[3]),
        .I4(tx_state[7]),
        .I5(tx_state[5]),
        .O(\wait_time_cnt[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_6 
       (.I0(wait_time_cnt_reg[5]),
        .I1(wait_time_cnt_reg[4]),
        .I2(wait_time_cnt_reg[7]),
        .I3(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_7 
       (.I0(wait_time_cnt_reg[1]),
        .I1(wait_time_cnt_reg[0]),
        .I2(wait_time_cnt_reg[3]),
        .I3(wait_time_cnt_reg[2]),
        .O(\wait_time_cnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_8 
       (.I0(wait_time_cnt_reg[13]),
        .I1(wait_time_cnt_reg[12]),
        .I2(wait_time_cnt_reg[15]),
        .I3(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_time_cnt[0]_i_9 
       (.I0(wait_time_cnt_reg[9]),
        .I1(wait_time_cnt_reg[8]),
        .I2(wait_time_cnt_reg[11]),
        .I3(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_2 
       (.I0(wait_time_cnt_reg[15]),
        .O(\wait_time_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_3 
       (.I0(wait_time_cnt_reg[14]),
        .O(\wait_time_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_4 
       (.I0(wait_time_cnt_reg[13]),
        .O(\wait_time_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[12]_i_5 
       (.I0(wait_time_cnt_reg[12]),
        .O(\wait_time_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_2 
       (.I0(wait_time_cnt_reg[7]),
        .O(\wait_time_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_3 
       (.I0(wait_time_cnt_reg[6]),
        .O(\wait_time_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_4 
       (.I0(wait_time_cnt_reg[5]),
        .O(\wait_time_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[4]_i_5 
       (.I0(wait_time_cnt_reg[4]),
        .O(\wait_time_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_2 
       (.I0(wait_time_cnt_reg[11]),
        .O(\wait_time_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_3 
       (.I0(wait_time_cnt_reg[10]),
        .O(\wait_time_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_4 
       (.I0(wait_time_cnt_reg[9]),
        .O(\wait_time_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[8]_i_5 
       (.I0(wait_time_cnt_reg[8]),
        .O(\wait_time_cnt[8]_i_5_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3_n_7 ),
        .Q(wait_time_cnt_reg[0]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_time_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\wait_time_cnt_reg[0]_i_3_n_0 ,\wait_time_cnt_reg[0]_i_3_n_1 ,\wait_time_cnt_reg[0]_i_3_n_2 ,\wait_time_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[0]_i_3_n_4 ,\wait_time_cnt_reg[0]_i_3_n_5 ,\wait_time_cnt_reg[0]_i_3_n_6 ,\wait_time_cnt_reg[0]_i_3_n_7 }),
        .S({\wait_time_cnt[0]_i_10_n_0 ,\wait_time_cnt[0]_i_11_n_0 ,\wait_time_cnt[0]_i_12_n_0 ,\wait_time_cnt[0]_i_13_n_0 }));
  FDSE \wait_time_cnt_reg[10] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1_n_5 ),
        .Q(wait_time_cnt_reg[10]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[11] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1_n_4 ),
        .Q(wait_time_cnt_reg[11]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[12] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1_n_7 ),
        .Q(wait_time_cnt_reg[12]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_time_cnt_reg[12]_i_1 
       (.CI(\wait_time_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\wait_time_cnt_reg[12]_i_1_n_1 ,\wait_time_cnt_reg[12]_i_1_n_2 ,\wait_time_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[12]_i_1_n_4 ,\wait_time_cnt_reg[12]_i_1_n_5 ,\wait_time_cnt_reg[12]_i_1_n_6 ,\wait_time_cnt_reg[12]_i_1_n_7 }),
        .S({\wait_time_cnt[12]_i_2_n_0 ,\wait_time_cnt[12]_i_3_n_0 ,\wait_time_cnt[12]_i_4_n_0 ,\wait_time_cnt[12]_i_5_n_0 }));
  FDRE \wait_time_cnt_reg[13] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1_n_6 ),
        .Q(wait_time_cnt_reg[13]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[14] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1_n_5 ),
        .Q(wait_time_cnt_reg[14]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[15] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[12]_i_1_n_4 ),
        .Q(wait_time_cnt_reg[15]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDSE \wait_time_cnt_reg[1] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3_n_6 ),
        .Q(wait_time_cnt_reg[1]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[2] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3_n_5 ),
        .Q(wait_time_cnt_reg[2]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[3] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[0]_i_3_n_4 ),
        .Q(wait_time_cnt_reg[3]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[4] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1_n_7 ),
        .Q(wait_time_cnt_reg[4]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_time_cnt_reg[4]_i_1 
       (.CI(\wait_time_cnt_reg[0]_i_3_n_0 ),
        .CO({\wait_time_cnt_reg[4]_i_1_n_0 ,\wait_time_cnt_reg[4]_i_1_n_1 ,\wait_time_cnt_reg[4]_i_1_n_2 ,\wait_time_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[4]_i_1_n_4 ,\wait_time_cnt_reg[4]_i_1_n_5 ,\wait_time_cnt_reg[4]_i_1_n_6 ,\wait_time_cnt_reg[4]_i_1_n_7 }),
        .S({\wait_time_cnt[4]_i_2_n_0 ,\wait_time_cnt[4]_i_3_n_0 ,\wait_time_cnt[4]_i_4_n_0 ,\wait_time_cnt[4]_i_5_n_0 }));
  FDSE \wait_time_cnt_reg[5] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1_n_6 ),
        .Q(wait_time_cnt_reg[5]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  FDSE \wait_time_cnt_reg[6] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1_n_5 ),
        .Q(wait_time_cnt_reg[6]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  FDSE \wait_time_cnt_reg[7] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[4]_i_1_n_4 ),
        .Q(wait_time_cnt_reg[7]),
        .S(\wait_time_cnt[0]_i_1_n_0 ));
  FDRE \wait_time_cnt_reg[8] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1_n_7 ),
        .Q(wait_time_cnt_reg[8]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wait_time_cnt_reg[8]_i_1 
       (.CI(\wait_time_cnt_reg[4]_i_1_n_0 ),
        .CO({\wait_time_cnt_reg[8]_i_1_n_0 ,\wait_time_cnt_reg[8]_i_1_n_1 ,\wait_time_cnt_reg[8]_i_1_n_2 ,\wait_time_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\wait_time_cnt_reg[8]_i_1_n_4 ,\wait_time_cnt_reg[8]_i_1_n_5 ,\wait_time_cnt_reg[8]_i_1_n_6 ,\wait_time_cnt_reg[8]_i_1_n_7 }),
        .S({\wait_time_cnt[8]_i_2_n_0 ,\wait_time_cnt[8]_i_3_n_0 ,\wait_time_cnt[8]_i_4_n_0 ,\wait_time_cnt[8]_i_5_n_0 }));
  FDRE \wait_time_cnt_reg[9] 
       (.C(init_clk),
        .CE(sel),
        .D(\wait_time_cnt_reg[8]_i_1_n_6 ),
        .Q(wait_time_cnt_reg[9]),
        .R(\wait_time_cnt[0]_i_1_n_0 ));
endmodule

module aurora_64b66b_0_TX_STREAM
   (gen_cc_i,
    tx_pe_data_v_i,
    extend_cc_r,
    s_axi_tx_tready,
    \TX_PE_DATA_reg[0] ,
    R0,
    user_clk,
    do_cc_r_reg0,
    TXDATAVALID_IN,
    Q,
    s_axi_tx_tvalid,
    s_axi_tx_tdata);
  output [0:2]gen_cc_i;
  output [0:0]tx_pe_data_v_i;
  output extend_cc_r;
  output s_axi_tx_tready;
  output [191:0]\TX_PE_DATA_reg[0] ;
  input R0;
  input user_clk;
  input do_cc_r_reg0;
  input TXDATAVALID_IN;
  input Q;
  input s_axi_tx_tvalid;
  input [0:191]s_axi_tx_tdata;

  wire Q;
  wire R0;
  wire TXDATAVALID_IN;
  wire [191:0]\TX_PE_DATA_reg[0] ;
  wire do_cc_r_reg0;
  wire extend_cc_r;
  wire [0:2]gen_cc_i;
  wire [0:191]s_axi_tx_tdata;
  wire s_axi_tx_tready;
  wire s_axi_tx_tvalid;
  wire [0:0]tx_pe_data_v_i;
  wire tx_stream_control_sm_i_n_5;
  wire user_clk;

  aurora_64b66b_0_TX_STREAM_CONTROL_SM tx_stream_control_sm_i
       (.Q(Q),
        .R0(R0),
        .TXDATAVALID_IN(TXDATAVALID_IN),
        .do_cc_r_reg0(do_cc_r_reg0),
        .extend_cc_r(extend_cc_r),
        .gen_cc_i(gen_cc_i),
        .s_axi_tx_tready(s_axi_tx_tready),
        .s_axi_tx_tvalid(s_axi_tx_tvalid),
        .s_axi_tx_tvalid_0(tx_stream_control_sm_i_n_5),
        .user_clk(user_clk));
  aurora_64b66b_0_TX_STREAM_DATAPATH tx_stream_datapath_i
       (.\TX_PE_DATA_V_reg[0]_0 (tx_stream_control_sm_i_n_5),
        .\TX_PE_DATA_reg[0]_0 (\TX_PE_DATA_reg[0] ),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .tx_pe_data_v_i(tx_pe_data_v_i),
        .user_clk(user_clk));
endmodule

module aurora_64b66b_0_TX_STREAM_CONTROL_SM
   (gen_cc_i,
    extend_cc_r,
    s_axi_tx_tready,
    s_axi_tx_tvalid_0,
    R0,
    user_clk,
    do_cc_r_reg0,
    TXDATAVALID_IN,
    Q,
    s_axi_tx_tvalid);
  output [0:2]gen_cc_i;
  output extend_cc_r;
  output s_axi_tx_tready;
  output s_axi_tx_tvalid_0;
  input R0;
  input user_clk;
  input do_cc_r_reg0;
  input TXDATAVALID_IN;
  input Q;
  input s_axi_tx_tvalid;

  wire Q;
  wire R0;
  wire TXDATAVALID_IN;
  wire do_cc_r;
  wire do_cc_r_reg0;
  wire extend_cc_r;
  wire extend_cc_r_i_1_n_0;
  wire [0:2]gen_cc_i;
  wire s_axi_tx_tready;
  wire s_axi_tx_tvalid;
  wire s_axi_tx_tvalid_0;
  wire tx_dst_rdy_n_i;
  wire tx_dst_rdy_n_r0__0;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TX_PE_DATA_V[0]_i_1 
       (.I0(s_axi_tx_tvalid),
        .I1(tx_dst_rdy_n_i),
        .O(s_axi_tx_tvalid_0));
  FDRE #(
    .INIT(1'b0)) 
    do_cc_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(do_cc_r_reg0),
        .Q(do_cc_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB0)) 
    extend_cc_r_i_1
       (.I0(extend_cc_r),
        .I1(TXDATAVALID_IN),
        .I2(Q),
        .O(extend_cc_r_i_1_n_0));
  FDRE extend_cc_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(extend_cc_r_i_1_n_0),
        .Q(extend_cc_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gen_cc_flop_0_i
       (.C(user_clk),
        .CE(1'b1),
        .D(do_cc_r),
        .Q(gen_cc_i[0]),
        .R(R0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gen_cc_flop_1_i
       (.C(user_clk),
        .CE(1'b1),
        .D(do_cc_r),
        .Q(gen_cc_i[1]),
        .R(R0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gen_cc_flop_2_i
       (.C(user_clk),
        .CE(1'b1),
        .D(do_cc_r),
        .Q(gen_cc_i[2]),
        .R(R0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_tx_tready_INST_0
       (.I0(tx_dst_rdy_n_i),
        .O(s_axi_tx_tready));
  LUT3 #(
    .INIT(8'hFD)) 
    tx_dst_rdy_n_r0
       (.I0(TXDATAVALID_IN),
        .I1(Q),
        .I2(do_cc_r),
        .O(tx_dst_rdy_n_r0__0));
  FDSE tx_dst_rdy_n_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(tx_dst_rdy_n_r0__0),
        .Q(tx_dst_rdy_n_i),
        .S(R0));
endmodule

module aurora_64b66b_0_TX_STREAM_DATAPATH
   (tx_pe_data_v_i,
    \TX_PE_DATA_reg[0]_0 ,
    \TX_PE_DATA_V_reg[0]_0 ,
    user_clk,
    s_axi_tx_tdata);
  output [0:0]tx_pe_data_v_i;
  output [191:0]\TX_PE_DATA_reg[0]_0 ;
  input \TX_PE_DATA_V_reg[0]_0 ;
  input user_clk;
  input [0:191]s_axi_tx_tdata;

  wire \TX_PE_DATA_V_reg[0]_0 ;
  wire [191:0]\TX_PE_DATA_reg[0]_0 ;
  wire [0:191]s_axi_tx_tdata;
  wire [0:0]tx_pe_data_v_i;
  wire user_clk;

  FDRE \TX_PE_DATA_V_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_V_reg[0]_0 ),
        .Q(tx_pe_data_v_i),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[0]),
        .Q(\TX_PE_DATA_reg[0]_0 [191]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[100] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[100]),
        .Q(\TX_PE_DATA_reg[0]_0 [91]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[101] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[101]),
        .Q(\TX_PE_DATA_reg[0]_0 [90]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[102] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[102]),
        .Q(\TX_PE_DATA_reg[0]_0 [89]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[103] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[103]),
        .Q(\TX_PE_DATA_reg[0]_0 [88]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[104] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[104]),
        .Q(\TX_PE_DATA_reg[0]_0 [87]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[105] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[105]),
        .Q(\TX_PE_DATA_reg[0]_0 [86]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[106] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[106]),
        .Q(\TX_PE_DATA_reg[0]_0 [85]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[107] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[107]),
        .Q(\TX_PE_DATA_reg[0]_0 [84]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[108] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[108]),
        .Q(\TX_PE_DATA_reg[0]_0 [83]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[109] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[109]),
        .Q(\TX_PE_DATA_reg[0]_0 [82]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[10]),
        .Q(\TX_PE_DATA_reg[0]_0 [181]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[110] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[110]),
        .Q(\TX_PE_DATA_reg[0]_0 [81]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[111] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[111]),
        .Q(\TX_PE_DATA_reg[0]_0 [80]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[112] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[112]),
        .Q(\TX_PE_DATA_reg[0]_0 [79]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[113] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[113]),
        .Q(\TX_PE_DATA_reg[0]_0 [78]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[114] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[114]),
        .Q(\TX_PE_DATA_reg[0]_0 [77]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[115] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[115]),
        .Q(\TX_PE_DATA_reg[0]_0 [76]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[116] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[116]),
        .Q(\TX_PE_DATA_reg[0]_0 [75]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[117] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[117]),
        .Q(\TX_PE_DATA_reg[0]_0 [74]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[118] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[118]),
        .Q(\TX_PE_DATA_reg[0]_0 [73]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[119] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[119]),
        .Q(\TX_PE_DATA_reg[0]_0 [72]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[11]),
        .Q(\TX_PE_DATA_reg[0]_0 [180]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[120] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[120]),
        .Q(\TX_PE_DATA_reg[0]_0 [71]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[121] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[121]),
        .Q(\TX_PE_DATA_reg[0]_0 [70]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[122] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[122]),
        .Q(\TX_PE_DATA_reg[0]_0 [69]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[123] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[123]),
        .Q(\TX_PE_DATA_reg[0]_0 [68]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[124] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[124]),
        .Q(\TX_PE_DATA_reg[0]_0 [67]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[125] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[125]),
        .Q(\TX_PE_DATA_reg[0]_0 [66]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[126] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[126]),
        .Q(\TX_PE_DATA_reg[0]_0 [65]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[127] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[127]),
        .Q(\TX_PE_DATA_reg[0]_0 [64]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[128] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[128]),
        .Q(\TX_PE_DATA_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[129] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[129]),
        .Q(\TX_PE_DATA_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[12]),
        .Q(\TX_PE_DATA_reg[0]_0 [179]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[130] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[130]),
        .Q(\TX_PE_DATA_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[131] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[131]),
        .Q(\TX_PE_DATA_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[132] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[132]),
        .Q(\TX_PE_DATA_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[133] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[133]),
        .Q(\TX_PE_DATA_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[134] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[134]),
        .Q(\TX_PE_DATA_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[135] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[135]),
        .Q(\TX_PE_DATA_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[136] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[136]),
        .Q(\TX_PE_DATA_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[137] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[137]),
        .Q(\TX_PE_DATA_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[138] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[138]),
        .Q(\TX_PE_DATA_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[139] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[139]),
        .Q(\TX_PE_DATA_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[13]),
        .Q(\TX_PE_DATA_reg[0]_0 [178]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[140] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[140]),
        .Q(\TX_PE_DATA_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[141] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[141]),
        .Q(\TX_PE_DATA_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[142] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[142]),
        .Q(\TX_PE_DATA_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[143] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[143]),
        .Q(\TX_PE_DATA_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[144] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[144]),
        .Q(\TX_PE_DATA_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[145] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[145]),
        .Q(\TX_PE_DATA_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[146] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[146]),
        .Q(\TX_PE_DATA_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[147] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[147]),
        .Q(\TX_PE_DATA_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[148] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[148]),
        .Q(\TX_PE_DATA_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[149] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[149]),
        .Q(\TX_PE_DATA_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[14]),
        .Q(\TX_PE_DATA_reg[0]_0 [177]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[150] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[150]),
        .Q(\TX_PE_DATA_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[151] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[151]),
        .Q(\TX_PE_DATA_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[152] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[152]),
        .Q(\TX_PE_DATA_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[153] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[153]),
        .Q(\TX_PE_DATA_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[154] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[154]),
        .Q(\TX_PE_DATA_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[155] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[155]),
        .Q(\TX_PE_DATA_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[156] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[156]),
        .Q(\TX_PE_DATA_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[157] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[157]),
        .Q(\TX_PE_DATA_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[158] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[158]),
        .Q(\TX_PE_DATA_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[159] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[159]),
        .Q(\TX_PE_DATA_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[15]),
        .Q(\TX_PE_DATA_reg[0]_0 [176]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[160] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[160]),
        .Q(\TX_PE_DATA_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[161] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[161]),
        .Q(\TX_PE_DATA_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[162] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[162]),
        .Q(\TX_PE_DATA_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[163] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[163]),
        .Q(\TX_PE_DATA_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[164] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[164]),
        .Q(\TX_PE_DATA_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[165] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[165]),
        .Q(\TX_PE_DATA_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[166] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[166]),
        .Q(\TX_PE_DATA_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[167] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[167]),
        .Q(\TX_PE_DATA_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[168] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[168]),
        .Q(\TX_PE_DATA_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[169] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[169]),
        .Q(\TX_PE_DATA_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[16]),
        .Q(\TX_PE_DATA_reg[0]_0 [175]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[170] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[170]),
        .Q(\TX_PE_DATA_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[171] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[171]),
        .Q(\TX_PE_DATA_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[172] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[172]),
        .Q(\TX_PE_DATA_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[173] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[173]),
        .Q(\TX_PE_DATA_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[174] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[174]),
        .Q(\TX_PE_DATA_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[175] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[175]),
        .Q(\TX_PE_DATA_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[176] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[176]),
        .Q(\TX_PE_DATA_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[177] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[177]),
        .Q(\TX_PE_DATA_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[178] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[178]),
        .Q(\TX_PE_DATA_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[179] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[179]),
        .Q(\TX_PE_DATA_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[17]),
        .Q(\TX_PE_DATA_reg[0]_0 [174]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[180] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[180]),
        .Q(\TX_PE_DATA_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[181] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[181]),
        .Q(\TX_PE_DATA_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[182] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[182]),
        .Q(\TX_PE_DATA_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[183] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[183]),
        .Q(\TX_PE_DATA_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[184] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[184]),
        .Q(\TX_PE_DATA_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[185] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[185]),
        .Q(\TX_PE_DATA_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[186] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[186]),
        .Q(\TX_PE_DATA_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[187] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[187]),
        .Q(\TX_PE_DATA_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[188] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[188]),
        .Q(\TX_PE_DATA_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[189] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[189]),
        .Q(\TX_PE_DATA_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[18]),
        .Q(\TX_PE_DATA_reg[0]_0 [173]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[190] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[190]),
        .Q(\TX_PE_DATA_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[191] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[191]),
        .Q(\TX_PE_DATA_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[19]),
        .Q(\TX_PE_DATA_reg[0]_0 [172]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[1]),
        .Q(\TX_PE_DATA_reg[0]_0 [190]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[20]),
        .Q(\TX_PE_DATA_reg[0]_0 [171]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[21]),
        .Q(\TX_PE_DATA_reg[0]_0 [170]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[22]),
        .Q(\TX_PE_DATA_reg[0]_0 [169]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[23]),
        .Q(\TX_PE_DATA_reg[0]_0 [168]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[24]),
        .Q(\TX_PE_DATA_reg[0]_0 [167]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[25]),
        .Q(\TX_PE_DATA_reg[0]_0 [166]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[26]),
        .Q(\TX_PE_DATA_reg[0]_0 [165]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[27]),
        .Q(\TX_PE_DATA_reg[0]_0 [164]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[28]),
        .Q(\TX_PE_DATA_reg[0]_0 [163]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[29]),
        .Q(\TX_PE_DATA_reg[0]_0 [162]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[2]),
        .Q(\TX_PE_DATA_reg[0]_0 [189]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[30]),
        .Q(\TX_PE_DATA_reg[0]_0 [161]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[31]),
        .Q(\TX_PE_DATA_reg[0]_0 [160]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[32]),
        .Q(\TX_PE_DATA_reg[0]_0 [159]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[33]),
        .Q(\TX_PE_DATA_reg[0]_0 [158]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[34]),
        .Q(\TX_PE_DATA_reg[0]_0 [157]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[35]),
        .Q(\TX_PE_DATA_reg[0]_0 [156]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[36]),
        .Q(\TX_PE_DATA_reg[0]_0 [155]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[37]),
        .Q(\TX_PE_DATA_reg[0]_0 [154]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[38]),
        .Q(\TX_PE_DATA_reg[0]_0 [153]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[39]),
        .Q(\TX_PE_DATA_reg[0]_0 [152]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[3]),
        .Q(\TX_PE_DATA_reg[0]_0 [188]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[40]),
        .Q(\TX_PE_DATA_reg[0]_0 [151]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[41]),
        .Q(\TX_PE_DATA_reg[0]_0 [150]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[42]),
        .Q(\TX_PE_DATA_reg[0]_0 [149]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[43]),
        .Q(\TX_PE_DATA_reg[0]_0 [148]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[44]),
        .Q(\TX_PE_DATA_reg[0]_0 [147]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[45]),
        .Q(\TX_PE_DATA_reg[0]_0 [146]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[46]),
        .Q(\TX_PE_DATA_reg[0]_0 [145]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[47]),
        .Q(\TX_PE_DATA_reg[0]_0 [144]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[48]),
        .Q(\TX_PE_DATA_reg[0]_0 [143]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[49]),
        .Q(\TX_PE_DATA_reg[0]_0 [142]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[4]),
        .Q(\TX_PE_DATA_reg[0]_0 [187]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[50]),
        .Q(\TX_PE_DATA_reg[0]_0 [141]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[51]),
        .Q(\TX_PE_DATA_reg[0]_0 [140]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[52]),
        .Q(\TX_PE_DATA_reg[0]_0 [139]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[53]),
        .Q(\TX_PE_DATA_reg[0]_0 [138]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[54]),
        .Q(\TX_PE_DATA_reg[0]_0 [137]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[55]),
        .Q(\TX_PE_DATA_reg[0]_0 [136]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[56]),
        .Q(\TX_PE_DATA_reg[0]_0 [135]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[57]),
        .Q(\TX_PE_DATA_reg[0]_0 [134]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[58]),
        .Q(\TX_PE_DATA_reg[0]_0 [133]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[59]),
        .Q(\TX_PE_DATA_reg[0]_0 [132]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[5]),
        .Q(\TX_PE_DATA_reg[0]_0 [186]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[60]),
        .Q(\TX_PE_DATA_reg[0]_0 [131]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[61]),
        .Q(\TX_PE_DATA_reg[0]_0 [130]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[62]),
        .Q(\TX_PE_DATA_reg[0]_0 [129]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[63]),
        .Q(\TX_PE_DATA_reg[0]_0 [128]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[64] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[64]),
        .Q(\TX_PE_DATA_reg[0]_0 [127]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[65] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[65]),
        .Q(\TX_PE_DATA_reg[0]_0 [126]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[66] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[66]),
        .Q(\TX_PE_DATA_reg[0]_0 [125]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[67] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[67]),
        .Q(\TX_PE_DATA_reg[0]_0 [124]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[68] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[68]),
        .Q(\TX_PE_DATA_reg[0]_0 [123]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[69] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[69]),
        .Q(\TX_PE_DATA_reg[0]_0 [122]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[6]),
        .Q(\TX_PE_DATA_reg[0]_0 [185]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[70] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[70]),
        .Q(\TX_PE_DATA_reg[0]_0 [121]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[71] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[71]),
        .Q(\TX_PE_DATA_reg[0]_0 [120]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[72] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[72]),
        .Q(\TX_PE_DATA_reg[0]_0 [119]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[73] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[73]),
        .Q(\TX_PE_DATA_reg[0]_0 [118]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[74] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[74]),
        .Q(\TX_PE_DATA_reg[0]_0 [117]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[75] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[75]),
        .Q(\TX_PE_DATA_reg[0]_0 [116]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[76] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[76]),
        .Q(\TX_PE_DATA_reg[0]_0 [115]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[77] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[77]),
        .Q(\TX_PE_DATA_reg[0]_0 [114]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[78] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[78]),
        .Q(\TX_PE_DATA_reg[0]_0 [113]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[79] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[79]),
        .Q(\TX_PE_DATA_reg[0]_0 [112]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[7]),
        .Q(\TX_PE_DATA_reg[0]_0 [184]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[80] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[80]),
        .Q(\TX_PE_DATA_reg[0]_0 [111]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[81] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[81]),
        .Q(\TX_PE_DATA_reg[0]_0 [110]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[82] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[82]),
        .Q(\TX_PE_DATA_reg[0]_0 [109]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[83] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[83]),
        .Q(\TX_PE_DATA_reg[0]_0 [108]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[84] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[84]),
        .Q(\TX_PE_DATA_reg[0]_0 [107]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[85] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[85]),
        .Q(\TX_PE_DATA_reg[0]_0 [106]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[86] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[86]),
        .Q(\TX_PE_DATA_reg[0]_0 [105]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[87] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[87]),
        .Q(\TX_PE_DATA_reg[0]_0 [104]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[88] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[88]),
        .Q(\TX_PE_DATA_reg[0]_0 [103]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[89] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[89]),
        .Q(\TX_PE_DATA_reg[0]_0 [102]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[8]),
        .Q(\TX_PE_DATA_reg[0]_0 [183]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[90] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[90]),
        .Q(\TX_PE_DATA_reg[0]_0 [101]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[91] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[91]),
        .Q(\TX_PE_DATA_reg[0]_0 [100]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[92] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[92]),
        .Q(\TX_PE_DATA_reg[0]_0 [99]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[93] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[93]),
        .Q(\TX_PE_DATA_reg[0]_0 [98]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[94] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[94]),
        .Q(\TX_PE_DATA_reg[0]_0 [97]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[95] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[95]),
        .Q(\TX_PE_DATA_reg[0]_0 [96]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[96] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[96]),
        .Q(\TX_PE_DATA_reg[0]_0 [95]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[97] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[97]),
        .Q(\TX_PE_DATA_reg[0]_0 [94]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[98] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[98]),
        .Q(\TX_PE_DATA_reg[0]_0 [93]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[99] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[99]),
        .Q(\TX_PE_DATA_reg[0]_0 [92]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[9]),
        .Q(\TX_PE_DATA_reg[0]_0 [182]),
        .R(1'b0));
endmodule

module aurora_64b66b_0_WRAPPER
   (fsm_resetdone,
    DO,
    DOP,
    rx_lossofsync_i_2,
    ch_bond_done_i,
    data_fifo,
    data_fifo_0,
    rx_lossofsync_i_1,
    data_fifo_1,
    data_fifo_2,
    rx_lossofsync_i_0,
    link_reset_out,
    gt_to_common_qpllreset_out,
    RX_NEG_OUT_reg_0,
    RX_NEG_OUT_LANE1_reg_0,
    RX_NEG_OUT_LANE2_reg_0,
    hold_reg_reg,
    hold_reg_reg_0,
    hold_reg_reg_1,
    scrambler,
    \scrambler_reg[57] ,
    Q,
    gt_pll_lock,
    rxdatavalid_to_lanes_i,
    gthe2_i,
    gthe2_i_0,
    gthe2_i_1,
    ENABLE_ERR_DETECT_reg,
    ENABLE_ERR_DETECT_reg_0,
    ENABLE_ERR_DETECT_reg_1,
    gt0_drprdy_out,
    txn,
    txp,
    gt0_drpdo_out,
    gt1_drprdy_out,
    tx_out_clk,
    gt1_drpdo_out,
    gt2_drprdy_out,
    gt2_drpdo_out,
    TXDATAVALID_IN,
    txdatavalid_symgen_i,
    gt_qplllock_in,
    init_clk,
    sync_clk,
    stg1_aurora_64b66b_0_cdc_to_reg,
    CHAN_BOND_RESET,
    user_clk,
    in0,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    EN_CHAN_SYNC,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_1,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_2,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_3,
    rx_reset_i_1,
    rx_reset_i_0,
    rx_reset_i_2,
    rst_drp,
    tx_data_i_128,
    tx_data_i_64,
    tx_data_i_0,
    mmcm_not_locked,
    enable_err_detect_i,
    enable_err_detect_i_0,
    enable_err_detect_i_1,
    illegal_btf_i,
    illegal_btf_i_2,
    illegal_btf_i_3,
    drp_clk_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    rxn,
    rxp,
    gt_qpllclk_quad5_in,
    gt_qpllrefclk_quad5_in,
    gt_rxcdrovrden_in,
    gthe2_i_2,
    loopback,
    gthe2_i_3,
    gt1_drpen_in,
    gt1_drpwe_in,
    gthe2_i_4,
    gthe2_i_5,
    gt2_drpen_in,
    gt2_drpwe_in,
    gthe2_i_6,
    gthe2_i_7,
    D,
    \tx_hdr_lane1_r_reg[1]_0 ,
    \tx_hdr_lane2_r_reg[1]_0 ,
    CHANNEL_UP_RX_IF,
    CHANNEL_UP_TX_IF,
    tempData,
    \SCRAMBLED_DATA_OUT_reg[5] ,
    \SCRAMBLED_DATA_OUT_reg[5]_0 );
  output fsm_resetdone;
  output [63:0]DO;
  output [1:0]DOP;
  output rx_lossofsync_i_2;
  output [0:2]ch_bond_done_i;
  output [63:0]data_fifo;
  output [1:0]data_fifo_0;
  output rx_lossofsync_i_1;
  output [63:0]data_fifo_1;
  output [1:0]data_fifo_2;
  output rx_lossofsync_i_0;
  output link_reset_out;
  output gt_to_common_qpllreset_out;
  output RX_NEG_OUT_reg_0;
  output RX_NEG_OUT_LANE1_reg_0;
  output RX_NEG_OUT_LANE2_reg_0;
  output hold_reg_reg;
  output hold_reg_reg_0;
  output hold_reg_reg_1;
  output [11:0]scrambler;
  output [11:0]\scrambler_reg[57] ;
  output [11:0]Q;
  output gt_pll_lock;
  output rxdatavalid_to_lanes_i;
  output gthe2_i;
  output gthe2_i_0;
  output gthe2_i_1;
  output ENABLE_ERR_DETECT_reg;
  output ENABLE_ERR_DETECT_reg_0;
  output ENABLE_ERR_DETECT_reg_1;
  output gt0_drprdy_out;
  output [0:2]txn;
  output [0:2]txp;
  output [15:0]gt0_drpdo_out;
  output gt1_drprdy_out;
  output tx_out_clk;
  output [15:0]gt1_drpdo_out;
  output gt2_drprdy_out;
  output [15:0]gt2_drpdo_out;
  output TXDATAVALID_IN;
  output txdatavalid_symgen_i;
  input gt_qplllock_in;
  input init_clk;
  input sync_clk;
  input stg1_aurora_64b66b_0_cdc_to_reg;
  input CHAN_BOND_RESET;
  input user_clk;
  input in0;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input EN_CHAN_SYNC;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_1;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_2;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_3;
  input rx_reset_i_1;
  input rx_reset_i_0;
  input rx_reset_i_2;
  input rst_drp;
  input [57:0]tx_data_i_128;
  input [57:0]tx_data_i_64;
  input [57:0]tx_data_i_0;
  input mmcm_not_locked;
  input enable_err_detect_i;
  input enable_err_detect_i_0;
  input enable_err_detect_i_1;
  input illegal_btf_i;
  input illegal_btf_i_2;
  input illegal_btf_i_3;
  input drp_clk_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input [0:2]rxn;
  input [0:2]rxp;
  input gt_qpllclk_quad5_in;
  input gt_qpllrefclk_quad5_in;
  input gt_rxcdrovrden_in;
  input [15:0]gthe2_i_2;
  input [2:0]loopback;
  input [8:0]gthe2_i_3;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input [15:0]gthe2_i_4;
  input [8:0]gthe2_i_5;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input [15:0]gthe2_i_6;
  input [8:0]gthe2_i_7;
  input [1:0]D;
  input [1:0]\tx_hdr_lane1_r_reg[1]_0 ;
  input [1:0]\tx_hdr_lane2_r_reg[1]_0 ;
  input CHANNEL_UP_RX_IF;
  input CHANNEL_UP_TX_IF;
  input [5:0]tempData;
  input [5:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  input [5:0]\SCRAMBLED_DATA_OUT_reg[5]_0 ;

  wire CB_detect;
  wire CB_detect0;
  wire CB_detect0_10;
  wire CB_detect0_15;
  wire CB_detect_12;
  wire CB_detect_17;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_4;
  wire CB_detect_dlyd0p5_7;
  wire CB_flag_direct;
  wire CB_flag_direct_2;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_5;
  wire CC_detect_dlyd1_8;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_i_13;
  wire CC_detect_pulse_i_18;
  wire CHANNEL_UP_RX_IF;
  wire CHANNEL_UP_TX_IF;
  wire CHAN_BOND_RESET;
  wire [1:0]D;
  wire [63:0]DO;
  wire [1:0]DOP;
  wire ENABLE_ERR_DETECT_reg;
  wire ENABLE_ERR_DETECT_reg_0;
  wire ENABLE_ERR_DETECT_reg_1;
  wire EN_CHAN_SYNC;
  wire FSM_RESETDONE0;
  wire \FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ;
  wire HPCNT_RESET_IN;
  wire LINK_RESET_OUT0;
  wire [11:0]Q;
  wire RX_NEG_OUT_LANE1_reg_0;
  wire RX_NEG_OUT_LANE2_reg_0;
  wire RX_NEG_OUT_reg_0;
  wire [5:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  wire [5:0]\SCRAMBLED_DATA_OUT_reg[5]_0 ;
  wire TXDATAVALID_IN;
  (* RTL_KEEP = "true" *) wire all_start_cb_writes_i;
  (* RTL_KEEP = "true" *) wire all_vld_btf_flag_i;
  wire allow_block_sync_propagation;
  wire allow_block_sync_propagation_reg_n_0;
  wire any_vld_btf_i;
  wire any_vld_btf_lane1_i;
  wire any_vld_btf_lane2_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane1_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane2_i;
  wire blocksync_all_lanes_inrxclk;
  wire blocksync_all_lanes_inrxclk_q;
  wire blocksync_out_i;
  wire blocksync_out_lane1_i;
  wire blocksync_out_lane2_i;
  wire cb_bit_err_i;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_gtx0_i_n_78;
  wire cbcc_gtx0_i_n_80;
  wire cbcc_gtx0_lane1_i_n_79;
  wire cbcc_gtx0_lane1_i_n_82;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [7:0]cdr_reset_fsm_cntr_r;
  wire \cdr_reset_fsm_cntr_r[0]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[1]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[2]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[3]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[4]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[5]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[6]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_2_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_3_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_4_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_5_n_0 ;
  wire cdr_reset_fsm_lnkreset;
  wire cdr_reset_fsm_lnkreset_reg_n_0;
  wire [0:2]ch_bond_done_i;
  wire [1:0]chbondi;
  wire common_reset_cbcc_i_n_6;
  wire [63:0]data_fifo;
  wire [1:0]data_fifo_0;
  wire [63:0]data_fifo_1;
  wire [1:0]data_fifo_2;
  wire data_v_r_i_2_n_0;
  wire data_valid_i;
  wire descrambler_64b66b_gtx0_i_n_36;
  wire descrambler_64b66b_gtx0_lane1_i_n_36;
  wire descrambler_64b66b_gtx0_lane2_i_n_36;
  (* RTL_KEEP = "true" *) wire do_rd_en_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane1_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane2_i;
  wire drp_clk_in;
  wire enable_err_detect_i;
  wire enable_err_detect_i_0;
  wire enable_err_detect_i_1;
  wire enchansync_dlyd_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane1_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane2_i;
  wire fsm_resetdone;
  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt_pll_lock;
  wire gt_qpllclk_quad5_in;
  wire gt_qplllock_in;
  wire gt_qpllrefclk_quad5_in;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire gthe2_i;
  wire gthe2_i_0;
  wire gthe2_i_1;
  wire [15:0]gthe2_i_2;
  wire [8:0]gthe2_i_3;
  wire [15:0]gthe2_i_4;
  wire [8:0]gthe2_i_5;
  wire [15:0]gthe2_i_6;
  wire [8:0]gthe2_i_7;
  wire gtpll_locked_out_i;
  wire gtrxreset_t;
  wire gttxreset_t;
  wire gtx_reset_comb;
  wire hard_err_cntr_r;
  wire \hard_err_cntr_r[7]_i_4_n_0 ;
  wire \hard_err_cntr_r[7]_i_5_n_0 ;
  wire \hard_err_cntr_r[7]_i_6_n_0 ;
  wire [7:0]hard_err_cntr_r_reg;
  wire hard_err_rst_int;
  wire hard_err_rst_int_i_3_n_0;
  wire hard_err_usr;
  wire hard_err_usr0;
  wire hold_reg_reg;
  wire hold_reg_reg_0;
  wire hold_reg_reg_1;
  wire illegal_btf_i;
  wire illegal_btf_i_2;
  wire illegal_btf_i_3;
  wire in0;
  wire init_clk;
  wire [2:2]int_rxbufstatus_i;
  wire [2:2]int_rxbufstatus_lane1_i;
  wire [2:2]int_rxbufstatus_lane2_i;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_out;
  wire [2:0]loopback;
  (* RTL_KEEP = "true" *) wire master_do_rd_en_i;
  wire master_do_rd_en_q;
  wire mmcm_not_locked;
  wire mmcm_reset_i;
  wire new_gtx_rx_pcsreset_comb;
  wire new_gtx_rx_pcsreset_comb0;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_0_in8_in;
  wire p_0_in9_in;
  wire [7:0]p_0_in__2;
  wire p_15_in;
  wire [52:52]poly;
  wire [52:52]poly_14;
  wire [52:52]poly_9;
  wire [31:0]pos_rxdata_from_gtx_i;
  wire [31:0]pos_rxdata_from_gtx_lane1_i;
  wire [31:0]pos_rxdata_from_gtx_lane2_i;
  wire pos_rxdatavalid_i;
  wire pos_rxdatavalid_lane1_i;
  wire pos_rxdatavalid_lane2_i;
  wire [1:0]pos_rxheader_from_gtx_i;
  wire \pos_rxheader_from_gtx_i[0]_i_1_n_0 ;
  wire \pos_rxheader_from_gtx_i[1]_i_1_n_0 ;
  wire [1:0]pos_rxheader_from_gtx_lane1_i;
  wire \pos_rxheader_from_gtx_lane1_i[0]_i_1_n_0 ;
  wire \pos_rxheader_from_gtx_lane1_i[1]_i_1_n_0 ;
  wire [1:0]pos_rxheader_from_gtx_lane2_i;
  wire \pos_rxheader_from_gtx_lane2_i[0]_i_1_n_0 ;
  wire \pos_rxheader_from_gtx_lane2_i[1]_i_1_n_0 ;
  wire pos_rxheadervalid_i;
  wire pos_rxheadervalid_lane1_i;
  wire pos_rxheadervalid_lane2_i;
  wire pre_r3_rxdatavalid_i_reg_srl3_n_0;
  wire pre_r3_rxdatavalid_lane1_i_reg_srl3_n_0;
  wire pre_r3_rxdatavalid_lane2_i_reg_srl3_n_0;
  wire \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0 ;
  wire \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0 ;
  wire \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3_n_0 ;
  wire \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3_n_0 ;
  wire \pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3_n_0 ;
  wire \pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3_n_0 ;
  wire pre_r3_rxheadervalid_i_reg_srl3_n_0;
  wire pre_r3_rxheadervalid_lane1_i_reg_srl3_n_0;
  wire pre_r3_rxheadervalid_lane2_i_reg_srl3_n_0;
  wire [31:0]pre_r4_rxdata_from_gtx_i;
  wire [31:0]pre_r4_rxdata_from_gtx_lane1_i;
  wire [31:0]pre_r4_rxdata_from_gtx_lane2_i;
  wire pre_r4_rxdatavalid_i;
  wire pre_r4_rxdatavalid_lane1_i;
  wire pre_r4_rxdatavalid_lane2_i;
  wire [1:0]pre_r4_rxheader_from_gtx_i;
  wire [1:0]pre_r4_rxheader_from_gtx_lane1_i;
  wire [1:0]pre_r4_rxheader_from_gtx_lane2_i;
  wire pre_r4_rxheadervalid_i;
  wire pre_r4_rxheadervalid_lane1_i;
  wire pre_r4_rxheadervalid_lane2_i;
  wire [31:0]pre_rxdata_from_gtx_i;
  wire [31:0]pre_rxdata_from_gtx_lane1_i;
  wire [31:0]pre_rxdata_from_gtx_lane2_i;
  wire pre_rxdatavalid_i;
  wire pre_rxdatavalid_lane1_i;
  wire pre_rxdatavalid_lane2_i;
  wire [1:0]pre_rxheader_from_gtx_i;
  wire [1:0]pre_rxheader_from_gtx_lane1_i;
  wire [1:0]pre_rxheader_from_gtx_lane2_i;
  wire pre_rxheadervalid_i;
  wire pre_rxheadervalid_lane1_i;
  wire pre_rxheadervalid_lane2_i;
  wire reset_initclk;
  wire rst_drp;
  wire [1:2]rx_buf_err_i;
  (* RTL_KEEP = "true" *) wire rx_clk_locked_i;
  wire rx_elastic_buf_err;
  wire rx_elastic_buf_err_int__0;
  (* RTL_KEEP = "true" *) wire rx_fsm_resetdone_i;
  wire rx_hard_err_usr;
  wire rx_lossofsync_i_0;
  wire rx_lossofsync_i_1;
  wire rx_lossofsync_i_2;
  wire rx_reset_i_0;
  wire rx_reset_i_1;
  wire rx_reset_i_2;
  wire rx_resetdone_i;
  wire rx_resetdone_lane1_i;
  wire rx_resetdone_lane2_i;
  wire rx_resetdone_t__0;
  wire [1:0]rxbuferr_out_i;
  wire [31:0]rxdata_from_gtx_i;
  wire [31:0]rxdata_from_gtx_lane1_i;
  wire [31:0]rxdata_from_gtx_lane2_i;
  wire [31:0]rxdata_to_fifo_i;
  wire [31:0]rxdata_to_fifo_lane1_i;
  wire [31:0]rxdata_to_fifo_lane2_i;
  wire rxdatavalid_i;
  wire rxdatavalid_lane1_i;
  wire rxdatavalid_lane2_i;
  wire rxdatavalid_to_fifo_i;
  wire rxdatavalid_to_fifo_lane1_i;
  wire rxdatavalid_to_fifo_lane2_i;
  wire rxdatavalid_to_lanes_i;
  (* RTL_KEEP = "true" *) wire rxfsm_reset_i;
  wire rxgearboxslip_i;
  wire rxgearboxslip_lane1_i;
  wire rxgearboxslip_lane2_i;
  wire [1:0]rxheader_from_gtx_i;
  wire [1:0]rxheader_from_gtx_lane1_i;
  wire [1:0]rxheader_from_gtx_lane2_i;
  wire [1:0]rxheader_to_fifo_i;
  wire [1:0]rxheader_to_fifo_lane1_i;
  wire [1:0]rxheader_to_fifo_lane2_i;
  wire rxheadervalid_i;
  wire rxheadervalid_lane1_i;
  wire rxheadervalid_lane2_i;
  wire rxlossofsync_out_i;
  wire rxlossofsync_out_lane1_i;
  wire rxlossofsync_out_lane1_q;
  wire rxlossofsync_out_lane2_i;
  wire rxlossofsync_out_lane2_q;
  wire rxlossofsync_out_q;
  wire [0:2]rxn;
  wire [0:2]rxp;
  wire rxrecclk_from_gtx_lane1_i;
  (* RTL_KEEP = "true" *) wire rxrecclk_to_fabric_i;
  wire rxreset_for_lanes__0;
  wire rxreset_for_lanes_q;
  wire rxuserrdy_t;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg_1;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg_2;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg_3;
  wire [63:0]scrambled_data_i;
  wire [63:0]scrambled_data_lane1_i;
  wire [63:0]scrambled_data_lane2_i;
  wire [11:0]scrambler;
  wire scrambler_64b66b_gtx0_lane2_i_n_12;
  wire [11:0]\scrambler_reg[57] ;
  wire \slave.slave/master_stop_prev_cb_r ;
  wire stableclk_gtx_reset_comb;
  wire start_cb_writes_lane1_i;
  wire start_cb_writes_lane2_i;
  wire stg1_aurora_64b66b_0_cdc_to_reg;
  wire sync_clk;
  wire sync_rx_polarity_lane1_r;
  wire sync_rx_polarity_lane2_r;
  wire sync_rx_polarity_r;
  wire system_reset_r2;
  wire [5:0]tempData;
  wire [57:0]tx_data_i_0;
  wire [57:0]tx_data_i_128;
  wire [57:0]tx_data_i_64;
  (* RTL_KEEP = "true" *) wire tx_fsm_resetdone_i;
  wire [1:0]tx_hdr_lane1_r;
  wire [1:0]\tx_hdr_lane1_r_reg[1]_0 ;
  wire [1:0]tx_hdr_lane2_r;
  wire [1:0]\tx_hdr_lane2_r_reg[1]_0 ;
  wire [1:0]tx_hdr_r;
  wire tx_out_clk;
  wire tx_resetdone_i;
  wire tx_resetdone_lane1_i;
  wire tx_resetdone_lane2_i;
  wire tx_resetdone_t__0;
  wire txdatavalid_symgen_i;
  wire [0:2]txn;
  wire [0:2]txp;
  wire [6:0]txseq_counter_i;
  wire \txseq_counter_i[4]_i_1_n_0 ;
  wire \txseq_counter_i[5]_i_2_n_0 ;
  wire \txseq_counter_i[5]_i_3_n_0 ;
  wire \txseq_counter_i_reg_n_0_[0] ;
  wire \txseq_counter_i_reg_n_0_[1] ;
  wire \txseq_counter_i_reg_n_0_[2] ;
  wire \txseq_counter_i_reg_n_0_[3] ;
  wire \txseq_counter_i_reg_n_0_[4] ;
  wire \txseq_counter_i_reg_n_0_[5] ;
  wire \txseq_counter_i_reg_n_0_[6] ;
  wire txuserrdy_t;
  wire txusrclk_gtx_reset_comb;
  wire u_cdc__check_polarity_n_0;
  wire u_cdc__lane1_check_polarity_n_0;
  wire u_cdc__lane2_check_polarity_n_0;
  wire u_cdc_hard_err_init_n_0;
  wire u_rst_sync_blocksyncall_initclk_sync_n_0;
  wire u_rst_sync_blocksyncall_initclk_sync_n_1;
  wire u_rst_sync_blocksyncall_initclk_sync_n_2;
  wire u_rst_sync_reset_initclk_n_1;
  wire u_rst_sync_reset_initclk_n_2;
  wire u_rst_sync_reset_initclk_n_3;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i052_out_0;
  wire unscrambled_data_i052_out_1;
  wire user_clk;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c_11;
  wire valid_btf_detect_c_16;
  wire valid_btf_detect_dlyd1;
  wire valid_btf_detect_dlyd1_3;
  wire valid_btf_detect_dlyd1_6;

  LUT2 #(
    .INIT(4'h8)) 
    FSM_RESETDONE_i_1
       (.I0(tx_fsm_resetdone_i),
        .I1(rx_fsm_resetdone_i),
        .O(FSM_RESETDONE0));
  FDRE FSM_RESETDONE_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(FSM_RESETDONE0),
        .Q(fsm_resetdone),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_2 
       (.I0(\cdr_reset_fsm_cntr_r[7]_i_5_n_0 ),
        .I1(cdr_reset_fsm_cntr_r[7]),
        .I2(cdr_reset_fsm_cntr_r[6]),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[5]),
        .O(\FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .Q(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_blocksyncall_initclk_sync_n_1),
        .Q(cdr_reset_fsm_lnkreset),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_blocksyncall_initclk_sync_n_2),
        .Q(allow_block_sync_propagation),
        .R(1'b0));
  FDRE LINK_RESET_OUT_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(LINK_RESET_OUT0),
        .Q(link_reset_out),
        .R(1'b0));
  FDRE RX_NEG_OUT_LANE1_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(u_cdc__lane1_check_polarity_n_0),
        .Q(RX_NEG_OUT_LANE1_reg_0),
        .R(1'b0));
  FDRE RX_NEG_OUT_LANE2_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(u_cdc__lane2_check_polarity_n_0),
        .Q(RX_NEG_OUT_LANE2_reg_0),
        .R(1'b0));
  FDRE RX_NEG_OUT_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(u_cdc__check_polarity_n_0),
        .Q(RX_NEG_OUT_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \TX_DATA[55]_i_3 
       (.I0(\txseq_counter_i_reg_n_0_[4] ),
        .I1(\txseq_counter_i_reg_n_0_[3] ),
        .I2(\txseq_counter_i_reg_n_0_[2] ),
        .I3(data_v_r_i_2_n_0),
        .I4(\txseq_counter_i_reg_n_0_[0] ),
        .I5(\txseq_counter_i_reg_n_0_[1] ),
        .O(txdatavalid_symgen_i));
  FDRE #(
    .INIT(1'b0)) 
    allow_block_sync_propagation_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(cbcc_gtx0_i_n_78),
        .Q(allow_block_sync_propagation_reg_n_0),
        .R(1'b0));
  aurora_64b66b_0_MULTI_GT aurora_64b66b_0_multi_gt_i
       (.CHANNEL_UP_RX_IF(CHANNEL_UP_RX_IF),
        .CHANNEL_UP_TX_IF(CHANNEL_UP_TX_IF),
        .D(rxgearboxslip_i),
        .GT0_RXBUFSTATUS_OUT(int_rxbufstatus_i),
        .GT0_RXDATAVALID_OUT(pre_rxdatavalid_i),
        .GT0_RXDATA_OUT(pre_rxdata_from_gtx_i),
        .GT0_RXHEADERVALID_OUT(pre_rxheadervalid_i),
        .GT0_RXHEADER_OUT(pre_rxheader_from_gtx_i),
        .GT0_RXRESETDONE_OUT(rx_resetdone_i),
        .GT0_RX_POLARITY_IN(sync_rx_polarity_r),
        .GT0_TXRESETDONE_OUT(tx_resetdone_i),
        .GT1_RXBUFSTATUS_OUT(int_rxbufstatus_lane1_i),
        .GT1_RXDATAVALID_OUT(pre_rxdatavalid_lane1_i),
        .GT1_RXDATA_OUT(pre_rxdata_from_gtx_lane1_i),
        .GT1_RXHEADERVALID_OUT(pre_rxheadervalid_lane1_i),
        .GT1_RXHEADER_OUT(pre_rxheader_from_gtx_lane1_i),
        .GT1_RXOUTCLK_OUT(rxrecclk_from_gtx_lane1_i),
        .GT1_RXRESETDONE_OUT(rx_resetdone_lane1_i),
        .GT1_RX_POLARITY_IN(sync_rx_polarity_lane1_r),
        .GT1_TXRESETDONE_OUT(tx_resetdone_lane1_i),
        .GT2_GTTXRESET_IN(gttxreset_t),
        .GT2_RXBUFSTATUS_OUT(int_rxbufstatus_lane2_i),
        .GT2_RXDATAVALID_OUT(pre_rxdatavalid_lane2_i),
        .GT2_RXDATA_OUT(pre_rxdata_from_gtx_lane2_i),
        .GT2_RXHEADERVALID_OUT(pre_rxheadervalid_lane2_i),
        .GT2_RXHEADER_OUT(pre_rxheader_from_gtx_lane2_i),
        .GT2_RXRESETDONE_OUT(rx_resetdone_lane2_i),
        .GT2_RXUSERRDY_IN(rxuserrdy_t),
        .GT2_RX_POLARITY_IN(sync_rx_polarity_lane2_r),
        .GT2_TXRESETDONE_OUT(tx_resetdone_lane2_i),
        .GT2_TXUSERRDY_IN(txuserrdy_t),
        .HARD_ERR_reg(cbcc_gtx0_lane1_i_n_82),
        .Q(tx_hdr_r),
        .SCRAMBLED_DATA_OUT(scrambled_data_i),
        .SR(gtrxreset_t),
        .drp_clk_in(drp_clk_in),
        .enable_err_detect_i(enable_err_detect_i),
        .enable_err_detect_i_0(enable_err_detect_i_0),
        .enable_err_detect_i_1(enable_err_detect_i_1),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt_qpllclk_quad5_in(gt_qpllclk_quad5_in),
        .gt_qpllrefclk_quad5_in(gt_qpllrefclk_quad5_in),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gthe2_i(gthe2_i),
        .gthe2_i_0(gthe2_i_0),
        .gthe2_i_1(gthe2_i_1),
        .gthe2_i_10(rxgearboxslip_lane2_i),
        .gthe2_i_11(gthe2_i_6),
        .gthe2_i_12(tx_hdr_lane2_r),
        .gthe2_i_13(scrambled_data_lane2_i),
        .gthe2_i_14(gthe2_i_7),
        .gthe2_i_2(gthe2_i_2),
        .gthe2_i_3({\txseq_counter_i_reg_n_0_[6] ,\txseq_counter_i_reg_n_0_[5] ,\txseq_counter_i_reg_n_0_[4] ,\txseq_counter_i_reg_n_0_[3] ,\txseq_counter_i_reg_n_0_[2] ,\txseq_counter_i_reg_n_0_[1] ,\txseq_counter_i_reg_n_0_[0] }),
        .gthe2_i_4(gthe2_i_3),
        .gthe2_i_5(rxgearboxslip_lane1_i),
        .gthe2_i_6(gthe2_i_4),
        .gthe2_i_7(tx_hdr_lane1_r),
        .gthe2_i_8(scrambled_data_lane1_i),
        .gthe2_i_9(gthe2_i_5),
        .hard_err_usr0(hard_err_usr0),
        .loopback(loopback),
        .out(rxrecclk_to_fabric_i),
        .rx_buf_err_i(rx_buf_err_i[2]),
        .rx_hard_err_usr(rx_hard_err_usr),
        .rxn(rxn),
        .rxp(rxp),
        .sync_clk(sync_clk),
        .tx_out_clk(tx_out_clk),
        .txn(txn),
        .txp(txp),
        .user_clk(user_clk));
  aurora_64b66b_0_BLOCK_SYNC_SM block_sync_sm_gtx0_i
       (.D(rxgearboxslip_i),
        .Q(rxheader_from_gtx_i),
        .SR(new_gtx_rx_pcsreset_comb),
        .blocksync_all_lanes_inrxclk(blocksync_all_lanes_inrxclk),
        .blocksync_out_i(blocksync_out_i),
        .blocksync_out_lane1_i(blocksync_out_lane1_i),
        .blocksync_out_lane2_i(blocksync_out_lane2_i),
        .out(rxrecclk_to_fabric_i),
        .rxheadervalid_i(rxheadervalid_i),
        .system_reset_r2(system_reset_r2));
  aurora_64b66b_0_BLOCK_SYNC_SM_20 block_sync_sm_gtx0_lane1_i
       (.D(rxgearboxslip_lane1_i),
        .Q(rxheader_from_gtx_lane1_i),
        .blocksync_out_lane1_i(blocksync_out_lane1_i),
        .out(rxrecclk_to_fabric_i),
        .rxheadervalid_lane1_i(rxheadervalid_lane1_i),
        .system_reset_r2(system_reset_r2));
  aurora_64b66b_0_BLOCK_SYNC_SM_21 block_sync_sm_gtx0_lane2_i
       (.D(rxgearboxslip_lane2_i),
        .Q(rxheader_from_gtx_lane2_i),
        .blocksync_out_lane2_i(blocksync_out_lane2_i),
        .out(rxrecclk_to_fabric_i),
        .rxheadervalid_lane2_i(rxheadervalid_lane2_i),
        .system_reset_r2(system_reset_r2));
  FDRE #(
    .INIT(1'b0)) 
    blocksync_all_lanes_inrxclk_q_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(blocksync_all_lanes_inrxclk),
        .Q(blocksync_all_lanes_inrxclk_q),
        .R(1'b0));
  aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING cbcc_gtx0_i
       (.CB_detect0(CB_detect0),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5),
        .CB_flag_direct(CB_flag_direct_2),
        .CB_flag_direct_0(CB_flag_direct),
        .CB_flag_flopped_reg_0({p_0_in6_in,p_0_in8_in}),
        .CB_flag_flopped_reg_1({p_0_in7_in,p_0_in9_in}),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .D({CC_detect_pulse_i,CB_detect}),
        .DO(DO),
        .DOP(DOP),
        .ENABLE_ERR_DETECT_reg(ENABLE_ERR_DETECT_reg),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .LINK_RESET_OUT0(LINK_RESET_OUT0),
        .LINK_RESET_OUT_reg(cdr_reset_fsm_lnkreset_reg_n_0),
        .Q(rxheader_to_fifo_i),
        .SR(new_gtx_rx_pcsreset_comb),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_i),
        .allow_block_sync_propagation(allow_block_sync_propagation),
        .allow_block_sync_propagation_reg(cbcc_gtx0_i_n_78),
        .allow_block_sync_propagation_reg_0(allow_block_sync_propagation_reg_n_0),
        .allow_block_sync_propagation_reg_1(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .any_vld_btf_i(any_vld_btf_i),
        .bit_err_chan_bond_i(bit_err_chan_bond_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_rd_clk(cbcc_fifo_reset_to_fifo_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .cdr_reset_fsm_lnkreset(cdr_reset_fsm_lnkreset),
        .cdr_reset_fsm_lnkreset_reg(cbcc_gtx0_i_n_80),
        .ch_bond_done_i(ch_bond_done_i[0]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_1),
        .data_fifo_0(rxdatavalid_to_lanes_i),
        .do_rd_en_i(do_rd_en_i),
        .enable_err_detect_i(enable_err_detect_i),
        .final_gater_for_fifo_din_i(final_gater_for_fifo_din_i),
        .hard_err_rst_int(hard_err_rst_int),
        .hold_reg_reg_0(hold_reg_reg),
        .illegal_btf_i(illegal_btf_i),
        .in0(rxlossofsync_out_q),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .link_reset_1_c(link_reset_1_c),
        .link_reset_2_c(link_reset_2_c),
        .master_do_rd_en_q(master_do_rd_en_q),
        .master_do_rd_en_q_reg_0(master_do_rd_en_i),
        .out(rxrecclk_to_fabric_i),
        .p_15_in(p_15_in),
        .rst_drp(rst_drp),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rxbuferr_out_i(rxbuferr_out_i),
        .rxchanisaligned_reg(chbondi),
        .rxdatavalid_to_fifo_i(rxdatavalid_to_fifo_i),
        .user_clk(user_clk),
        .valid_btf_detect_c(valid_btf_detect_c),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1),
        .\wdth_conv_1stage_reg[0]_0 (all_start_cb_writes_i));
  aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 cbcc_gtx0_lane1_i
       (.CB_detect0(CB_detect0_10),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_4),
        .CB_flag_direct(CB_flag_direct_2),
        .CC_detect_dlyd1(CC_detect_dlyd1_5),
        .\CHBONDO_reg[0]_0 (cbcc_gtx0_lane1_i_n_79),
        .\CHBONDO_reg[1]_0 (chbondi),
        .D({CC_detect_pulse_i_13,CB_detect_12}),
        .DOP({p_0_in7_in,p_0_in9_in,data_fifo_0}),
        .ENABLE_ERR_DETECT_reg(ENABLE_ERR_DETECT_reg_0),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .HARD_ERR_reg(rx_elastic_buf_err),
        .Q(rxheader_to_fifo_lane1_i),
        .SR(new_gtx_rx_pcsreset_comb),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane1_i),
        .any_vld_btf_lane1_i(any_vld_btf_lane1_i),
        .bit_err_chan_bond_lane1_i(bit_err_chan_bond_lane1_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_rd_clk(cbcc_fifo_reset_to_fifo_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[1]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_2),
        .data_fifo_0(data_fifo),
        .data_fifo_1(master_do_rd_en_i),
        .do_rd_en_lane1_i(do_rd_en_lane1_i),
        .enable_err_detect_i_1(enable_err_detect_i_1),
        .enchansync_dlyd_i(enchansync_dlyd_i),
        .final_gater_for_fifo_din_lane1_i(final_gater_for_fifo_din_lane1_i),
        .hard_err_rst_int(hard_err_rst_int),
        .hold_reg_reg_0(hold_reg_reg_0),
        .illegal_btf_i_2(illegal_btf_i_2),
        .in0(rxlossofsync_out_lane1_q),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .link_reset_1_c(link_reset_1_c),
        .link_reset_2_c(link_reset_2_c),
        .master_do_rd_en_q(master_do_rd_en_q),
        .master_stop_prev_cb_r(\slave.slave/master_stop_prev_cb_r ),
        .out(rxrecclk_to_fabric_i),
        .rst_drp(rst_drp),
        .rx_buf_err_i(rx_buf_err_i[1]),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .\rx_state_reg[0] (cdr_reset_fsm_lnkreset_reg_n_0),
        .rxbuferr_out_i(rxbuferr_out_i),
        .rxdatavalid_to_fifo_lane1_i(rxdatavalid_to_fifo_lane1_i),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxfsm_reset_i(rxfsm_reset_i),
        .start_cb_writes_lane1_i(start_cb_writes_lane1_i),
        .start_cb_writes_mastr_reg_0(all_vld_btf_flag_i),
        .user_clk(user_clk),
        .valid_btf_detect_c(valid_btf_detect_c_11),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_3),
        .\wdth_conv_1stage_reg[0]_0 (all_start_cb_writes_i),
        .wr_err_rd_clk_sync_reg_0(cbcc_gtx0_lane1_i_n_82));
  aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING_22 cbcc_gtx0_lane2_i
       (.CB_detect0(CB_detect0_15),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_7),
        .CB_flag_direct(CB_flag_direct),
        .CC_detect_dlyd1(CC_detect_dlyd1_8),
        .D({CC_detect_pulse_i_18,CB_detect_17}),
        .DOP({p_0_in6_in,p_0_in8_in,data_fifo_2}),
        .ENABLE_ERR_DETECT_reg(ENABLE_ERR_DETECT_reg_1),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .Q(rxheader_to_fifo_lane2_i),
        .SR(new_gtx_rx_pcsreset_comb),
        .START_CB_WRITES_OUT_reg_0(all_vld_btf_flag_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane2_i),
        .any_vld_btf_lane2_i(any_vld_btf_lane2_i),
        .bit_err_chan_bond_lane2_i(bit_err_chan_bond_lane2_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_rd_clk(cbcc_fifo_reset_to_fifo_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[2]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_3),
        .data_fifo_0(data_fifo_1),
        .data_fifo_1(master_do_rd_en_i),
        .do_rd_en_lane2_i(do_rd_en_lane2_i),
        .enable_err_detect_i_0(enable_err_detect_i_0),
        .enchansync_dlyd_i(enchansync_dlyd_i),
        .final_gater_for_fifo_din_lane2_i(final_gater_for_fifo_din_lane2_i),
        .hard_err_usr_reg(rx_elastic_buf_err),
        .hold_reg_reg_0(hold_reg_reg_1),
        .illegal_btf_i_3(illegal_btf_i_3),
        .in0(rxlossofsync_out_lane2_q),
        .init_clk(init_clk),
        .link_reset_2_c(link_reset_2_c),
        .master_do_rd_en_q(master_do_rd_en_q),
        .master_stop_prev_cb_r(\slave.slave/master_stop_prev_cb_r ),
        .master_stop_prev_cb_r_reg(cbcc_gtx0_lane1_i_n_79),
        .out(rxrecclk_to_fabric_i),
        .rx_buf_err_i(rx_buf_err_i[1]),
        .rx_hard_err_usr(rx_hard_err_usr),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rxbuferr_out_i(rxbuferr_out_i),
        .rxchanisaligned_reg(chbondi),
        .rxdatavalid_to_fifo_lane2_i(rxdatavalid_to_fifo_lane2_i),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d5_reg(rx_buf_err_i[2]),
        .start_cb_writes_lane2_i(start_cb_writes_lane2_i),
        .user_clk(user_clk),
        .valid_btf_detect_c(valid_btf_detect_c_16),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_6),
        .\wdth_conv_1stage_reg[0]_0 (all_start_cb_writes_i));
  LUT2 #(
    .INIT(4'h2)) 
    \cdr_reset_fsm_cntr_r[0]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .O(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cdr_reset_fsm_cntr_r[1]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cdr_reset_fsm_cntr_r[2]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[0]),
        .I1(cdr_reset_fsm_cntr_r[1]),
        .I2(cdr_reset_fsm_cntr_r[2]),
        .I3(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[3]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[2]),
        .I2(cdr_reset_fsm_cntr_r[1]),
        .I3(cdr_reset_fsm_cntr_r[0]),
        .I4(cdr_reset_fsm_cntr_r[3]),
        .O(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cdr_reset_fsm_cntr_r[4]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .I4(cdr_reset_fsm_cntr_r[4]),
        .I5(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \cdr_reset_fsm_cntr_r[5]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_5_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .O(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[6]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_5_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .O(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cdr_reset_fsm_cntr_r[7]_i_2 
       (.I0(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .I1(allow_block_sync_propagation),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \cdr_reset_fsm_cntr_r[7]_i_3 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_5_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .I5(cdr_reset_fsm_cntr_r[7]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \cdr_reset_fsm_cntr_r[7]_i_4 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(cdr_reset_fsm_cntr_r[4]),
        .I3(cdr_reset_fsm_cntr_r[6]),
        .I4(cdr_reset_fsm_cntr_r[7]),
        .I5(\cdr_reset_fsm_cntr_r[7]_i_5_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cdr_reset_fsm_cntr_r[7]_i_5 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[0]),
        .R(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[1]),
        .R(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[2]),
        .R(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[3]),
        .R(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[4]),
        .R(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[5]),
        .R(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[6]),
        .R(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[7]),
        .R(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    cdr_reset_fsm_lnkreset_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(cbcc_gtx0_i_n_80),
        .Q(cdr_reset_fsm_lnkreset_reg_n_0),
        .R(1'b0));
  aurora_64b66b_0_common_logic_cbcc common_logic_cbcc_i
       (.SR(common_reset_cbcc_i_n_6),
        .all_vld_btf_flag_i(all_vld_btf_flag_i),
        .all_vld_btf_out_reg_0(rxrecclk_to_fabric_i),
        .any_vld_btf_i(any_vld_btf_i),
        .any_vld_btf_lane1_i(any_vld_btf_lane1_i),
        .any_vld_btf_lane2_i(any_vld_btf_lane2_i),
        .cb_bit_err_i(cb_bit_err_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .\first_cb_to_fifo_wr_window_reg[0]_0 (final_gater_for_fifo_din_lane1_i),
        .\first_cb_to_fifo_wr_window_reg[0]_1 (final_gater_for_fifo_din_lane2_i),
        .\first_cb_to_fifo_wr_window_reg[0]_2 (final_gater_for_fifo_din_i),
        .in0(all_start_cb_writes_i),
        .master_do_rd_en_i(master_do_rd_en_i),
        .master_do_rd_en_out_reg_0(do_rd_en_lane1_i),
        .out(bit_err_chan_bond_i),
        .second_cb_write_failed_reg_0(bit_err_chan_bond_lane1_i),
        .second_cb_write_failed_reg_1(bit_err_chan_bond_lane2_i),
        .start_cb_writes_lane1_i(start_cb_writes_lane1_i),
        .start_cb_writes_lane2_i(start_cb_writes_lane2_i),
        .user_clk(user_clk));
  aurora_64b66b_0_common_reset_cbcc common_reset_cbcc_i
       (.CHAN_BOND_RESET(CHAN_BOND_RESET),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .FINAL_GATER_FOR_FIFO_DIN_reg(common_reset_cbcc_i_n_6),
        .SR(new_gtx_rx_pcsreset_comb),
        .cb_bit_err_i(cb_bit_err_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_rd_clk(cbcc_fifo_reset_to_fifo_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .\first_cb_to_fifo_wr_window_reg[3] (final_gater_for_fifo_din_i),
        .\first_cb_to_fifo_wr_window_reg[3]_0 (final_gater_for_fifo_din_lane2_i),
        .\first_cb_to_fifo_wr_window_reg[3]_1 (final_gater_for_fifo_din_lane1_i),
        .out(rxrecclk_to_fabric_i),
        .user_clk(user_clk));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    data_v_r_i_1
       (.I0(\txseq_counter_i_reg_n_0_[4] ),
        .I1(\txseq_counter_i_reg_n_0_[3] ),
        .I2(\txseq_counter_i_reg_n_0_[2] ),
        .I3(data_v_r_i_2_n_0),
        .I4(\txseq_counter_i_reg_n_0_[0] ),
        .I5(\txseq_counter_i_reg_n_0_[1] ),
        .O(TXDATAVALID_IN));
  LUT2 #(
    .INIT(4'hE)) 
    data_v_r_i_2
       (.I0(\txseq_counter_i_reg_n_0_[5] ),
        .I1(\txseq_counter_i_reg_n_0_[6] ),
        .O(data_v_r_i_2_n_0));
  aurora_64b66b_0_DESCRAMBLER_64B66B descrambler_64b66b_gtx0_i
       (.CB_detect0(CB_detect0),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .CC_detect_dlyd1_i_2_0(rxheader_to_fifo_i),
        .D({CC_detect_pulse_i,CB_detect}),
        .E(rxdatavalid_i),
        .Q(rxdata_to_fifo_i),
        .\descrambler_reg[31]_0 (rxdata_from_gtx_i),
        .\descrambler_reg[39]_0 ({descrambler_64b66b_gtx0_i_n_36,poly}),
        .in0(rxlossofsync_out_q),
        .out(rxrecclk_to_fabric_i),
        .rxdatavalid_to_fifo_i(rxdatavalid_to_fifo_i),
        .\unscrambled_data_i_reg[13]_0 (unscrambled_data_i052_out),
        .valid_btf_detect_c(valid_btf_detect_c));
  aurora_64b66b_0_DESCRAMBLER_64B66B_23 descrambler_64b66b_gtx0_lane1_i
       (.CB_detect0(CB_detect0_10),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_4),
        .CC_detect_dlyd1(CC_detect_dlyd1_5),
        .CC_detect_dlyd1_i_2__0_0(rxheader_to_fifo_lane1_i),
        .D({CC_detect_pulse_i_13,CB_detect_12}),
        .E(rxdatavalid_lane1_i),
        .Q(rxdata_to_fifo_lane1_i),
        .\descrambler_reg[31]_0 (rxdata_from_gtx_lane1_i),
        .\descrambler_reg[39]_0 ({descrambler_64b66b_gtx0_lane1_i_n_36,poly_9}),
        .in0(rxlossofsync_out_lane1_q),
        .out(rxrecclk_to_fabric_i),
        .rxdatavalid_to_fifo_lane1_i(rxdatavalid_to_fifo_lane1_i),
        .\unscrambled_data_i_reg[13]_0 (unscrambled_data_i052_out_0),
        .valid_btf_detect_c(valid_btf_detect_c_11));
  aurora_64b66b_0_DESCRAMBLER_64B66B_24 descrambler_64b66b_gtx0_lane2_i
       (.CB_detect0(CB_detect0_15),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_7),
        .CC_detect_dlyd1(CC_detect_dlyd1_8),
        .D({CC_detect_pulse_i_18,CB_detect_17}),
        .E(rxdatavalid_lane2_i),
        .Q(rxheader_to_fifo_lane2_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane2_i),
        .descrambler({descrambler_64b66b_gtx0_lane2_i_n_36,poly_14}),
        .\descrambler_reg[31]_0 (rxdata_from_gtx_lane2_i),
        .in0(rxlossofsync_out_lane2_q),
        .out(rxrecclk_to_fabric_i),
        .rxdatavalid_to_fifo_lane2_i(rxdatavalid_to_fifo_lane2_i),
        .tempData(unscrambled_data_i052_out_1),
        .valid_btf_detect_c(valid_btf_detect_c_16));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hard_err_cntr_r[0]_i_1 
       (.I0(hard_err_cntr_r_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hard_err_cntr_r[1]_i_1 
       (.I0(hard_err_cntr_r_reg[0]),
        .I1(hard_err_cntr_r_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hard_err_cntr_r[2]_i_1 
       (.I0(hard_err_cntr_r_reg[1]),
        .I1(hard_err_cntr_r_reg[0]),
        .I2(hard_err_cntr_r_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hard_err_cntr_r[3]_i_1 
       (.I0(hard_err_cntr_r_reg[0]),
        .I1(hard_err_cntr_r_reg[2]),
        .I2(hard_err_cntr_r_reg[1]),
        .I3(hard_err_cntr_r_reg[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hard_err_cntr_r[4]_i_1 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(hard_err_cntr_r_reg[1]),
        .I2(hard_err_cntr_r_reg[2]),
        .I3(hard_err_cntr_r_reg[0]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hard_err_cntr_r[5]_i_1 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[1]),
        .I3(hard_err_cntr_r_reg[2]),
        .I4(hard_err_cntr_r_reg[0]),
        .I5(hard_err_cntr_r_reg[5]),
        .O(p_0_in__2[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hard_err_cntr_r[6]_i_1 
       (.I0(hard_err_cntr_r_reg[4]),
        .I1(hard_err_cntr_r_reg[3]),
        .I2(hard_err_cntr_r_reg[5]),
        .I3(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I4(hard_err_cntr_r_reg[6]),
        .O(p_0_in__2[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hard_err_cntr_r[7]_i_3 
       (.I0(hard_err_cntr_r_reg[5]),
        .I1(hard_err_cntr_r_reg[3]),
        .I2(hard_err_cntr_r_reg[4]),
        .I3(hard_err_cntr_r_reg[6]),
        .I4(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I5(hard_err_cntr_r_reg[7]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \hard_err_cntr_r[7]_i_4 
       (.I0(hard_err_cntr_r_reg[6]),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[7]),
        .O(\hard_err_cntr_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \hard_err_cntr_r[7]_i_5 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[7]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(\hard_err_cntr_r[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \hard_err_cntr_r[7]_i_6 
       (.I0(hard_err_cntr_r_reg[1]),
        .I1(hard_err_cntr_r_reg[2]),
        .I2(hard_err_cntr_r_reg[0]),
        .O(\hard_err_cntr_r[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__2[0]),
        .Q(hard_err_cntr_r_reg[0]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__2[1]),
        .Q(hard_err_cntr_r_reg[1]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__2[2]),
        .Q(hard_err_cntr_r_reg[2]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__2[3]),
        .Q(hard_err_cntr_r_reg[3]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__2[4]),
        .Q(hard_err_cntr_r_reg[4]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__2[5]),
        .Q(hard_err_cntr_r_reg[5]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__2[6]),
        .Q(hard_err_cntr_r_reg[6]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__2[7]),
        .Q(hard_err_cntr_r_reg[7]),
        .R(HPCNT_RESET_IN));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    hard_err_rst_int_i_3
       (.I0(hard_err_cntr_r_reg[2]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[4]),
        .I3(hard_err_cntr_r_reg[3]),
        .I4(hard_err_cntr_r_reg[5]),
        .I5(hard_err_cntr_r_reg[7]),
        .O(hard_err_rst_int_i_3_n_0));
  FDRE hard_err_rst_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_cdc_hard_err_init_n_0),
        .Q(hard_err_rst_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    hard_err_usr_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hard_err_usr0),
        .Q(hard_err_usr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    new_gtx_rx_pcsreset_comb_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(new_gtx_rx_pcsreset_comb0),
        .Q(new_gtx_rx_pcsreset_comb),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[0]),
        .Q(pos_rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[10] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[10]),
        .Q(pos_rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[11] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[11]),
        .Q(pos_rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[12] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[12]),
        .Q(pos_rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[13] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[13]),
        .Q(pos_rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[14] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[14]),
        .Q(pos_rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[15] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[15]),
        .Q(pos_rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[16] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[16]),
        .Q(pos_rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[17] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[17]),
        .Q(pos_rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[18] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[18]),
        .Q(pos_rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[19] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[19]),
        .Q(pos_rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[1]),
        .Q(pos_rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[20] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[20]),
        .Q(pos_rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[21] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[21]),
        .Q(pos_rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[22] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[22]),
        .Q(pos_rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[23] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[23]),
        .Q(pos_rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[24] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[24]),
        .Q(pos_rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[25] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[25]),
        .Q(pos_rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[26] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[26]),
        .Q(pos_rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[27] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[27]),
        .Q(pos_rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[28] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[28]),
        .Q(pos_rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[29] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[29]),
        .Q(pos_rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[2] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[2]),
        .Q(pos_rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[30] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[30]),
        .Q(pos_rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[31] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[31]),
        .Q(pos_rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[3] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[3]),
        .Q(pos_rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[4] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[4]),
        .Q(pos_rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[5] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[5]),
        .Q(pos_rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[6] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[6]),
        .Q(pos_rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[7] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[7]),
        .Q(pos_rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[8] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[8]),
        .Q(pos_rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[9] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_i),
        .D(pre_r4_rxdata_from_gtx_i[9]),
        .Q(pos_rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[0]),
        .Q(pos_rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[10]),
        .Q(pos_rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[11]),
        .Q(pos_rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[12]),
        .Q(pos_rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[13]),
        .Q(pos_rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[14]),
        .Q(pos_rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[15]),
        .Q(pos_rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[16]),
        .Q(pos_rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[17]),
        .Q(pos_rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[18]),
        .Q(pos_rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[19]),
        .Q(pos_rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[1]),
        .Q(pos_rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[20]),
        .Q(pos_rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[21]),
        .Q(pos_rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[22]),
        .Q(pos_rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[23]),
        .Q(pos_rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[24]),
        .Q(pos_rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[25]),
        .Q(pos_rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[26]),
        .Q(pos_rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[27]),
        .Q(pos_rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[28]),
        .Q(pos_rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[29]),
        .Q(pos_rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[2]),
        .Q(pos_rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[30]),
        .Q(pos_rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[31]),
        .Q(pos_rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[3]),
        .Q(pos_rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[4]),
        .Q(pos_rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[5]),
        .Q(pos_rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[6]),
        .Q(pos_rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[7]),
        .Q(pos_rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[8]),
        .Q(pos_rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane1_i),
        .D(pre_r4_rxdata_from_gtx_lane1_i[9]),
        .Q(pos_rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[0]),
        .Q(pos_rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[10]),
        .Q(pos_rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[11]),
        .Q(pos_rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[12]),
        .Q(pos_rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[13]),
        .Q(pos_rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[14]),
        .Q(pos_rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[15]),
        .Q(pos_rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[16]),
        .Q(pos_rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[17]),
        .Q(pos_rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[18]),
        .Q(pos_rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[19]),
        .Q(pos_rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[1]),
        .Q(pos_rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[20]),
        .Q(pos_rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[21]),
        .Q(pos_rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[22]),
        .Q(pos_rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[23]),
        .Q(pos_rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[24]),
        .Q(pos_rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[25]),
        .Q(pos_rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[26]),
        .Q(pos_rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[27]),
        .Q(pos_rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[28]),
        .Q(pos_rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[29]),
        .Q(pos_rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[2]),
        .Q(pos_rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[30]),
        .Q(pos_rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[31]),
        .Q(pos_rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[3]),
        .Q(pos_rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[4]),
        .Q(pos_rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[5]),
        .Q(pos_rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[6]),
        .Q(pos_rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[7]),
        .Q(pos_rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[8]),
        .Q(pos_rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxrecclk_to_fabric_i),
        .CE(pre_r4_rxdatavalid_lane2_i),
        .D(pre_r4_rxdata_from_gtx_lane2_i[9]),
        .Q(pos_rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r4_rxdatavalid_i),
        .Q(pos_rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane1_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r4_rxdatavalid_lane1_i),
        .Q(pos_rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane2_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r4_rxdatavalid_lane2_i),
        .Q(pos_rxdatavalid_lane2_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \pos_rxheader_from_gtx_i[0]_i_1 
       (.I0(pre_r4_rxheader_from_gtx_i[0]),
        .I1(pre_r4_rxheadervalid_i),
        .I2(pos_rxheader_from_gtx_i[0]),
        .O(\pos_rxheader_from_gtx_i[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pos_rxheader_from_gtx_i[1]_i_1 
       (.I0(pre_r4_rxheader_from_gtx_i[1]),
        .I1(pre_r4_rxheadervalid_i),
        .I2(pos_rxheader_from_gtx_i[1]),
        .O(\pos_rxheader_from_gtx_i[1]_i_1_n_0 ));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pos_rxheader_from_gtx_i[0]_i_1_n_0 ),
        .Q(pos_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pos_rxheader_from_gtx_i[1]_i_1_n_0 ),
        .Q(pos_rxheader_from_gtx_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \pos_rxheader_from_gtx_lane1_i[0]_i_1 
       (.I0(pre_r4_rxheader_from_gtx_lane1_i[0]),
        .I1(pre_r4_rxheadervalid_lane1_i),
        .I2(pos_rxheader_from_gtx_lane1_i[0]),
        .O(\pos_rxheader_from_gtx_lane1_i[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pos_rxheader_from_gtx_lane1_i[1]_i_1 
       (.I0(pre_r4_rxheader_from_gtx_lane1_i[1]),
        .I1(pre_r4_rxheadervalid_lane1_i),
        .I2(pos_rxheader_from_gtx_lane1_i[1]),
        .O(\pos_rxheader_from_gtx_lane1_i[1]_i_1_n_0 ));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pos_rxheader_from_gtx_lane1_i[0]_i_1_n_0 ),
        .Q(pos_rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pos_rxheader_from_gtx_lane1_i[1]_i_1_n_0 ),
        .Q(pos_rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \pos_rxheader_from_gtx_lane2_i[0]_i_1 
       (.I0(pre_r4_rxheader_from_gtx_lane2_i[0]),
        .I1(pre_r4_rxheadervalid_lane2_i),
        .I2(pos_rxheader_from_gtx_lane2_i[0]),
        .O(\pos_rxheader_from_gtx_lane2_i[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pos_rxheader_from_gtx_lane2_i[1]_i_1 
       (.I0(pre_r4_rxheader_from_gtx_lane2_i[1]),
        .I1(pre_r4_rxheadervalid_lane2_i),
        .I2(pos_rxheader_from_gtx_lane2_i[1]),
        .O(\pos_rxheader_from_gtx_lane2_i[1]_i_1_n_0 ));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pos_rxheader_from_gtx_lane2_i[0]_i_1_n_0 ),
        .Q(pos_rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pos_rxheader_from_gtx_lane2_i[1]_i_1_n_0 ),
        .Q(pos_rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r4_rxheadervalid_i),
        .Q(pos_rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane1_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r4_rxheadervalid_lane1_i),
        .Q(pos_rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane2_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r4_rxheadervalid_lane2_i),
        .Q(pos_rxheadervalid_lane2_i),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3 " *) 
  SRL16E pre_r3_rxdatavalid_i_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdatavalid_i),
        .Q(pre_r3_rxdatavalid_i_reg_srl3_n_0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxdatavalid_lane1_i_reg_srl3 " *) 
  SRL16E pre_r3_rxdatavalid_lane1_i_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdatavalid_lane1_i),
        .Q(pre_r3_rxdatavalid_lane1_i_reg_srl3_n_0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxdatavalid_lane2_i_reg_srl3 " *) 
  SRL16E pre_r3_rxdatavalid_lane2_i_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdatavalid_lane2_i),
        .Q(pre_r3_rxdatavalid_lane2_i_reg_srl3_n_0));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3 " *) 
  SRL16E \pre_r3_rxheader_from_gtx_i_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxheader_from_gtx_i[0]),
        .Q(\pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3 " *) 
  SRL16E \pre_r3_rxheader_from_gtx_i_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxheader_from_gtx_i[1]),
        .Q(\pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3 " *) 
  SRL16E \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxheader_from_gtx_lane1_i[0]),
        .Q(\pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3 " *) 
  SRL16E \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxheader_from_gtx_lane1_i[1]),
        .Q(\pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3 " *) 
  SRL16E \pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxheader_from_gtx_lane2_i[0]),
        .Q(\pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3 " *) 
  SRL16E \pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxheader_from_gtx_lane2_i[1]),
        .Q(\pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3_n_0 ));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3 " *) 
  SRL16E pre_r3_rxheadervalid_i_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxheadervalid_i),
        .Q(pre_r3_rxheadervalid_i_reg_srl3_n_0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheadervalid_lane1_i_reg_srl3 " *) 
  SRL16E pre_r3_rxheadervalid_lane1_i_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxheadervalid_lane1_i),
        .Q(pre_r3_rxheadervalid_lane1_i_reg_srl3_n_0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheadervalid_lane2_i_reg_srl3 " *) 
  SRL16E pre_r3_rxheadervalid_lane2_i_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxheadervalid_lane2_i),
        .Q(pre_r3_rxheadervalid_lane2_i_reg_srl3_n_0));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[0]),
        .Q(pre_r4_rxdata_from_gtx_i[0]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[10]),
        .Q(pre_r4_rxdata_from_gtx_i[10]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[11]),
        .Q(pre_r4_rxdata_from_gtx_i[11]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[12]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[12]),
        .Q(pre_r4_rxdata_from_gtx_i[12]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[13]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[13]),
        .Q(pre_r4_rxdata_from_gtx_i[13]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[14]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[14]),
        .Q(pre_r4_rxdata_from_gtx_i[14]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[15]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[15]),
        .Q(pre_r4_rxdata_from_gtx_i[15]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[16]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[16]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[16]),
        .Q(pre_r4_rxdata_from_gtx_i[16]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[17]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[17]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[17]),
        .Q(pre_r4_rxdata_from_gtx_i[17]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[18]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[18]),
        .Q(pre_r4_rxdata_from_gtx_i[18]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[19]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[19]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[19]),
        .Q(pre_r4_rxdata_from_gtx_i[19]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[1]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[1]),
        .Q(pre_r4_rxdata_from_gtx_i[1]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[20]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[20]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[20]),
        .Q(pre_r4_rxdata_from_gtx_i[20]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[21]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[21]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[21]),
        .Q(pre_r4_rxdata_from_gtx_i[21]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[22]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[22]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[22]),
        .Q(pre_r4_rxdata_from_gtx_i[22]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[23]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[23]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[23]),
        .Q(pre_r4_rxdata_from_gtx_i[23]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[24]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[24]),
        .Q(pre_r4_rxdata_from_gtx_i[24]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[25]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[25]),
        .Q(pre_r4_rxdata_from_gtx_i[25]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[26]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[26]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[26]),
        .Q(pre_r4_rxdata_from_gtx_i[26]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[27]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[27]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[27]),
        .Q(pre_r4_rxdata_from_gtx_i[27]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[28]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[28]),
        .Q(pre_r4_rxdata_from_gtx_i[28]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[29]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[29]),
        .Q(pre_r4_rxdata_from_gtx_i[29]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[2]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[2]),
        .Q(pre_r4_rxdata_from_gtx_i[2]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[30]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[30]),
        .Q(pre_r4_rxdata_from_gtx_i[30]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[31]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[31]),
        .Q(pre_r4_rxdata_from_gtx_i[31]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[3]),
        .Q(pre_r4_rxdata_from_gtx_i[3]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[4]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[4]),
        .Q(pre_r4_rxdata_from_gtx_i[4]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[5]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[5]),
        .Q(pre_r4_rxdata_from_gtx_i[5]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[6]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[6]),
        .Q(pre_r4_rxdata_from_gtx_i[6]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[7]),
        .Q(pre_r4_rxdata_from_gtx_i[7]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[8]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[8]),
        .Q(pre_r4_rxdata_from_gtx_i[8]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[9]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_i_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_i[9]),
        .Q(pre_r4_rxdata_from_gtx_i[9]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[0]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[0]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[10]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[10]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[11]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[11]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[12]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[12]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[13]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[13]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[14]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[14]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[15]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[15]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[16]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[16]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[17]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[17]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[18]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[18]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[19]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[19]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[1]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[1]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[20]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[20]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[21]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[21]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[22]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[22]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[23]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[23]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[24]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[24]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[25]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[25]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[26]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[26]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[27]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[27]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[28]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[28]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[29]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[29]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[2]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[2]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[30]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[30]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[31]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[31]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[3]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[3]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[4]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[4]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[5]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[5]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[6]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[6]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[7]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[7]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[8]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[8]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane1_i[9]),
        .Q(pre_r4_rxdata_from_gtx_lane1_i[9]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[0]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[0]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[0]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[10]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[10]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[10]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[11]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[11]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[11]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[12]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[12]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[12]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[13]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[13]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[13]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[14]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[14]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[14]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[15]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[15]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[15]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[16]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[16]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[16]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[16]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[17]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[17]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[17]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[17]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[18]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[18]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[18]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[18]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[19]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[19]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[19]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[19]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[1]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[1]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[1]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[20]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[20]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[20]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[20]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[21]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[21]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[21]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[21]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[22]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[22]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[22]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[22]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[23]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[23]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[23]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[23]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[24]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[24]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[24]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[24]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[25]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[25]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[25]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[25]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[26]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[26]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[26]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[26]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[27]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[27]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[27]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[27]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[28]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[28]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[28]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[28]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[29]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[29]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[29]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[29]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[2]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[2]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[2]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[30]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[30]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[30]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[30]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[31]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[31]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[31]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[31]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[3]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[3]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[3]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[4]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[4]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[4]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[5]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[5]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[5]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[6]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[6]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[6]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[7]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[7]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[7]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[8]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[8]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[8]));
  (* srl_bus_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[9]_srl4 " *) 
  SRL16E \pre_r4_rxdata_from_gtx_lane2_i_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rxrecclk_to_fabric_i),
        .D(pre_rxdata_from_gtx_lane2_i[9]),
        .Q(pre_r4_rxdata_from_gtx_lane2_i[9]));
  (* shift_extract = "{no}" *) 
  FDRE pre_r4_rxdatavalid_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r3_rxdatavalid_i_reg_srl3_n_0),
        .Q(pre_r4_rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r4_rxdatavalid_lane1_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r3_rxdatavalid_lane1_i_reg_srl3_n_0),
        .Q(pre_r4_rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r4_rxdatavalid_lane2_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r3_rxdatavalid_lane2_i_reg_srl3_n_0),
        .Q(pre_r4_rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r4_rxheader_from_gtx_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0 ),
        .Q(pre_r4_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r4_rxheader_from_gtx_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0 ),
        .Q(pre_r4_rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r4_rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3_n_0 ),
        .Q(pre_r4_rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r4_rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3_n_0 ),
        .Q(pre_r4_rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r4_rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3_n_0 ),
        .Q(pre_r4_rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r4_rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(\pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3_n_0 ),
        .Q(pre_r4_rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r4_rxheadervalid_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r3_rxheadervalid_i_reg_srl3_n_0),
        .Q(pre_r4_rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r4_rxheadervalid_lane1_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r3_rxheadervalid_lane1_i_reg_srl3_n_0),
        .Q(pre_r4_rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r4_rxheadervalid_lane2_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pre_r3_rxheadervalid_lane2_i_reg_srl3_n_0),
        .Q(pre_r4_rxheadervalid_lane2_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    rx_elastic_buf_err_int
       (.I0(int_rxbufstatus_lane1_i),
        .I1(int_rxbufstatus_lane2_i),
        .I2(int_rxbufstatus_i),
        .O(rx_elastic_buf_err_int__0));
  LUT3 #(
    .INIT(8'h80)) 
    rx_resetdone_t
       (.I0(rx_resetdone_i),
        .I1(rx_resetdone_lane1_i),
        .I2(rx_resetdone_lane2_i),
        .O(rx_resetdone_t__0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[0]),
        .Q(rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[10] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[10]),
        .Q(rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[11] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[11]),
        .Q(rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[12] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[12]),
        .Q(rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[13] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[13]),
        .Q(rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[14] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[14]),
        .Q(rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[15] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[15]),
        .Q(rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[16] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[16]),
        .Q(rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[17] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[17]),
        .Q(rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[18] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[18]),
        .Q(rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[19] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[19]),
        .Q(rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[1]),
        .Q(rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[20] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[20]),
        .Q(rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[21] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[21]),
        .Q(rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[22] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[22]),
        .Q(rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[23] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[23]),
        .Q(rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[24] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[24]),
        .Q(rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[25] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[25]),
        .Q(rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[26] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[26]),
        .Q(rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[27] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[27]),
        .Q(rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[28] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[28]),
        .Q(rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[29] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[29]),
        .Q(rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[2] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[2]),
        .Q(rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[30] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[30]),
        .Q(rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[31] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[31]),
        .Q(rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[3] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[3]),
        .Q(rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[4] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[4]),
        .Q(rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[5] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[5]),
        .Q(rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[6] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[6]),
        .Q(rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[7] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[7]),
        .Q(rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[8] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[8]),
        .Q(rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[9] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[9]),
        .Q(rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[0]),
        .Q(rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[10]),
        .Q(rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[11]),
        .Q(rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[12]),
        .Q(rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[13]),
        .Q(rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[14]),
        .Q(rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[15]),
        .Q(rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[16]),
        .Q(rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[17]),
        .Q(rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[18]),
        .Q(rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[19]),
        .Q(rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[1]),
        .Q(rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[20]),
        .Q(rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[21]),
        .Q(rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[22]),
        .Q(rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[23]),
        .Q(rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[24]),
        .Q(rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[25]),
        .Q(rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[26]),
        .Q(rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[27]),
        .Q(rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[28]),
        .Q(rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[29]),
        .Q(rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[2]),
        .Q(rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[30]),
        .Q(rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[31]),
        .Q(rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[3]),
        .Q(rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[4]),
        .Q(rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[5]),
        .Q(rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[6]),
        .Q(rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[7]),
        .Q(rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[8]),
        .Q(rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[9]),
        .Q(rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[0]),
        .Q(rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[10]),
        .Q(rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[11]),
        .Q(rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[12]),
        .Q(rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[13]),
        .Q(rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[14]),
        .Q(rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[15]),
        .Q(rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[16]),
        .Q(rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[17]),
        .Q(rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[18]),
        .Q(rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[19]),
        .Q(rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[1]),
        .Q(rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[20]),
        .Q(rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[21]),
        .Q(rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[22]),
        .Q(rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[23]),
        .Q(rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[24]),
        .Q(rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[25]),
        .Q(rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[26]),
        .Q(rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[27]),
        .Q(rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[28]),
        .Q(rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[29]),
        .Q(rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[2]),
        .Q(rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[30]),
        .Q(rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[31]),
        .Q(rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[3]),
        .Q(rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[4]),
        .Q(rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[5]),
        .Q(rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[6]),
        .Q(rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[7]),
        .Q(rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[8]),
        .Q(rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[9]),
        .Q(rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdatavalid_i),
        .Q(rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane1_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane1_i),
        .Q(rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane2_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane2_i),
        .Q(rxdatavalid_lane2_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxdatavalid_i),
        .Q(rxdatavalid_to_fifo_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane1_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxdatavalid_lane1_i),
        .Q(rxdatavalid_to_fifo_lane1_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane2_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxdatavalid_lane2_i),
        .Q(rxdatavalid_to_fifo_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[0]),
        .Q(rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[1]),
        .Q(rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane1_i[0]),
        .Q(rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane1_i[1]),
        .Q(rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane2_i[0]),
        .Q(rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane2_i[1]),
        .Q(rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[0]),
        .Q(rxheader_to_fifo_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[1]),
        .Q(rxheader_to_fifo_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane1_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane1_i[0]),
        .Q(rxheader_to_fifo_lane1_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane1_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane1_i[1]),
        .Q(rxheader_to_fifo_lane1_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane2_i_reg[0] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane2_i[0]),
        .Q(rxheader_to_fifo_lane2_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane2_i_reg[1] 
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane2_i[1]),
        .Q(rxheader_to_fifo_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxheadervalid_i),
        .Q(rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane1_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane1_i),
        .Q(rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane2_i_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane2_i),
        .Q(rxheadervalid_lane2_i),
        .R(1'b0));
  FDRE rxlossofsync_out_lane1_q_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxlossofsync_out_lane1_i),
        .Q(rxlossofsync_out_lane1_q),
        .R(1'b0));
  FDRE rxlossofsync_out_lane2_q_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxlossofsync_out_lane2_i),
        .Q(rxlossofsync_out_lane2_q),
        .R(1'b0));
  FDRE rxlossofsync_out_q_reg
       (.C(rxrecclk_to_fabric_i),
        .CE(1'b1),
        .D(rxlossofsync_out_i),
        .Q(rxlossofsync_out_q),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFGCE" *) 
  (* XILINX_TRANSFORM_PINMAP = "CE:CE0 I:I0 GND:S1,IGNORE0,CE1 VCC:S0,IGNORE1,I1" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE"),
    .SIM_DEVICE("7SERIES")) 
    rxrecclk_bufg_i
       (.CE0(rx_clk_locked_i),
        .CE1(1'b0),
        .I0(rxrecclk_from_gtx_lane1_i),
        .I1(1'b1),
        .IGNORE0(1'b0),
        .IGNORE1(1'b1),
        .O(rxrecclk_to_fabric_i),
        .S0(1'b1),
        .S1(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    rxreset_for_lanes
       (.I0(rx_reset_i_1),
        .I1(rx_reset_i_0),
        .I2(rx_reset_i_2),
        .O(rxreset_for_lanes__0));
  FDRE rxreset_for_lanes_q_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxreset_for_lanes__0),
        .Q(rxreset_for_lanes_q),
        .R(1'b0));
  aurora_64b66b_0_RX_STARTUP_FSM rxresetfsm_i
       (.GT2_RXUSERRDY_IN(rxuserrdy_t),
        .SR(gtrxreset_t),
        .fsm_resetdone_to_new_gtx_rx_comb(fsm_resetdone_to_new_gtx_rx_comb),
        .in0(rx_resetdone_t__0),
        .init_clk(init_clk),
        .new_gtx_rx_pcsreset_comb0(new_gtx_rx_pcsreset_comb0),
        .out(gtpll_locked_out_i),
        .rx_clk_locked_i(rx_clk_locked_i),
        .rx_fsm_resetdone_i(rx_fsm_resetdone_i),
        .\rx_state_reg[0]_0 (rxfsm_reset_i),
        .stg1_aurora_64b66b_0_cdc_to_reg(rxreset_for_lanes_q),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(stg1_aurora_64b66b_0_cdc_to_reg),
        .stg4_reg(rxrecclk_to_fabric_i));
  aurora_64b66b_0_SCRAMBLER_64B66B scrambler_64b66b_gtx0_i
       (.E(data_valid_i),
        .Q(scrambled_data_i),
        .scrambler(scrambler),
        .tempData(tempData),
        .tx_data_i_128(tx_data_i_128),
        .user_clk(user_clk));
  aurora_64b66b_0_SCRAMBLER_64B66B_25 scrambler_64b66b_gtx0_lane1_i
       (.E(data_valid_i),
        .Q(scrambled_data_lane1_i),
        .\SCRAMBLED_DATA_OUT_reg[5]_0 (\SCRAMBLED_DATA_OUT_reg[5] ),
        .\scrambler_reg[57]_0 (\scrambler_reg[57] ),
        .tx_data_i_64(tx_data_i_64),
        .user_clk(user_clk));
  aurora_64b66b_0_SCRAMBLER_64B66B_26 scrambler_64b66b_gtx0_lane2_i
       (.E(data_valid_i),
        .Q(Q),
        .SCRAMBLED_DATA_OUT(scrambled_data_lane2_i),
        .\SCRAMBLED_DATA_OUT_reg[5]_0 (\SCRAMBLED_DATA_OUT_reg[5]_0 ),
        .\scrambler_reg[0]_0 ({\txseq_counter_i_reg_n_0_[6] ,\txseq_counter_i_reg_n_0_[5] ,\txseq_counter_i_reg_n_0_[4] ,\txseq_counter_i_reg_n_0_[3] ,\txseq_counter_i_reg_n_0_[2] ,\txseq_counter_i_reg_n_0_[1] ,\txseq_counter_i_reg_n_0_[0] }),
        .tx_data_i_0(tx_data_i_0),
        .\txseq_counter_i_reg[3] (scrambler_64b66b_gtx0_lane2_i_n_12),
        .user_clk(user_clk));
  FDRE \tx_hdr_lane1_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\tx_hdr_lane1_r_reg[1]_0 [0]),
        .Q(tx_hdr_lane1_r[0]),
        .R(1'b0));
  FDRE \tx_hdr_lane1_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\tx_hdr_lane1_r_reg[1]_0 [1]),
        .Q(tx_hdr_lane1_r[1]),
        .R(1'b0));
  FDRE \tx_hdr_lane2_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\tx_hdr_lane2_r_reg[1]_0 [0]),
        .Q(tx_hdr_lane2_r[0]),
        .R(1'b0));
  FDRE \tx_hdr_lane2_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\tx_hdr_lane2_r_reg[1]_0 [1]),
        .Q(tx_hdr_lane2_r[1]),
        .R(1'b0));
  FDRE \tx_hdr_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(tx_hdr_r[0]),
        .R(1'b0));
  FDRE \tx_hdr_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(tx_hdr_r[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    tx_resetdone_t
       (.I0(tx_resetdone_i),
        .I1(tx_resetdone_lane1_i),
        .I2(tx_resetdone_lane2_i),
        .O(tx_resetdone_t__0));
  aurora_64b66b_0_TX_STARTUP_FSM txresetfsm_i
       (.GT2_GTTXRESET_IN(gttxreset_t),
        .GT2_TXUSERRDY_IN(txuserrdy_t),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .in0(tx_resetdone_t__0),
        .init_clk(init_clk),
        .mmcm_not_locked(mmcm_not_locked),
        .mmcm_reset_i(mmcm_reset_i),
        .out(gtpll_locked_out_i),
        .rst_drp(rst_drp),
        .stg5_reg(txusrclk_gtx_reset_comb),
        .sync_clk(sync_clk),
        .tx_fsm_resetdone_i(tx_fsm_resetdone_i));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \txseq_counter_i[0]_i_1 
       (.I0(\txseq_counter_i[5]_i_2_n_0 ),
        .I1(\txseq_counter_i_reg_n_0_[0] ),
        .O(txseq_counter_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txseq_counter_i[1]_i_1 
       (.I0(\txseq_counter_i_reg_n_0_[0] ),
        .I1(\txseq_counter_i_reg_n_0_[1] ),
        .O(txseq_counter_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \txseq_counter_i[2]_i_1 
       (.I0(\txseq_counter_i_reg_n_0_[2] ),
        .I1(\txseq_counter_i_reg_n_0_[0] ),
        .I2(\txseq_counter_i_reg_n_0_[1] ),
        .O(txseq_counter_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \txseq_counter_i[3]_i_1 
       (.I0(\txseq_counter_i_reg_n_0_[3] ),
        .I1(\txseq_counter_i_reg_n_0_[0] ),
        .I2(\txseq_counter_i_reg_n_0_[1] ),
        .I3(\txseq_counter_i_reg_n_0_[2] ),
        .O(txseq_counter_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \txseq_counter_i[4]_i_1 
       (.I0(\txseq_counter_i_reg_n_0_[4] ),
        .I1(\txseq_counter_i_reg_n_0_[3] ),
        .I2(\txseq_counter_i_reg_n_0_[2] ),
        .I3(\txseq_counter_i_reg_n_0_[0] ),
        .I4(\txseq_counter_i_reg_n_0_[1] ),
        .O(\txseq_counter_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \txseq_counter_i[5]_i_1 
       (.I0(\txseq_counter_i[5]_i_2_n_0 ),
        .I1(scrambler_64b66b_gtx0_lane2_i_n_12),
        .I2(\txseq_counter_i_reg_n_0_[5] ),
        .O(txseq_counter_i[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \txseq_counter_i[5]_i_2 
       (.I0(\txseq_counter_i_reg_n_0_[3] ),
        .I1(\txseq_counter_i_reg_n_0_[2] ),
        .I2(\txseq_counter_i[5]_i_3_n_0 ),
        .I3(\txseq_counter_i_reg_n_0_[4] ),
        .I4(\txseq_counter_i_reg_n_0_[6] ),
        .I5(\txseq_counter_i_reg_n_0_[5] ),
        .O(\txseq_counter_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txseq_counter_i[5]_i_3 
       (.I0(\txseq_counter_i_reg_n_0_[0] ),
        .I1(\txseq_counter_i_reg_n_0_[1] ),
        .O(\txseq_counter_i[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \txseq_counter_i[6]_i_1 
       (.I0(\txseq_counter_i_reg_n_0_[6] ),
        .I1(scrambler_64b66b_gtx0_lane2_i_n_12),
        .I2(\txseq_counter_i_reg_n_0_[5] ),
        .O(txseq_counter_i[6]));
  FDRE \txseq_counter_i_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(txseq_counter_i[0]),
        .Q(\txseq_counter_i_reg_n_0_[0] ),
        .R(gtx_reset_comb));
  FDRE \txseq_counter_i_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(txseq_counter_i[1]),
        .Q(\txseq_counter_i_reg_n_0_[1] ),
        .R(gtx_reset_comb));
  FDRE \txseq_counter_i_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(txseq_counter_i[2]),
        .Q(\txseq_counter_i_reg_n_0_[2] ),
        .R(gtx_reset_comb));
  FDRE \txseq_counter_i_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(txseq_counter_i[3]),
        .Q(\txseq_counter_i_reg_n_0_[3] ),
        .R(gtx_reset_comb));
  FDRE \txseq_counter_i_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\txseq_counter_i[4]_i_1_n_0 ),
        .Q(\txseq_counter_i_reg_n_0_[4] ),
        .R(gtx_reset_comb));
  FDRE \txseq_counter_i_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(txseq_counter_i[5]),
        .Q(\txseq_counter_i_reg_n_0_[5] ),
        .R(gtx_reset_comb));
  FDRE \txseq_counter_i_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(txseq_counter_i[6]),
        .Q(\txseq_counter_i_reg_n_0_[6] ),
        .R(gtx_reset_comb));
  aurora_64b66b_0_cdc_sync_27 u_cdc__check_polarity
       (.Q(rxheader_from_gtx_i),
        .RX_NEG_OUT_reg(RX_NEG_OUT_reg_0),
        .in0(in0),
        .out(rxrecclk_to_fabric_i),
        .rxheadervalid_i(rxheadervalid_i),
        .rxheadervalid_i_reg(u_cdc__check_polarity_n_0));
  aurora_64b66b_0_cdc_sync_28 u_cdc__lane1_check_polarity
       (.Q(rxheader_from_gtx_lane1_i),
        .RX_NEG_OUT_LANE1_reg(RX_NEG_OUT_LANE1_reg_0),
        .out(rxrecclk_to_fabric_i),
        .rxheadervalid_lane1_i(rxheadervalid_lane1_i),
        .rxheadervalid_lane1_i_reg(u_cdc__lane1_check_polarity_n_0),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0));
  aurora_64b66b_0_cdc_sync_29 u_cdc__lane2_check_polarity
       (.Q(rxheader_from_gtx_lane2_i),
        .RX_NEG_OUT_LANE2_reg(RX_NEG_OUT_LANE2_reg_0),
        .out(rxrecclk_to_fabric_i),
        .rxheadervalid_lane2_i(rxheadervalid_lane2_i),
        .rxheadervalid_lane2_i_reg(u_cdc__lane2_check_polarity_n_0),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg_2));
  aurora_64b66b_0_cdc_sync__parameterized1 u_cdc_gt_qplllock_i
       (.gt_pll_lock(gt_pll_lock),
        .gt_qplllock_in(gt_qplllock_in),
        .init_clk(init_clk),
        .mmcm_reset_i(mmcm_reset_i),
        .out(gtpll_locked_out_i));
  aurora_64b66b_0_cdc_sync__parameterized1_30 u_cdc_hard_err_init
       (.E(hard_err_cntr_r),
        .Q(hard_err_cntr_r_reg[2:0]),
        .\hard_err_cntr_r_reg[0] (\hard_err_cntr_r[7]_i_4_n_0 ),
        .\hard_err_cntr_r_reg[0]_0 (\hard_err_cntr_r[7]_i_5_n_0 ),
        .hard_err_rst_int(hard_err_rst_int),
        .hard_err_rst_int_reg(fsm_resetdone),
        .hard_err_rst_int_reg_0(cdr_reset_fsm_lnkreset_reg_n_0),
        .hard_err_rst_int_reg_1(hard_err_rst_int_i_3_n_0),
        .in0(hard_err_usr),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .reset_initclk(reset_initclk),
        .rst_drp(rst_drp),
        .stg5_reg(u_cdc_hard_err_init_n_0));
  aurora_64b66b_0_cdc_sync__parameterized0 u_cdc_rx_elastic_buferr
       (.out(rx_elastic_buf_err),
        .p_level_in_d1_cdc_from_reg_0(rxrecclk_to_fabric_i),
        .rx_elastic_buf_err_int(rx_elastic_buf_err_int__0),
        .user_clk(user_clk));
  aurora_64b66b_0_cdc_sync__parameterized2 u_cdc_rxpolarity_
       (.out(sync_rx_polarity_r),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg),
        .s_level_out_d6_reg_0(rxrecclk_to_fabric_i));
  aurora_64b66b_0_cdc_sync__parameterized2_31 u_cdc_rxpolarity__LANE1
       (.out(sync_rx_polarity_lane1_r),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg_1),
        .s_level_out_d6_reg_0(rxrecclk_to_fabric_i));
  aurora_64b66b_0_cdc_sync__parameterized2_32 u_cdc_rxpolarity__LANE2
       (.out(sync_rx_polarity_lane2_r),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg_3),
        .s_level_out_d6_reg_0(rxrecclk_to_fabric_i));
  aurora_64b66b_0_rst_sync__parameterized0 u_rst_sync_blocksyncall_initclk_sync
       (.\FSM_onehot_cdr_reset_fsm_r_reg[0] (\FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0 ),
        .\FSM_onehot_cdr_reset_fsm_r_reg[0]_0 (\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .\FSM_onehot_cdr_reset_fsm_r_reg[1] (u_rst_sync_blocksyncall_initclk_sync_n_0),
        .\FSM_onehot_cdr_reset_fsm_r_reg[1]_0 (u_rst_sync_blocksyncall_initclk_sync_n_1),
        .\FSM_onehot_cdr_reset_fsm_r_reg[1]_1 (u_rst_sync_blocksyncall_initclk_sync_n_2),
        .allow_block_sync_propagation(allow_block_sync_propagation),
        .cdr_reset_fsm_lnkreset(cdr_reset_fsm_lnkreset),
        .in0(blocksync_all_lanes_inrxclk_q),
        .init_clk(init_clk),
        .p_15_in(p_15_in));
  aurora_64b66b_0_rst_sync__parameterized0_33 u_rst_sync_blocksyncprop_inrxclk_sync
       (.blocksync_out_i(blocksync_out_i),
        .blocksync_out_lane1_i(blocksync_out_lane1_i),
        .blocksync_out_lane2_i(blocksync_out_lane2_i),
        .out(rxrecclk_to_fabric_i),
        .rxlossofsync_out_i(rxlossofsync_out_i),
        .rxlossofsync_out_lane1_i(rxlossofsync_out_lane1_i),
        .rxlossofsync_out_lane2_i(rxlossofsync_out_lane2_i),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(allow_block_sync_propagation_reg_n_0));
  aurora_64b66b_0_rst_sync__parameterized0_34 u_rst_sync_fsm_resetdone
       (.fsm_resetdone_to_new_gtx_rx_comb(fsm_resetdone_to_new_gtx_rx_comb),
        .out(rxrecclk_to_fabric_i),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(fsm_resetdone));
  aurora_64b66b_0_rst_sync__parameterized0_35 u_rst_sync_gtx_reset_comb
       (.SR(gtx_reset_comb),
        .in0(stableclk_gtx_reset_comb),
        .user_clk(user_clk));
  aurora_64b66b_0_rst_sync__parameterized0_36 u_rst_sync_reset_initclk
       (.SR(HPCNT_RESET_IN),
        .\count_for_reset_r_reg[23] (cdr_reset_fsm_lnkreset_reg_n_0),
        .\hard_err_cntr_r_reg[7] (fsm_resetdone),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .reset_initclk(reset_initclk),
        .rst_drp(rst_drp),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(stg1_aurora_64b66b_0_cdc_to_reg),
        .stg5_reg_0(u_rst_sync_reset_initclk_n_1),
        .stg5_reg_1(u_rst_sync_reset_initclk_n_2),
        .stg5_reg_2(u_rst_sync_reset_initclk_n_3),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1),
        .valid_btf_detect_dlyd1_0(valid_btf_detect_dlyd1_3),
        .valid_btf_detect_dlyd1_1(valid_btf_detect_dlyd1_6));
  aurora_64b66b_0_rst_sync__parameterized0_37 u_rst_sync_txusrclk_gtx_reset_comb
       (.in0(stableclk_gtx_reset_comb),
        .init_clk(init_clk),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(txusrclk_gtx_reset_comb));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1 
       (.I0(poly),
        .I1(rxdata_from_gtx_i[13]),
        .I2(descrambler_64b66b_gtx0_i_n_36),
        .O(unscrambled_data_i052_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__0 
       (.I0(poly_9),
        .I1(rxdata_from_gtx_lane1_i[13]),
        .I2(descrambler_64b66b_gtx0_lane1_i_n_36),
        .O(unscrambled_data_i052_out_0));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__1 
       (.I0(poly_14),
        .I1(rxdata_from_gtx_lane2_i[13]),
        .I2(descrambler_64b66b_gtx0_lane2_i_n_36),
        .O(unscrambled_data_i052_out_1));
endmodule

module aurora_64b66b_0_cdc_sync
   (next_ready_c,
    next_begin_c,
    SYSTEM_RESET_reg,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk,
    ready_r_reg,
    rx_lossofsync_i_0,
    ready_r,
    align_r,
    polarity_r,
    rx_polarity_dlyd_i,
    RESET_LANES,
    begin_r_reg,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output next_ready_c;
  output next_begin_c;
  output SYSTEM_RESET_reg;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;
  input ready_r_reg;
  input rx_lossofsync_i_0;
  input ready_r;
  input align_r;
  input polarity_r;
  input rx_polarity_dlyd_i;
  input RESET_LANES;
  input begin_r_reg;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire RESET_LANES;
  wire SYSTEM_RESET_reg;
  wire align_r;
  wire begin_r_i_2__1_n_0;
  wire begin_r_reg;
  wire next_begin_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r;
  wire prev_rx_polarity_r;
  wire ready_r;
  wire ready_r_i_3__1_n_0;
  wire ready_r_reg;
  wire rx_lossofsync_i_0;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCA0A0)) 
    begin_r_i_1__1
       (.I0(rx_lossofsync_i_0),
        .I1(polarity_r),
        .I2(ready_r),
        .I3(align_r),
        .I4(RESET_LANES),
        .I5(begin_r_i_2__1_n_0),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'h80FF)) 
    begin_r_i_2__1
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .I2(polarity_r),
        .I3(begin_r_reg),
        .O(begin_r_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h8888888888888C88)) 
    ready_r_i_2__1
       (.I0(ready_r_i_3__1_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_0),
        .I3(ready_r),
        .I4(align_r),
        .I5(polarity_r),
        .O(next_ready_c));
  LUT5 #(
    .INIT(32'h00000040)) 
    ready_r_i_3__1
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .I2(polarity_r),
        .I3(align_r),
        .I4(ready_r),
        .O(ready_r_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h0454)) 
    rx_polarity_r_i_1__1
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(s_level_out_d2),
        .I3(prev_rx_polarity_r),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync_13
   (next_ready_c,
    next_begin_c,
    SYSTEM_RESET_reg,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk,
    ready_r_reg,
    rx_lossofsync_i_1,
    ready_r,
    align_r,
    polarity_r,
    rx_polarity_dlyd_i,
    RESET_LANES,
    begin_r_reg,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output next_ready_c;
  output next_begin_c;
  output SYSTEM_RESET_reg;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;
  input ready_r_reg;
  input rx_lossofsync_i_1;
  input ready_r;
  input align_r;
  input polarity_r;
  input rx_polarity_dlyd_i;
  input RESET_LANES;
  input begin_r_reg;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire RESET_LANES;
  wire SYSTEM_RESET_reg;
  wire align_r;
  wire begin_r_i_2__0_n_0;
  wire begin_r_reg;
  wire next_begin_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r;
  wire prev_rx_polarity_r;
  wire ready_r;
  wire ready_r_i_3__0_n_0;
  wire ready_r_reg;
  wire rx_lossofsync_i_1;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCA0A0)) 
    begin_r_i_1__0
       (.I0(rx_lossofsync_i_1),
        .I1(polarity_r),
        .I2(ready_r),
        .I3(align_r),
        .I4(RESET_LANES),
        .I5(begin_r_i_2__0_n_0),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'h80FF)) 
    begin_r_i_2__0
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .I2(polarity_r),
        .I3(begin_r_reg),
        .O(begin_r_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h8888888888888C88)) 
    ready_r_i_2__0
       (.I0(ready_r_i_3__0_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_1),
        .I3(ready_r),
        .I4(align_r),
        .I5(polarity_r),
        .O(next_ready_c));
  LUT5 #(
    .INIT(32'h00000040)) 
    ready_r_i_3__0
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .I2(polarity_r),
        .I3(align_r),
        .I4(ready_r),
        .O(ready_r_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0454)) 
    rx_polarity_r_i_1__0
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(s_level_out_d2),
        .I3(prev_rx_polarity_r),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync_19
   (next_ready_c,
    next_begin_c,
    SYSTEM_RESET_reg,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk,
    ready_r_reg,
    rx_lossofsync_i_2,
    ready_r,
    align_r,
    polarity_r,
    rx_polarity_dlyd_i,
    RESET_LANES,
    begin_r_reg,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output next_ready_c;
  output next_begin_c;
  output SYSTEM_RESET_reg;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;
  input ready_r_reg;
  input rx_lossofsync_i_2;
  input ready_r;
  input align_r;
  input polarity_r;
  input rx_polarity_dlyd_i;
  input RESET_LANES;
  input begin_r_reg;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire RESET_LANES;
  wire SYSTEM_RESET_reg;
  wire align_r;
  wire begin_r_i_2_n_0;
  wire begin_r_reg;
  wire next_begin_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r;
  wire prev_rx_polarity_r;
  wire ready_r;
  wire ready_r_i_3_n_0;
  wire ready_r_reg;
  wire rx_lossofsync_i_2;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCA0A0)) 
    begin_r_i_1
       (.I0(rx_lossofsync_i_2),
        .I1(polarity_r),
        .I2(ready_r),
        .I3(align_r),
        .I4(RESET_LANES),
        .I5(begin_r_i_2_n_0),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'h80FF)) 
    begin_r_i_2
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .I2(polarity_r),
        .I3(begin_r_reg),
        .O(begin_r_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h8888888888888C88)) 
    ready_r_i_2
       (.I0(ready_r_i_3_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_2),
        .I3(ready_r),
        .I4(align_r),
        .I5(polarity_r),
        .O(next_ready_c));
  LUT5 #(
    .INIT(32'h00000040)) 
    ready_r_i_3
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .I2(polarity_r),
        .I3(align_r),
        .I4(ready_r),
        .O(ready_r_i_3_n_0));
  LUT4 #(
    .INIT(16'h0454)) 
    rx_polarity_r_i_1
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(s_level_out_d2),
        .I3(prev_rx_polarity_r),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync_27
   (rxheadervalid_i_reg,
    in0,
    out,
    rxheadervalid_i,
    Q,
    RX_NEG_OUT_reg);
  output rxheadervalid_i_reg;
  input in0;
  input out;
  input rxheadervalid_i;
  input [1:0]Q;
  input RX_NEG_OUT_reg;

  wire [1:0]Q;
  wire RX_NEG_OUT_reg;
  wire out;
  wire p_level_in_int;
  wire rxheadervalid_i;
  wire rxheadervalid_i_reg;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  LUT5 #(
    .INIT(32'hFF200000)) 
    RX_NEG_OUT_i_1
       (.I0(rxheadervalid_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(RX_NEG_OUT_reg),
        .I4(s_level_out_d2),
        .O(rxheadervalid_i_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync_28
   (rxheadervalid_lane1_i_reg,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    out,
    rxheadervalid_lane1_i,
    Q,
    RX_NEG_OUT_LANE1_reg);
  output rxheadervalid_lane1_i_reg;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input out;
  input rxheadervalid_lane1_i;
  input [1:0]Q;
  input RX_NEG_OUT_LANE1_reg;

  wire [1:0]Q;
  wire RX_NEG_OUT_LANE1_reg;
  wire out;
  wire p_level_in_int;
  wire rxheadervalid_lane1_i;
  wire rxheadervalid_lane1_i_reg;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT5 #(
    .INIT(32'hFF200000)) 
    RX_NEG_OUT_LANE1_i_1
       (.I0(rxheadervalid_lane1_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(RX_NEG_OUT_LANE1_reg),
        .I4(s_level_out_d2),
        .O(rxheadervalid_lane1_i_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync_29
   (rxheadervalid_lane2_i_reg,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    out,
    rxheadervalid_lane2_i,
    Q,
    RX_NEG_OUT_LANE2_reg);
  output rxheadervalid_lane2_i_reg;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input out;
  input rxheadervalid_lane2_i;
  input [1:0]Q;
  input RX_NEG_OUT_LANE2_reg;

  wire [1:0]Q;
  wire RX_NEG_OUT_LANE2_reg;
  wire out;
  wire p_level_in_int;
  wire rxheadervalid_lane2_i;
  wire rxheadervalid_lane2_i_reg;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT5 #(
    .INIT(32'hFF200000)) 
    RX_NEG_OUT_LANE2_i_1
       (.I0(rxheadervalid_lane2_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(RX_NEG_OUT_LANE2_reg),
        .I4(s_level_out_d2),
        .O(rxheadervalid_lane2_i_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized0
   (out,
    rx_elastic_buf_err_int,
    p_level_in_d1_cdc_from_reg_0,
    user_clk);
  output out;
  input rx_elastic_buf_err_int;
  input p_level_in_d1_cdc_from_reg_0;
  input user_clk;

  wire p_level_in_d1_cdc_from_reg_0;
  wire p_level_in_int;
  wire rx_elastic_buf_err_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  FDRE p_level_in_d1_cdc_from_reg
       (.C(p_level_in_d1_cdc_from_reg_0),
        .CE(1'b1),
        .D(rx_elastic_buf_err_int),
        .Q(p_level_in_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized1
   (out,
    gt_pll_lock,
    gt_qplllock_in,
    init_clk,
    mmcm_reset_i);
  output out;
  output gt_pll_lock;
  input gt_qplllock_in;
  input init_clk;
  input mmcm_reset_i;

  wire gt_pll_lock;
  wire init_clk;
  wire mmcm_reset_i;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = gt_qplllock_in;
  LUT2 #(
    .INIT(4'h2)) 
    gt_pll_lock_INST_0
       (.I0(s_level_out_d5),
        .I1(mmcm_reset_i),
        .O(gt_pll_lock));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized1_30
   (stg5_reg,
    E,
    in0,
    init_clk,
    rst_drp,
    out,
    reset_initclk,
    hard_err_rst_int_reg,
    hard_err_rst_int_reg_0,
    hard_err_rst_int_reg_1,
    Q,
    hard_err_rst_int,
    \hard_err_cntr_r_reg[0] ,
    \hard_err_cntr_r_reg[0]_0 );
  output stg5_reg;
  output [0:0]E;
  input in0;
  input init_clk;
  input rst_drp;
  input out;
  input reset_initclk;
  input hard_err_rst_int_reg;
  input hard_err_rst_int_reg_0;
  input hard_err_rst_int_reg_1;
  input [2:0]Q;
  input hard_err_rst_int;
  input \hard_err_cntr_r_reg[0] ;
  input \hard_err_cntr_r_reg[0]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire \hard_err_cntr_r_reg[0] ;
  wire \hard_err_cntr_r_reg[0]_0 ;
  wire hard_err_rst_int;
  wire hard_err_rst_int_i_2_n_0;
  wire hard_err_rst_int_i_4_n_0;
  wire hard_err_rst_int_reg;
  wire hard_err_rst_int_reg_0;
  wire hard_err_rst_int_reg_1;
  wire init_clk;
  wire out;
  wire p_level_in_int;
  wire reset_initclk;
  wire rst_drp;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire stg5_reg;

  assign p_level_in_int = in0;
  LUT6 #(
    .INIT(64'hAAFFFFFFFFFFFFFC)) 
    \hard_err_cntr_r[7]_i_2 
       (.I0(\hard_err_cntr_r_reg[0] ),
        .I1(\hard_err_cntr_r_reg[0]_0 ),
        .I2(s_level_out_d5),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000020222020)) 
    hard_err_rst_int_i_1
       (.I0(hard_err_rst_int_i_2_n_0),
        .I1(rst_drp),
        .I2(out),
        .I3(reset_initclk),
        .I4(hard_err_rst_int_reg),
        .I5(hard_err_rst_int_reg_0),
        .O(stg5_reg));
  LUT6 #(
    .INIT(64'hAAAAAEFFAAAAAE00)) 
    hard_err_rst_int_i_2
       (.I0(hard_err_rst_int_reg_1),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(hard_err_rst_int_i_4_n_0),
        .I4(Q[1]),
        .I5(hard_err_rst_int),
        .O(hard_err_rst_int_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hard_err_rst_int_i_4
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(s_level_out_d5),
        .I3(\hard_err_cntr_r_reg[0]_0 ),
        .O(hard_err_rst_int_i_4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized1_51
   (\cb_bit_err_ext_cnt_reg[3] ,
    CHAN_BOND_RESET,
    out,
    Q,
    SR);
  output \cb_bit_err_ext_cnt_reg[3] ;
  input CHAN_BOND_RESET;
  input out;
  input [3:0]Q;
  input [0:0]SR;

  wire [3:0]Q;
  wire [0:0]SR;
  wire \cb_bit_err_ext_cnt_reg[3] ;
  wire out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = CHAN_BOND_RESET;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset_cbcc_comb_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(s_level_out_d5),
        .I5(SR),
        .O(\cb_bit_err_ext_cnt_reg[3] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized1_59
   (s_level_out_d5_reg_0,
    in0,
    user_clk);
  output s_level_out_d5_reg_0;
  input in0;
  input user_clk;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;

  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__1
       (.I0(s_level_out_d5),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized1_63
   (s_level_out_d5_reg_0,
    in0,
    user_clk);
  output s_level_out_d5_reg_0;
  input in0;
  input user_clk;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;

  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__0
       (.I0(s_level_out_d5),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized1_68
   (s_level_out_d5_reg_0,
    in0,
    user_clk);
  output s_level_out_d5_reg_0;
  input in0;
  input user_clk;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;

  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1
       (.I0(s_level_out_d5),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized2
   (out,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    s_level_out_d6_reg_0);
  output out;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input s_level_out_d6_reg_0;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized2_31
   (out,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    s_level_out_d6_reg_0);
  output out;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input s_level_out_d6_reg_0;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized2_32
   (out,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    s_level_out_d6_reg_0);
  output out;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input s_level_out_d6_reg_0;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized3
   (cbcc_reset_cbstg2_rd_clk,
    overflow_flag_c,
    user_clk);
  input cbcc_reset_cbstg2_rd_clk;
  input overflow_flag_c;
  input user_clk;

  wire cbcc_reset_cbstg2_rd_clk;
  wire overflow_flag_c;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(overflow_flag_c),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized3_60
   (out,
    cbcc_fifo_reset_rd_clk,
    wr_err_c,
    user_clk);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input wr_err_c;
  input user_clk;

  wire cbcc_fifo_reset_rd_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;
  wire wr_err_c;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wr_err_c),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized3_62
   (rxchanisaligned1_out,
    cbcc_reset_cbstg2_rd_clk,
    overflow_flag_c,
    user_clk,
    underflow_flag_c);
  output rxchanisaligned1_out;
  input cbcc_reset_cbstg2_rd_clk;
  input overflow_flag_c;
  input user_clk;
  input underflow_flag_c;

  wire cbcc_reset_cbstg2_rd_clk;
  wire overflow_flag_c;
  wire rxchanisaligned1_out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire underflow_flag_c;
  wire user_clk;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    rxchanisaligned_i_1
       (.I0(underflow_flag_c),
        .I1(s_level_out_d5),
        .O(rxchanisaligned1_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(overflow_flag_c),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized3_64
   (out,
    cbcc_fifo_reset_rd_clk,
    wr_err_c,
    user_clk);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input wr_err_c;
  input user_clk;

  wire cbcc_fifo_reset_rd_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;
  wire wr_err_c;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wr_err_c),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized3_67
   (cbcc_reset_cbstg2_rd_clk,
    overflow_flag_c,
    user_clk);
  input cbcc_reset_cbstg2_rd_clk;
  input overflow_flag_c;
  input user_clk;

  wire cbcc_reset_cbstg2_rd_clk;
  wire overflow_flag_c;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(overflow_flag_c),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module aurora_64b66b_0_cdc_sync__parameterized3_69
   (out,
    cbcc_fifo_reset_rd_clk,
    wr_err_c,
    user_clk);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input wr_err_c;
  input user_clk;

  wire cbcc_fifo_reset_rd_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire user_clk;
  wire wr_err_c;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wr_err_c),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

module aurora_64b66b_0_common_logic_cbcc
   (in0,
    master_do_rd_en_i,
    cb_bit_err_i,
    all_vld_btf_flag_i,
    start_cb_writes_lane1_i,
    start_cb_writes_lane2_i,
    out,
    second_cb_write_failed_reg_0,
    second_cb_write_failed_reg_1,
    any_vld_btf_i,
    any_vld_btf_lane1_i,
    any_vld_btf_lane2_i,
    cbcc_fifo_reset_wr_clk,
    all_vld_btf_out_reg_0,
    cbcc_fifo_reset_rd_clk,
    master_do_rd_en_out_reg_0,
    user_clk,
    \first_cb_to_fifo_wr_window_reg[0]_0 ,
    \first_cb_to_fifo_wr_window_reg[0]_1 ,
    \first_cb_to_fifo_wr_window_reg[0]_2 ,
    SR);
  output in0;
  output master_do_rd_en_i;
  output cb_bit_err_i;
  output all_vld_btf_flag_i;
  input start_cb_writes_lane1_i;
  input start_cb_writes_lane2_i;
  input out;
  input second_cb_write_failed_reg_0;
  input second_cb_write_failed_reg_1;
  input any_vld_btf_i;
  input any_vld_btf_lane1_i;
  input any_vld_btf_lane2_i;
  input cbcc_fifo_reset_wr_clk;
  input all_vld_btf_out_reg_0;
  input cbcc_fifo_reset_rd_clk;
  input master_do_rd_en_out_reg_0;
  input user_clk;
  input \first_cb_to_fifo_wr_window_reg[0]_0 ;
  input \first_cb_to_fifo_wr_window_reg[0]_1 ;
  input \first_cb_to_fifo_wr_window_reg[0]_2 ;
  input [0:0]SR;

  wire [0:0]SR;
  wire all_start_cb_writes_out0__0;
  wire all_vld_btf_flag_i;
  wire all_vld_btf_out0__0;
  wire all_vld_btf_out_reg_0;
  wire any_vld_btf_i;
  wire any_vld_btf_lane1_i;
  wire any_vld_btf_lane2_i;
  wire cb_bit_err_i;
  wire cb_bit_err_out0;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire first_cb_to_fifo_wr_window0;
  wire [3:0]first_cb_to_fifo_wr_window_reg;
  wire \first_cb_to_fifo_wr_window_reg[0]_0 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_1 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_2 ;
  wire first_cb_write_failed;
  wire first_cb_write_failed_i_1_n_0;
  wire in0;
  wire master_do_rd_en_i;
  wire master_do_rd_en_out_reg_0;
  wire out;
  wire [3:0]p_0_in__9;
  wire second_cb_write_failed;
  wire second_cb_write_failed0__0;
  wire second_cb_write_failed_reg_0;
  wire second_cb_write_failed_reg_1;
  wire start_cb_writes_lane1_i;
  wire start_cb_writes_lane2_i;
  wire user_clk;

  LUT2 #(
    .INIT(4'h8)) 
    all_start_cb_writes_out0
       (.I0(start_cb_writes_lane1_i),
        .I1(start_cb_writes_lane2_i),
        .O(all_start_cb_writes_out0__0));
  FDRE all_start_cb_writes_out_reg
       (.C(all_vld_btf_out_reg_0),
        .CE(1'b1),
        .D(all_start_cb_writes_out0__0),
        .Q(in0),
        .R(cbcc_fifo_reset_wr_clk));
  LUT3 #(
    .INIT(8'h80)) 
    all_vld_btf_out0
       (.I0(any_vld_btf_i),
        .I1(any_vld_btf_lane1_i),
        .I2(any_vld_btf_lane2_i),
        .O(all_vld_btf_out0__0));
  FDRE all_vld_btf_out_reg
       (.C(all_vld_btf_out_reg_0),
        .CE(1'b1),
        .D(all_vld_btf_out0__0),
        .Q(all_vld_btf_flag_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT2 #(
    .INIT(4'hE)) 
    cb_bit_err_out_i_1
       (.I0(first_cb_write_failed),
        .I1(second_cb_write_failed),
        .O(cb_bit_err_out0));
  FDRE cb_bit_err_out_reg
       (.C(all_vld_btf_out_reg_0),
        .CE(1'b1),
        .D(cb_bit_err_out0),
        .Q(cb_bit_err_i),
        .R(cbcc_fifo_reset_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \first_cb_to_fifo_wr_window[0]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \first_cb_to_fifo_wr_window[1]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \first_cb_to_fifo_wr_window[2]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .I2(first_cb_to_fifo_wr_window_reg[2]),
        .O(p_0_in__9[2]));
  LUT3 #(
    .INIT(8'hFE)) 
    \first_cb_to_fifo_wr_window[3]_i_2 
       (.I0(\first_cb_to_fifo_wr_window_reg[0]_0 ),
        .I1(\first_cb_to_fifo_wr_window_reg[0]_1 ),
        .I2(\first_cb_to_fifo_wr_window_reg[0]_2 ),
        .O(first_cb_to_fifo_wr_window0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \first_cb_to_fifo_wr_window[3]_i_3 
       (.I0(first_cb_to_fifo_wr_window_reg[2]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .I2(first_cb_to_fifo_wr_window_reg[0]),
        .I3(first_cb_to_fifo_wr_window_reg[3]),
        .O(p_0_in__9[3]));
  FDRE \first_cb_to_fifo_wr_window_reg[0] 
       (.C(all_vld_btf_out_reg_0),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__9[0]),
        .Q(first_cb_to_fifo_wr_window_reg[0]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[1] 
       (.C(all_vld_btf_out_reg_0),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__9[1]),
        .Q(first_cb_to_fifo_wr_window_reg[1]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[2] 
       (.C(all_vld_btf_out_reg_0),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__9[2]),
        .Q(first_cb_to_fifo_wr_window_reg[2]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[3] 
       (.C(all_vld_btf_out_reg_0),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__9[3]),
        .Q(first_cb_to_fifo_wr_window_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    first_cb_write_failed_i_1
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .I2(first_cb_to_fifo_wr_window_reg[2]),
        .I3(first_cb_to_fifo_wr_window_reg[3]),
        .I4(first_cb_write_failed),
        .O(first_cb_write_failed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    first_cb_write_failed_reg
       (.C(all_vld_btf_out_reg_0),
        .CE(1'b1),
        .D(first_cb_write_failed_i_1_n_0),
        .Q(first_cb_write_failed),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE master_do_rd_en_out_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(master_do_rd_en_out_reg_0),
        .Q(master_do_rd_en_i),
        .R(cbcc_fifo_reset_rd_clk));
  LUT3 #(
    .INIT(8'hFE)) 
    second_cb_write_failed0
       (.I0(out),
        .I1(second_cb_write_failed_reg_0),
        .I2(second_cb_write_failed_reg_1),
        .O(second_cb_write_failed0__0));
  FDRE #(
    .INIT(1'b0)) 
    second_cb_write_failed_reg
       (.C(all_vld_btf_out_reg_0),
        .CE(1'b1),
        .D(second_cb_write_failed0__0),
        .Q(second_cb_write_failed),
        .R(cbcc_fifo_reset_wr_clk));
endmodule

module aurora_64b66b_0_common_reset_cbcc
   (cbcc_only_reset_rd_clk,
    cbcc_fifo_reset_to_fifo_wr_clk,
    cbcc_fifo_reset_to_fifo_rd_clk,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_wr_clk,
    cbcc_fifo_reset_rd_clk,
    FINAL_GATER_FOR_FIFO_DIN_reg,
    SR,
    CHAN_BOND_RESET,
    user_clk,
    out,
    EN_CHAN_SYNC,
    \first_cb_to_fifo_wr_window_reg[3] ,
    \first_cb_to_fifo_wr_window_reg[3]_0 ,
    \first_cb_to_fifo_wr_window_reg[3]_1 ,
    cb_bit_err_i);
  output cbcc_only_reset_rd_clk;
  output cbcc_fifo_reset_to_fifo_wr_clk;
  output cbcc_fifo_reset_to_fifo_rd_clk;
  output cbcc_reset_cbstg2_rd_clk;
  output cbcc_fifo_reset_wr_clk;
  output cbcc_fifo_reset_rd_clk;
  output [0:0]FINAL_GATER_FOR_FIFO_DIN_reg;
  input [0:0]SR;
  input CHAN_BOND_RESET;
  input user_clk;
  input out;
  input EN_CHAN_SYNC;
  input \first_cb_to_fifo_wr_window_reg[3] ;
  input \first_cb_to_fifo_wr_window_reg[3]_0 ;
  input \first_cb_to_fifo_wr_window_reg[3]_1 ;
  input cb_bit_err_i;

  wire CHAN_BOND_RESET;
  wire EN_CHAN_SYNC;
  wire [0:0]FINAL_GATER_FOR_FIFO_DIN_reg;
  wire [0:0]SR;
  wire [3:0]cb_bit_err_ext_cnt;
  wire \cb_bit_err_ext_cnt[0]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[1]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[2]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[3]_i_1_n_0 ;
  wire cb_bit_err_i;
  wire cbc_rd_if_reset;
  wire cbc_wr_if_reset;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire fifo_reset_comb;
  wire fifo_reset_comb_read_clk;
  wire fifo_reset_comb_user_clk;
  wire fifo_reset_rd;
  wire fifo_reset_rd_i_1_n_0;
  wire \first_cb_to_fifo_wr_window_reg[3] ;
  wire \first_cb_to_fifo_wr_window_reg[3]_0 ;
  wire \first_cb_to_fifo_wr_window_reg[3]_1 ;
  wire out;
  wire rd_stg1;
  wire reset_cbcc_comb;
  wire stg5;
  wire u_cdc_chan_bond_reset_n_0;
  wire u_rst_sync_reset_rd_clk_n_0;
  wire u_rst_sync_reset_to_fifo_rd_clk_n_1;
  wire u_rst_sync_reset_to_fifo_wr_clk_n_1;
  wire u_rst_sync_reset_wr_clk_n_0;
  wire u_rst_sync_rst_cbcc_rd_clk_n_1;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFF5554)) 
    \cb_bit_err_ext_cnt[0]_i_1 
       (.I0(cb_bit_err_ext_cnt[0]),
        .I1(cb_bit_err_ext_cnt[2]),
        .I2(cb_bit_err_ext_cnt[3]),
        .I3(cb_bit_err_ext_cnt[1]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFF9998)) 
    \cb_bit_err_ext_cnt[1]_i_1 
       (.I0(cb_bit_err_ext_cnt[0]),
        .I1(cb_bit_err_ext_cnt[1]),
        .I2(cb_bit_err_ext_cnt[2]),
        .I3(cb_bit_err_ext_cnt[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFE1E0)) 
    \cb_bit_err_ext_cnt[2]_i_1 
       (.I0(cb_bit_err_ext_cnt[1]),
        .I1(cb_bit_err_ext_cnt[0]),
        .I2(cb_bit_err_ext_cnt[2]),
        .I3(cb_bit_err_ext_cnt[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \cb_bit_err_ext_cnt[3]_i_1 
       (.I0(cb_bit_err_ext_cnt[0]),
        .I1(cb_bit_err_ext_cnt[1]),
        .I2(cb_bit_err_ext_cnt[2]),
        .I3(cb_bit_err_ext_cnt[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[3]_i_1_n_0 ));
  FDRE \cb_bit_err_ext_cnt_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[0]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[0]),
        .R(SR));
  FDRE \cb_bit_err_ext_cnt_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[1]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[1]),
        .R(SR));
  FDRE \cb_bit_err_ext_cnt_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[2]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[2]),
        .R(SR));
  FDRE \cb_bit_err_ext_cnt_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[3]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[3]),
        .R(SR));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_rd_if_reset_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_rst_sync_reset_to_fifo_rd_clk_n_1),
        .Q(cbc_rd_if_reset),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_wr_if_reset_reg
       (.C(out),
        .CE(1'b1),
        .D(u_rst_sync_reset_to_fifo_wr_clk_n_1),
        .Q(cbc_wr_if_reset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_fifo_reset_rd_clk_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_rst_sync_reset_rd_clk_n_0),
        .Q(cbcc_fifo_reset_rd_clk),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(cbcc_fifo_reset_to_fifo_rd_clk),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg
       (.C(out),
        .CE(1'b1),
        .D(cbcc_fifo_reset_to_fifo_wr_clk),
        .Q(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_fifo_reset_wr_clk_reg
       (.C(out),
        .CE(1'b1),
        .D(u_rst_sync_reset_wr_clk_n_0),
        .Q(cbcc_fifo_reset_wr_clk),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE cbcc_reset_cbstg2_rd_clk_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_rst_sync_rst_cbcc_rd_clk_n_1),
        .Q(cbcc_reset_cbstg2_rd_clk),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_reset_rd_i_1
       (.I0(fifo_reset_rd),
        .I1(EN_CHAN_SYNC),
        .O(fifo_reset_rd_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    fifo_reset_rd_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(fifo_reset_rd_i_1_n_0),
        .Q(fifo_reset_rd),
        .S(cbcc_reset_cbstg2_rd_clk));
  LUT4 #(
    .INIT(16'hFF80)) 
    \first_cb_to_fifo_wr_window[3]_i_1 
       (.I0(\first_cb_to_fifo_wr_window_reg[3] ),
        .I1(\first_cb_to_fifo_wr_window_reg[3]_0 ),
        .I2(\first_cb_to_fifo_wr_window_reg[3]_1 ),
        .I3(cbcc_fifo_reset_wr_clk),
        .O(FINAL_GATER_FOR_FIFO_DIN_reg));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    rd_stg1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg5),
        .Q(rd_stg1),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_cbcc_comb_reg
       (.C(out),
        .CE(1'b1),
        .D(u_cdc_chan_bond_reset_n_0),
        .Q(reset_cbcc_comb),
        .R(1'b0));
  aurora_64b66b_0_cdc_sync__parameterized1_51 u_cdc_chan_bond_reset
       (.CHAN_BOND_RESET(CHAN_BOND_RESET),
        .Q(cb_bit_err_ext_cnt),
        .SR(SR),
        .\cb_bit_err_ext_cnt_reg[3] (u_cdc_chan_bond_reset_n_0),
        .out(out));
  aurora_64b66b_0_rst_sync__parameterized0_52 u_rst_sync_cbcc_fifo_reset_rd_clk
       (.in0(fifo_reset_comb_user_clk),
        .stg5_reg_0(fifo_reset_comb_read_clk),
        .user_clk(user_clk));
  aurora_64b66b_0_rst_sync__parameterized0_53 u_rst_sync_cbcc_only_reset_rd_clk
       (.SR(SR),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .user_clk(user_clk));
  aurora_64b66b_0_rst_sync__parameterized2 u_rst_sync_fifo_reset_user_clk
       (.in0(fifo_reset_comb),
        .out(out),
        .stg11_reg_0(fifo_reset_comb_user_clk));
  aurora_64b66b_0_rst_sync__parameterized0_54 u_rst_sync_r_sync3
       (.in0(fifo_reset_rd),
        .out(out),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(reset_cbcc_comb),
        .stg5_reg_0(fifo_reset_comb));
  aurora_64b66b_0_rst_sync__parameterized0_55 u_rst_sync_reset_rd_clk
       (.in0(cbc_rd_if_reset),
        .stg3_reg_0(u_rst_sync_reset_rd_clk_n_0),
        .user_clk(user_clk));
  aurora_64b66b_0_rst_sync__parameterized3 u_rst_sync_reset_to_fifo_rd_clk
       (.cbcc_fifo_reset_to_fifo_rd_clk(cbcc_fifo_reset_to_fifo_rd_clk),
        .cbcc_fifo_reset_to_fifo_rd_clk_dlyd(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg(u_rst_sync_reset_to_fifo_rd_clk_n_1),
        .in0(cbc_rd_if_reset),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(fifo_reset_comb_read_clk),
        .user_clk(user_clk));
  aurora_64b66b_0_rst_sync__parameterized3_56 u_rst_sync_reset_to_fifo_wr_clk
       (.cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk_dlyd(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg(u_rst_sync_reset_to_fifo_wr_clk_n_1),
        .in0(cbc_wr_if_reset),
        .out(out),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(fifo_reset_comb_user_clk));
  aurora_64b66b_0_rst_sync__parameterized0_57 u_rst_sync_reset_wr_clk
       (.in0(cbc_wr_if_reset),
        .out(out),
        .stg3_reg_0(u_rst_sync_reset_wr_clk_n_0));
  aurora_64b66b_0_rst_sync__parameterized0_58 u_rst_sync_rst_cbcc_rd_clk
       (.rd_stg1(rd_stg1),
        .rd_stg1_reg(u_rst_sync_rst_cbcc_rd_clk_n_1),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(reset_cbcc_comb),
        .stg5(stg5),
        .user_clk(user_clk));
endmodule

(* BACKWARD_COMP_MODE1 = "1'b0" *) (* BACKWARD_COMP_MODE2 = "1'b0" *) (* BACKWARD_COMP_MODE3 = "1'b0" *) 
(* CC_FREQ_FACTOR = "5'b11000" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* EXAMPLE_SIMULATION = "0" *) 
(* INTER_CB_GAP = "5'b01001" *) (* SIM_GTXRESET_SPEEDUP = "TRUE" *) (* STABLE_CLOCK_PERIOD = "8" *) 
module aurora_64b66b_0_core
   (s_axi_tx_tdata,
    s_axi_tx_tvalid,
    s_axi_tx_tready,
    m_axi_rx_tdata,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    txp,
    txn,
    gt_refclk1,
    hard_err,
    soft_err,
    channel_up,
    lane_up,
    mmcm_not_locked,
    user_clk,
    sync_clk,
    sysreset_to_core,
    gt_rxcdrovrden_in,
    power_down,
    loopback,
    pma_init,
    gt_qpllclk_quad5_in,
    gt_qpllrefclk_quad5_in,
    gt_to_common_qpllreset_out,
    gt_qplllock_in,
    gt_qpllrefclklost_in,
    drp_clk_in,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_awaddr_lane1,
    s_axi_awvalid_lane1,
    s_axi_awready_lane1,
    s_axi_awaddr_lane2,
    s_axi_awvalid_lane2,
    s_axi_awready_lane2,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_wdata_lane1,
    s_axi_wstrb_lane1,
    s_axi_wvalid_lane1,
    s_axi_wready_lane1,
    s_axi_bvalid_lane1,
    s_axi_bresp_lane1,
    s_axi_bready_lane1,
    s_axi_wdata_lane2,
    s_axi_wstrb_lane2,
    s_axi_wvalid_lane2,
    s_axi_wready_lane2,
    s_axi_bvalid_lane2,
    s_axi_bresp_lane2,
    s_axi_bready_lane2,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_araddr_lane1,
    s_axi_arvalid_lane1,
    s_axi_arready_lane1,
    s_axi_araddr_lane2,
    s_axi_arvalid_lane2,
    s_axi_arready_lane2,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_rresp,
    s_axi_rready,
    s_axi_rdata_lane1,
    s_axi_rvalid_lane1,
    s_axi_rresp_lane1,
    s_axi_rready_lane1,
    s_axi_rdata_lane2,
    s_axi_rvalid_lane2,
    s_axi_rresp_lane2,
    s_axi_rready_lane2,
    init_clk,
    link_reset_out,
    gt_pll_lock,
    sys_reset_out,
    tx_out_clk);
  input [0:191]s_axi_tx_tdata;
  input s_axi_tx_tvalid;
  output s_axi_tx_tready;
  output [0:191]m_axi_rx_tdata;
  output m_axi_rx_tvalid;
  input [0:2]rxp;
  input [0:2]rxn;
  output [0:2]txp;
  output [0:2]txn;
  input gt_refclk1;
  output hard_err;
  output soft_err;
  output channel_up;
  output [0:2]lane_up;
  input mmcm_not_locked;
  input user_clk;
  input sync_clk;
  input sysreset_to_core;
  input gt_rxcdrovrden_in;
  input power_down;
  input [2:0]loopback;
  input pma_init;
  input gt_qpllclk_quad5_in;
  input gt_qpllrefclk_quad5_in;
  output gt_to_common_qpllreset_out;
  input gt_qplllock_in;
  input gt_qpllrefclklost_in;
  input drp_clk_in;
  input [31:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_awaddr_lane1;
  input s_axi_awvalid_lane1;
  output s_axi_awready_lane1;
  input [31:0]s_axi_awaddr_lane2;
  input s_axi_awvalid_lane2;
  output s_axi_awready_lane2;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input [31:0]s_axi_wdata_lane1;
  input [3:0]s_axi_wstrb_lane1;
  input s_axi_wvalid_lane1;
  output s_axi_wready_lane1;
  output s_axi_bvalid_lane1;
  output [1:0]s_axi_bresp_lane1;
  input s_axi_bready_lane1;
  input [31:0]s_axi_wdata_lane2;
  input [3:0]s_axi_wstrb_lane2;
  input s_axi_wvalid_lane2;
  output s_axi_wready_lane2;
  output s_axi_bvalid_lane2;
  output [1:0]s_axi_bresp_lane2;
  input s_axi_bready_lane2;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  input [31:0]s_axi_araddr_lane1;
  input s_axi_arvalid_lane1;
  output s_axi_arready_lane1;
  input [31:0]s_axi_araddr_lane2;
  input s_axi_arvalid_lane2;
  output s_axi_arready_lane2;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output [31:0]s_axi_rdata_lane1;
  output s_axi_rvalid_lane1;
  output [1:0]s_axi_rresp_lane1;
  input s_axi_rready_lane1;
  output [31:0]s_axi_rdata_lane2;
  output s_axi_rvalid_lane2;
  output [1:0]s_axi_rresp_lane2;
  input s_axi_rready_lane2;
  input init_clk;
  output link_reset_out;
  output gt_pll_lock;
  output sys_reset_out;
  output tx_out_clk;

  wire \<const0> ;
  wire aurora_64b66b_0_wrapper_i_n_210;
  wire aurora_64b66b_0_wrapper_i_n_211;
  wire aurora_64b66b_0_wrapper_i_n_212;
  wire aurora_64b66b_0_wrapper_i_n_213;
  wire aurora_64b66b_0_wrapper_i_n_214;
  wire aurora_64b66b_0_wrapper_i_n_215;
  wire aurora_64b66b_0_wrapper_i_n_216;
  wire aurora_64b66b_0_wrapper_i_n_217;
  wire aurora_64b66b_0_wrapper_i_n_218;
  wire aurora_64b66b_0_wrapper_i_n_225;
  wire aurora_64b66b_0_wrapper_i_n_226;
  wire aurora_64b66b_0_wrapper_i_n_227;
  wire aurora_64b66b_0_wrapper_i_n_228;
  wire aurora_64b66b_0_wrapper_i_n_229;
  wire aurora_64b66b_0_wrapper_i_n_230;
  wire aurora_64b66b_0_wrapper_i_n_237;
  wire aurora_64b66b_0_wrapper_i_n_238;
  wire aurora_64b66b_0_wrapper_i_n_239;
  wire aurora_64b66b_0_wrapper_i_n_240;
  wire aurora_64b66b_0_wrapper_i_n_241;
  wire aurora_64b66b_0_wrapper_i_n_242;
  wire aurora_64b66b_0_wrapper_i_n_251;
  wire aurora_64b66b_0_wrapper_i_n_252;
  wire aurora_64b66b_0_wrapper_i_n_253;
  wire aurora_64b66b_0_wrapper_i_n_254;
  wire aurora_64b66b_0_wrapper_i_n_255;
  wire aurora_64b66b_0_wrapper_i_n_256;
  wire aurora_lane_0_i_n_14;
  wire aurora_lane_1_i_n_76;
  wire aurora_lane_1_i_n_77;
  wire aurora_lane_2_i_n_13;
  wire aurora_lane_2_i_n_78;
  wire [63:0]\cbcc_gtx0_i/fifo_dout_i_0 ;
  wire [1:0]\cbcc_gtx0_i/p_0_in ;
  wire [63:0]\cbcc_gtx0_lane1_i/fifo_dout_i_0 ;
  wire [1:0]\cbcc_gtx0_lane1_i/p_0_in ;
  wire [63:0]\cbcc_gtx0_lane2_i/fifo_dout_i_0 ;
  wire [1:0]\cbcc_gtx0_lane2_i/p_0_in ;
  wire [0:2]ch_bond_done_i;
  wire chan_bond_reset_i;
  wire \channel_init_sm_i/chan_bond_reset_i ;
  wire \channel_init_sm_i/wait_for_lane_up_r0 ;
  wire channel_up;
  wire channel_up_tx_if;
  wire check_polarity_i_0;
  wire check_polarity_i_1;
  wire check_polarity_i_2;
  wire do_cc_i;
  wire drp_clk_in;
  wire [8:0]drpaddr_in_i;
  wire [8:0]drpaddr_in_lane1_i;
  wire [8:0]drpaddr_in_lane2_i;
  wire [15:0]drpdi_in_i;
  wire [15:0]drpdi_in_lane1_i;
  wire [15:0]drpdi_in_lane2_i;
  wire [15:0]drpdo_out_i;
  wire [15:0]drpdo_out_lane1_i;
  wire [15:0]drpdo_out_lane2_i;
  wire drpen_in_i;
  wire drpen_in_lane1_i;
  wire drpen_in_lane2_i;
  wire drprdy_out_i;
  wire drprdy_out_lane1_i;
  wire drprdy_out_lane2_i;
  wire drpwe_in_i;
  wire drpwe_in_lane1_i;
  wire drpwe_in_lane2_i;
  wire en_chan_sync_i;
  wire enable_err_detect_i;
  wire enable_err_detect_i_2;
  wire enable_err_detect_i_5;
  wire fsm_resetdone;
  wire [0:2]gen_cc_i;
  wire [0:0]gen_ch_bond_i;
  wire global_logic_i_n_12;
  wire global_logic_i_n_24;
  wire global_logic_i_n_25;
  wire global_logic_i_n_26;
  wire global_logic_i_n_27;
  wire global_logic_i_n_28;
  wire global_logic_i_n_29;
  wire global_logic_i_n_30;
  wire [0:2]got_idles_i;
  wire gt_pll_lock;
  wire gt_qpllclk_quad5_in;
  wire gt_qplllock_in;
  wire gt_qpllrefclk_quad5_in;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire hard_err;
  wire [0:2]hard_err_i;
  wire illegal_btf_i;
  wire illegal_btf_i_0;
  wire illegal_btf_i_3;
  wire init_clk;
  wire \lane_init_sm_i/ready_r_reg0 ;
  wire \lane_init_sm_i/ready_r_reg0_7 ;
  wire \lane_init_sm_i/ready_r_reg0_9 ;
  wire \lane_init_sm_i/reset_count_r0 ;
  wire \lane_init_sm_i/reset_count_r0_6 ;
  wire \lane_init_sm_i/reset_count_r0_8 ;
  wire [0:2]lane_up;
  wire link_reset_out;
  wire [2:0]loopback;
  wire [0:191]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire mmcm_not_locked;
  wire p_0_in;
  wire [55:52]p_1_in;
  wire [55:52]p_1_in_10;
  wire [55:52]p_1_in_11;
  wire pma_init;
  wire power_down;
  wire reset_lanes_i;
  wire rst_drp;
  wire rx_lossofsync_i_0;
  wire rx_lossofsync_i_1;
  wire rx_lossofsync_i_2;
  wire rx_neg_i_0;
  wire rx_neg_i_1;
  wire rx_neg_i_2;
  wire [0:191]rx_pe_data_i;
  wire [0:2]rx_pe_data_v_i;
  wire rx_polarity_i_0;
  wire rx_polarity_i_1;
  wire rx_polarity_i_2;
  wire rx_reset_i_0;
  wire rx_reset_i_1;
  wire rx_reset_i_2;
  wire \rx_stream_datapath_i/RX_D0 ;
  wire rxdatavalid_to_lanes_i;
  wire [0:2]rxn;
  wire [0:2]rxp;
  wire [31:0]s_axi_araddr;
  wire [31:0]s_axi_araddr_lane1;
  wire [31:0]s_axi_araddr_lane2;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire [31:0]s_axi_awaddr;
  wire [31:0]s_axi_awaddr_lane1;
  wire [31:0]s_axi_awaddr_lane2;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire [15:0]\^s_axi_rdata ;
  wire [15:0]\^s_axi_rdata_lane1 ;
  wire [15:0]\^s_axi_rdata_lane2 ;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire [0:191]s_axi_tx_tdata;
  wire s_axi_tx_tready;
  wire s_axi_tx_tvalid;
  wire [31:0]s_axi_wdata;
  wire [31:0]s_axi_wdata_lane1;
  wire [31:0]s_axi_wdata_lane2;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire \scrambler_64b66b_gtx0_i/p_153_in ;
  wire \scrambler_64b66b_gtx0_i/p_157_in ;
  wire \scrambler_64b66b_gtx0_i/p_161_in ;
  wire \scrambler_64b66b_gtx0_i/p_165_in ;
  wire \scrambler_64b66b_gtx0_i/p_169_in ;
  wire \scrambler_64b66b_gtx0_i/p_173_in ;
  wire \scrambler_64b66b_gtx0_i/tempData0 ;
  wire \scrambler_64b66b_gtx0_i/tempData012_out ;
  wire \scrambler_64b66b_gtx0_i/tempData016_out ;
  wire \scrambler_64b66b_gtx0_i/tempData020_out ;
  wire \scrambler_64b66b_gtx0_i/tempData04_out ;
  wire \scrambler_64b66b_gtx0_i/tempData08_out ;
  wire \scrambler_64b66b_gtx0_lane1_i/p_153_in ;
  wire \scrambler_64b66b_gtx0_lane1_i/p_157_in ;
  wire \scrambler_64b66b_gtx0_lane1_i/p_161_in ;
  wire \scrambler_64b66b_gtx0_lane1_i/p_165_in ;
  wire \scrambler_64b66b_gtx0_lane1_i/p_169_in ;
  wire \scrambler_64b66b_gtx0_lane1_i/p_173_in ;
  wire \scrambler_64b66b_gtx0_lane1_i/tempData0 ;
  wire \scrambler_64b66b_gtx0_lane1_i/tempData012_out ;
  wire \scrambler_64b66b_gtx0_lane1_i/tempData016_out ;
  wire \scrambler_64b66b_gtx0_lane1_i/tempData020_out ;
  wire \scrambler_64b66b_gtx0_lane1_i/tempData04_out ;
  wire \scrambler_64b66b_gtx0_lane1_i/tempData08_out ;
  wire \scrambler_64b66b_gtx0_lane2_i/p_153_in ;
  wire \scrambler_64b66b_gtx0_lane2_i/p_157_in ;
  wire \scrambler_64b66b_gtx0_lane2_i/p_161_in ;
  wire \scrambler_64b66b_gtx0_lane2_i/p_165_in ;
  wire \scrambler_64b66b_gtx0_lane2_i/p_169_in ;
  wire \scrambler_64b66b_gtx0_lane2_i/p_173_in ;
  wire \scrambler_64b66b_gtx0_lane2_i/tempData0 ;
  wire \scrambler_64b66b_gtx0_lane2_i/tempData012_out ;
  wire \scrambler_64b66b_gtx0_lane2_i/tempData016_out ;
  wire \scrambler_64b66b_gtx0_lane2_i/tempData020_out ;
  wire \scrambler_64b66b_gtx0_lane2_i/tempData04_out ;
  wire \scrambler_64b66b_gtx0_lane2_i/tempData08_out ;
  wire soft_err;
  wire [0:2]soft_err_i;
  wire \sym_dec_i/RXDATAVALID_IN_REG ;
  wire \sym_gen_i/rst_pma_init_usrclk ;
  wire \sym_gen_i/rst_pma_init_usrclk_1 ;
  wire \sym_gen_i/rst_pma_init_usrclk_4 ;
  wire sync_clk;
  wire sys_reset_out;
  wire sysreset_to_core;
  wire sysreset_to_core_sync;
  wire [63:6]tx_data_i_0;
  wire [63:6]tx_data_i_128;
  wire [63:6]tx_data_i_64;
  wire tx_header_0_i_0;
  wire tx_header_0_i_1;
  wire tx_header_0_i_2;
  wire tx_header_1_i_0;
  wire tx_header_1_i_1;
  wire tx_header_1_i_2;
  wire tx_out_clk;
  wire [0:191]tx_pe_data_i;
  wire [0:0]tx_pe_data_v_i;
  wire \tx_stream_control_sm_i/R0 ;
  wire \tx_stream_control_sm_i/do_cc_r_reg0 ;
  wire \tx_stream_control_sm_i/extend_cc_r ;
  wire txdatavalid_i;
  wire txdatavalid_symgen_i;
  wire [0:2]txn;
  wire [0:2]txp;
  wire user_clk;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bresp_lane1[1] = \<const0> ;
  assign s_axi_bresp_lane1[0] = \<const0> ;
  assign s_axi_bresp_lane2[1] = \<const0> ;
  assign s_axi_bresp_lane2[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rdata_lane1[31] = \<const0> ;
  assign s_axi_rdata_lane1[30] = \<const0> ;
  assign s_axi_rdata_lane1[29] = \<const0> ;
  assign s_axi_rdata_lane1[28] = \<const0> ;
  assign s_axi_rdata_lane1[27] = \<const0> ;
  assign s_axi_rdata_lane1[26] = \<const0> ;
  assign s_axi_rdata_lane1[25] = \<const0> ;
  assign s_axi_rdata_lane1[24] = \<const0> ;
  assign s_axi_rdata_lane1[23] = \<const0> ;
  assign s_axi_rdata_lane1[22] = \<const0> ;
  assign s_axi_rdata_lane1[21] = \<const0> ;
  assign s_axi_rdata_lane1[20] = \<const0> ;
  assign s_axi_rdata_lane1[19] = \<const0> ;
  assign s_axi_rdata_lane1[18] = \<const0> ;
  assign s_axi_rdata_lane1[17] = \<const0> ;
  assign s_axi_rdata_lane1[16] = \<const0> ;
  assign s_axi_rdata_lane1[15:0] = \^s_axi_rdata_lane1 [15:0];
  assign s_axi_rdata_lane2[31] = \<const0> ;
  assign s_axi_rdata_lane2[30] = \<const0> ;
  assign s_axi_rdata_lane2[29] = \<const0> ;
  assign s_axi_rdata_lane2[28] = \<const0> ;
  assign s_axi_rdata_lane2[27] = \<const0> ;
  assign s_axi_rdata_lane2[26] = \<const0> ;
  assign s_axi_rdata_lane2[25] = \<const0> ;
  assign s_axi_rdata_lane2[24] = \<const0> ;
  assign s_axi_rdata_lane2[23] = \<const0> ;
  assign s_axi_rdata_lane2[22] = \<const0> ;
  assign s_axi_rdata_lane2[21] = \<const0> ;
  assign s_axi_rdata_lane2[20] = \<const0> ;
  assign s_axi_rdata_lane2[19] = \<const0> ;
  assign s_axi_rdata_lane2[18] = \<const0> ;
  assign s_axi_rdata_lane2[17] = \<const0> ;
  assign s_axi_rdata_lane2[16] = \<const0> ;
  assign s_axi_rdata_lane2[15:0] = \^s_axi_rdata_lane2 [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rresp_lane1[1] = \<const0> ;
  assign s_axi_rresp_lane1[0] = \<const0> ;
  assign s_axi_rresp_lane2[1] = \<const0> ;
  assign s_axi_rresp_lane2[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  aurora_64b66b_0_WRAPPER aurora_64b66b_0_wrapper_i
       (.CHANNEL_UP_RX_IF(channel_up),
        .CHANNEL_UP_TX_IF(channel_up_tx_if),
        .CHAN_BOND_RESET(chan_bond_reset_i),
        .D({tx_header_1_i_2,tx_header_0_i_2}),
        .DO(\cbcc_gtx0_i/fifo_dout_i_0 ),
        .DOP(\cbcc_gtx0_i/p_0_in ),
        .ENABLE_ERR_DETECT_reg(aurora_64b66b_0_wrapper_i_n_254),
        .ENABLE_ERR_DETECT_reg_0(aurora_64b66b_0_wrapper_i_n_255),
        .ENABLE_ERR_DETECT_reg_1(aurora_64b66b_0_wrapper_i_n_256),
        .EN_CHAN_SYNC(en_chan_sync_i),
        .Q({aurora_64b66b_0_wrapper_i_n_237,aurora_64b66b_0_wrapper_i_n_238,aurora_64b66b_0_wrapper_i_n_239,aurora_64b66b_0_wrapper_i_n_240,aurora_64b66b_0_wrapper_i_n_241,aurora_64b66b_0_wrapper_i_n_242,\scrambler_64b66b_gtx0_lane2_i/p_173_in ,\scrambler_64b66b_gtx0_lane2_i/p_169_in ,\scrambler_64b66b_gtx0_lane2_i/p_165_in ,\scrambler_64b66b_gtx0_lane2_i/p_161_in ,\scrambler_64b66b_gtx0_lane2_i/p_157_in ,\scrambler_64b66b_gtx0_lane2_i/p_153_in }),
        .RX_NEG_OUT_LANE1_reg_0(rx_neg_i_1),
        .RX_NEG_OUT_LANE2_reg_0(rx_neg_i_0),
        .RX_NEG_OUT_reg_0(rx_neg_i_2),
        .\SCRAMBLED_DATA_OUT_reg[5] ({\scrambler_64b66b_gtx0_lane1_i/tempData020_out ,\scrambler_64b66b_gtx0_lane1_i/tempData016_out ,\scrambler_64b66b_gtx0_lane1_i/tempData012_out ,\scrambler_64b66b_gtx0_lane1_i/tempData08_out ,\scrambler_64b66b_gtx0_lane1_i/tempData04_out ,\scrambler_64b66b_gtx0_lane1_i/tempData0 }),
        .\SCRAMBLED_DATA_OUT_reg[5]_0 ({\scrambler_64b66b_gtx0_lane2_i/tempData020_out ,\scrambler_64b66b_gtx0_lane2_i/tempData016_out ,\scrambler_64b66b_gtx0_lane2_i/tempData012_out ,\scrambler_64b66b_gtx0_lane2_i/tempData08_out ,\scrambler_64b66b_gtx0_lane2_i/tempData04_out ,\scrambler_64b66b_gtx0_lane2_i/tempData0 }),
        .TXDATAVALID_IN(txdatavalid_i),
        .ch_bond_done_i(ch_bond_done_i),
        .data_fifo(\cbcc_gtx0_lane1_i/fifo_dout_i_0 ),
        .data_fifo_0(\cbcc_gtx0_lane1_i/p_0_in ),
        .data_fifo_1(\cbcc_gtx0_lane2_i/fifo_dout_i_0 ),
        .data_fifo_2(\cbcc_gtx0_lane2_i/p_0_in ),
        .drp_clk_in(drp_clk_in),
        .enable_err_detect_i(enable_err_detect_i),
        .enable_err_detect_i_0(enable_err_detect_i_5),
        .enable_err_detect_i_1(enable_err_detect_i_2),
        .fsm_resetdone(fsm_resetdone),
        .gt0_drpdo_out(drpdo_out_i),
        .gt0_drpen_in(drpen_in_i),
        .gt0_drprdy_out(drprdy_out_i),
        .gt0_drpwe_in(drpwe_in_i),
        .gt1_drpdo_out(drpdo_out_lane1_i),
        .gt1_drpen_in(drpen_in_lane1_i),
        .gt1_drprdy_out(drprdy_out_lane1_i),
        .gt1_drpwe_in(drpwe_in_lane1_i),
        .gt2_drpdo_out(drpdo_out_lane2_i),
        .gt2_drpen_in(drpen_in_lane2_i),
        .gt2_drprdy_out(drprdy_out_lane2_i),
        .gt2_drpwe_in(drpwe_in_lane2_i),
        .gt_pll_lock(gt_pll_lock),
        .gt_qpllclk_quad5_in(gt_qpllclk_quad5_in),
        .gt_qplllock_in(gt_qplllock_in),
        .gt_qpllrefclk_quad5_in(gt_qpllrefclk_quad5_in),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .gthe2_i(aurora_64b66b_0_wrapper_i_n_251),
        .gthe2_i_0(aurora_64b66b_0_wrapper_i_n_252),
        .gthe2_i_1(aurora_64b66b_0_wrapper_i_n_253),
        .gthe2_i_2(drpdi_in_i),
        .gthe2_i_3(drpaddr_in_i),
        .gthe2_i_4(drpdi_in_lane1_i),
        .gthe2_i_5(drpaddr_in_lane1_i),
        .gthe2_i_6(drpdi_in_lane2_i),
        .gthe2_i_7(drpaddr_in_lane2_i),
        .hold_reg_reg(aurora_64b66b_0_wrapper_i_n_210),
        .hold_reg_reg_0(aurora_64b66b_0_wrapper_i_n_211),
        .hold_reg_reg_1(aurora_64b66b_0_wrapper_i_n_212),
        .illegal_btf_i(illegal_btf_i),
        .illegal_btf_i_2(illegal_btf_i_0),
        .illegal_btf_i_3(illegal_btf_i_3),
        .in0(check_polarity_i_2),
        .init_clk(init_clk),
        .link_reset_out(link_reset_out),
        .loopback(loopback),
        .mmcm_not_locked(mmcm_not_locked),
        .rst_drp(rst_drp),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_reset_i_0(rx_reset_i_0),
        .rx_reset_i_1(rx_reset_i_1),
        .rx_reset_i_2(rx_reset_i_2),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxn(rxn),
        .rxp(rxp),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(rx_polarity_i_2),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(check_polarity_i_1),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_1(rx_polarity_i_1),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_2(check_polarity_i_0),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_3(rx_polarity_i_0),
        .scrambler({aurora_64b66b_0_wrapper_i_n_213,aurora_64b66b_0_wrapper_i_n_214,aurora_64b66b_0_wrapper_i_n_215,aurora_64b66b_0_wrapper_i_n_216,aurora_64b66b_0_wrapper_i_n_217,aurora_64b66b_0_wrapper_i_n_218,\scrambler_64b66b_gtx0_i/p_173_in ,\scrambler_64b66b_gtx0_i/p_169_in ,\scrambler_64b66b_gtx0_i/p_165_in ,\scrambler_64b66b_gtx0_i/p_161_in ,\scrambler_64b66b_gtx0_i/p_157_in ,\scrambler_64b66b_gtx0_i/p_153_in }),
        .\scrambler_reg[57] ({aurora_64b66b_0_wrapper_i_n_225,aurora_64b66b_0_wrapper_i_n_226,aurora_64b66b_0_wrapper_i_n_227,aurora_64b66b_0_wrapper_i_n_228,aurora_64b66b_0_wrapper_i_n_229,aurora_64b66b_0_wrapper_i_n_230,\scrambler_64b66b_gtx0_lane1_i/p_173_in ,\scrambler_64b66b_gtx0_lane1_i/p_169_in ,\scrambler_64b66b_gtx0_lane1_i/p_165_in ,\scrambler_64b66b_gtx0_lane1_i/p_161_in ,\scrambler_64b66b_gtx0_lane1_i/p_157_in ,\scrambler_64b66b_gtx0_lane1_i/p_153_in }),
        .stg1_aurora_64b66b_0_cdc_to_reg(sys_reset_out),
        .sync_clk(sync_clk),
        .tempData({\scrambler_64b66b_gtx0_i/tempData020_out ,\scrambler_64b66b_gtx0_i/tempData016_out ,\scrambler_64b66b_gtx0_i/tempData012_out ,\scrambler_64b66b_gtx0_i/tempData08_out ,\scrambler_64b66b_gtx0_i/tempData04_out ,\scrambler_64b66b_gtx0_i/tempData0 }),
        .tx_data_i_0(tx_data_i_0),
        .tx_data_i_128(tx_data_i_128),
        .tx_data_i_64(tx_data_i_64),
        .\tx_hdr_lane1_r_reg[1]_0 ({tx_header_1_i_1,tx_header_0_i_1}),
        .\tx_hdr_lane2_r_reg[1]_0 ({tx_header_1_i_0,tx_header_0_i_0}),
        .tx_out_clk(tx_out_clk),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .txn(txn),
        .txp(txp),
        .user_clk(user_clk));
  aurora_64b66b_0_AURORA_LANE aurora_lane_0_i
       (.CHANNEL_UP_TX_IF(channel_up_tx_if),
        .D({tx_header_1_i_2,tx_header_0_i_2}),
        .DO(\cbcc_gtx0_i/fifo_dout_i_0 ),
        .DOP(\cbcc_gtx0_i/p_0_in ),
        .GEN_CH_BOND(gen_ch_bond_i),
        .HARD_ERR_reg(aurora_64b66b_0_wrapper_i_n_251),
        .ILLEGAL_BTF_reg(sys_reset_out),
        .Q({tx_pe_data_i[0],tx_pe_data_i[1],tx_pe_data_i[2],tx_pe_data_i[3],tx_pe_data_i[4],tx_pe_data_i[5],tx_pe_data_i[6],tx_pe_data_i[7],tx_pe_data_i[8],tx_pe_data_i[9],tx_pe_data_i[10],tx_pe_data_i[11],tx_pe_data_i[12],tx_pe_data_i[13],tx_pe_data_i[14],tx_pe_data_i[15],tx_pe_data_i[16],tx_pe_data_i[17],tx_pe_data_i[18],tx_pe_data_i[19],tx_pe_data_i[20],tx_pe_data_i[21],tx_pe_data_i[22],tx_pe_data_i[23],tx_pe_data_i[24],tx_pe_data_i[25],tx_pe_data_i[26],tx_pe_data_i[27],tx_pe_data_i[28],tx_pe_data_i[29],tx_pe_data_i[30],tx_pe_data_i[31],tx_pe_data_i[32],tx_pe_data_i[33],tx_pe_data_i[34],tx_pe_data_i[35],tx_pe_data_i[36],tx_pe_data_i[37],tx_pe_data_i[38],tx_pe_data_i[39],tx_pe_data_i[40],tx_pe_data_i[41],tx_pe_data_i[42],tx_pe_data_i[43],tx_pe_data_i[44],tx_pe_data_i[45],tx_pe_data_i[46],tx_pe_data_i[47],tx_pe_data_i[52],tx_pe_data_i[53],tx_pe_data_i[54],tx_pe_data_i[55],tx_pe_data_i[56],tx_pe_data_i[57],tx_pe_data_i[58],tx_pe_data_i[59],tx_pe_data_i[60],tx_pe_data_i[61],tx_pe_data_i[62],tx_pe_data_i[63]}),
        .RESET(rst_drp),
        .RESET_LANES(reset_lanes_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .\RX_DATA_REG_reg[0] (aurora_64b66b_0_wrapper_i_n_210),
        .\RX_PE_DATA_reg[0] ({rx_pe_data_i[0],rx_pe_data_i[1],rx_pe_data_i[2],rx_pe_data_i[3],rx_pe_data_i[4],rx_pe_data_i[5],rx_pe_data_i[6],rx_pe_data_i[7],rx_pe_data_i[8],rx_pe_data_i[9],rx_pe_data_i[10],rx_pe_data_i[11],rx_pe_data_i[12],rx_pe_data_i[13],rx_pe_data_i[14],rx_pe_data_i[15],rx_pe_data_i[16],rx_pe_data_i[17],rx_pe_data_i[18],rx_pe_data_i[19],rx_pe_data_i[20],rx_pe_data_i[21],rx_pe_data_i[22],rx_pe_data_i[23],rx_pe_data_i[24],rx_pe_data_i[25],rx_pe_data_i[26],rx_pe_data_i[27],rx_pe_data_i[28],rx_pe_data_i[29],rx_pe_data_i[30],rx_pe_data_i[31],rx_pe_data_i[32],rx_pe_data_i[33],rx_pe_data_i[34],rx_pe_data_i[35],rx_pe_data_i[36],rx_pe_data_i[37],rx_pe_data_i[38],rx_pe_data_i[39],rx_pe_data_i[40],rx_pe_data_i[41],rx_pe_data_i[42],rx_pe_data_i[43],rx_pe_data_i[44],rx_pe_data_i[45],rx_pe_data_i[46],rx_pe_data_i[47],rx_pe_data_i[48],rx_pe_data_i[49],rx_pe_data_i[50],rx_pe_data_i[51],rx_pe_data_i[52],rx_pe_data_i[53],rx_pe_data_i[54],rx_pe_data_i[55],rx_pe_data_i[56],rx_pe_data_i[57],rx_pe_data_i[58],rx_pe_data_i[59],rx_pe_data_i[60],rx_pe_data_i[61],rx_pe_data_i[62],rx_pe_data_i[63]}),
        .SOFT_ERR_reg(aurora_64b66b_0_wrapper_i_n_254),
        .\TX_DATA_reg[55] (p_1_in_11),
        .\TX_DATA_reg[59] (global_logic_i_n_26),
        .\TX_DATA_reg[63] (tx_data_i_128),
        .\TX_DATA_reg[63]_0 (global_logic_i_n_25),
        .TX_HEADER_1_reg(global_logic_i_n_12),
        .enable_err_detect_i(enable_err_detect_i),
        .gen_cc_i(gen_cc_i[0]),
        .got_idles_i(got_idles_i[0]),
        .hard_err_i(hard_err_i[0]),
        .illegal_btf_i(illegal_btf_i),
        .in0(check_polarity_i_2),
        .lane_up_flop_i(lane_up[0]),
        .ready_r_reg0(\lane_init_sm_i/ready_r_reg0_9 ),
        .\remote_rdy_cntr_reg[1] (aurora_lane_0_i_n_14),
        .reset_count_r0(\lane_init_sm_i/reset_count_r0_8 ),
        .rst_pma_init_usrclk(\sym_gen_i/rst_pma_init_usrclk ),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_pe_data_v_i(rx_pe_data_v_i[0]),
        .rx_polarity_r_reg(rx_polarity_i_2),
        .rx_reset_i_2(rx_reset_i_2),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(rx_neg_i_2),
        .scrambler({aurora_64b66b_0_wrapper_i_n_213,aurora_64b66b_0_wrapper_i_n_214,aurora_64b66b_0_wrapper_i_n_215,aurora_64b66b_0_wrapper_i_n_216,aurora_64b66b_0_wrapper_i_n_217,aurora_64b66b_0_wrapper_i_n_218,\scrambler_64b66b_gtx0_i/p_173_in ,\scrambler_64b66b_gtx0_i/p_169_in ,\scrambler_64b66b_gtx0_i/p_165_in ,\scrambler_64b66b_gtx0_i/p_161_in ,\scrambler_64b66b_gtx0_i/p_157_in ,\scrambler_64b66b_gtx0_i/p_153_in }),
        .soft_err_i(soft_err_i[0]),
        .tempData({\scrambler_64b66b_gtx0_i/tempData020_out ,\scrambler_64b66b_gtx0_i/tempData016_out ,\scrambler_64b66b_gtx0_i/tempData012_out ,\scrambler_64b66b_gtx0_i/tempData08_out ,\scrambler_64b66b_gtx0_i/tempData04_out ,\scrambler_64b66b_gtx0_i/tempData0 }),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
  aurora_64b66b_0_AURORA_LANE_0 aurora_lane_1_i
       (.CHANNEL_UP_TX_IF(channel_up_tx_if),
        .D(p_1_in_10),
        .GEN_CH_BOND(gen_ch_bond_i),
        .HARD_ERR_reg(aurora_64b66b_0_wrapper_i_n_253),
        .Q({tx_pe_data_i[64],tx_pe_data_i[65],tx_pe_data_i[66],tx_pe_data_i[67],tx_pe_data_i[68],tx_pe_data_i[69],tx_pe_data_i[70],tx_pe_data_i[71],tx_pe_data_i[72],tx_pe_data_i[73],tx_pe_data_i[74],tx_pe_data_i[75],tx_pe_data_i[76],tx_pe_data_i[77],tx_pe_data_i[78],tx_pe_data_i[79],tx_pe_data_i[80],tx_pe_data_i[81],tx_pe_data_i[82],tx_pe_data_i[83],tx_pe_data_i[84],tx_pe_data_i[85],tx_pe_data_i[86],tx_pe_data_i[87],tx_pe_data_i[88],tx_pe_data_i[89],tx_pe_data_i[90],tx_pe_data_i[91],tx_pe_data_i[92],tx_pe_data_i[93],tx_pe_data_i[94],tx_pe_data_i[95],tx_pe_data_i[96],tx_pe_data_i[97],tx_pe_data_i[98],tx_pe_data_i[99],tx_pe_data_i[100],tx_pe_data_i[101],tx_pe_data_i[102],tx_pe_data_i[103],tx_pe_data_i[104],tx_pe_data_i[105],tx_pe_data_i[106],tx_pe_data_i[107],tx_pe_data_i[108],tx_pe_data_i[109],tx_pe_data_i[110],tx_pe_data_i[111],tx_pe_data_i[116],tx_pe_data_i[117],tx_pe_data_i[118],tx_pe_data_i[119],tx_pe_data_i[120],tx_pe_data_i[121],tx_pe_data_i[122],tx_pe_data_i[123],tx_pe_data_i[124],tx_pe_data_i[125],tx_pe_data_i[126],tx_pe_data_i[127]}),
        .RESET(rst_drp),
        .RESET_LANES(reset_lanes_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .\RX_DATA_REG_reg[0] (aurora_64b66b_0_wrapper_i_n_211),
        .\RX_DATA_REG_reg[63] (\cbcc_gtx0_lane1_i/fifo_dout_i_0 ),
        .RX_HEADER_1_REG_reg(\cbcc_gtx0_lane1_i/p_0_in ),
        .RX_IDLE_reg(sys_reset_out),
        .\RX_PE_DATA_reg[0] ({rx_pe_data_i[64],rx_pe_data_i[65],rx_pe_data_i[66],rx_pe_data_i[67],rx_pe_data_i[68],rx_pe_data_i[69],rx_pe_data_i[70],rx_pe_data_i[71],rx_pe_data_i[72],rx_pe_data_i[73],rx_pe_data_i[74],rx_pe_data_i[75],rx_pe_data_i[76],rx_pe_data_i[77],rx_pe_data_i[78],rx_pe_data_i[79],rx_pe_data_i[80],rx_pe_data_i[81],rx_pe_data_i[82],rx_pe_data_i[83],rx_pe_data_i[84],rx_pe_data_i[85],rx_pe_data_i[86],rx_pe_data_i[87],rx_pe_data_i[88],rx_pe_data_i[89],rx_pe_data_i[90],rx_pe_data_i[91],rx_pe_data_i[92],rx_pe_data_i[93],rx_pe_data_i[94],rx_pe_data_i[95],rx_pe_data_i[96],rx_pe_data_i[97],rx_pe_data_i[98],rx_pe_data_i[99],rx_pe_data_i[100],rx_pe_data_i[101],rx_pe_data_i[102],rx_pe_data_i[103],rx_pe_data_i[104],rx_pe_data_i[105],rx_pe_data_i[106],rx_pe_data_i[107],rx_pe_data_i[108],rx_pe_data_i[109],rx_pe_data_i[110],rx_pe_data_i[111],rx_pe_data_i[112],rx_pe_data_i[113],rx_pe_data_i[114],rx_pe_data_i[115],rx_pe_data_i[116],rx_pe_data_i[117],rx_pe_data_i[118],rx_pe_data_i[119],rx_pe_data_i[120],rx_pe_data_i[121],rx_pe_data_i[122],rx_pe_data_i[123],rx_pe_data_i[124],rx_pe_data_i[125],rx_pe_data_i[126],rx_pe_data_i[127]}),
        .\SCRAMBLED_DATA_OUT_reg[5] ({aurora_64b66b_0_wrapper_i_n_225,aurora_64b66b_0_wrapper_i_n_226,aurora_64b66b_0_wrapper_i_n_227,aurora_64b66b_0_wrapper_i_n_228,aurora_64b66b_0_wrapper_i_n_229,aurora_64b66b_0_wrapper_i_n_230,\scrambler_64b66b_gtx0_lane1_i/p_173_in ,\scrambler_64b66b_gtx0_lane1_i/p_169_in ,\scrambler_64b66b_gtx0_lane1_i/p_165_in ,\scrambler_64b66b_gtx0_lane1_i/p_161_in ,\scrambler_64b66b_gtx0_lane1_i/p_157_in ,\scrambler_64b66b_gtx0_lane1_i/p_153_in }),
        .SOFT_ERR_reg(aurora_lane_1_i_n_76),
        .SOFT_ERR_reg_0(aurora_64b66b_0_wrapper_i_n_255),
        .\TX_DATA_reg[44] ({\scrambler_64b66b_gtx0_lane1_i/tempData020_out ,\scrambler_64b66b_gtx0_lane1_i/tempData016_out ,\scrambler_64b66b_gtx0_lane1_i/tempData012_out ,\scrambler_64b66b_gtx0_lane1_i/tempData08_out ,\scrambler_64b66b_gtx0_lane1_i/tempData04_out ,\scrambler_64b66b_gtx0_lane1_i/tempData0 }),
        .\TX_DATA_reg[59] (global_logic_i_n_28),
        .\TX_DATA_reg[63] (tx_data_i_64),
        .\TX_DATA_reg[63]_0 (global_logic_i_n_27),
        .TX_HEADER_1_reg({tx_header_1_i_1,tx_header_0_i_1}),
        .TX_HEADER_1_reg_0(global_logic_i_n_12),
        .check_polarity_r_reg(check_polarity_i_1),
        .enable_err_detect_i(enable_err_detect_i_2),
        .gen_cc_i(gen_cc_i[1]),
        .got_idles_i(got_idles_i[1]),
        .hard_err_i(hard_err_i[1]),
        .illegal_btf_i(illegal_btf_i_0),
        .lane_up_flop_i(lane_up[1]),
        .ready_r_reg0(\lane_init_sm_i/ready_r_reg0_7 ),
        .\remote_rdy_cntr_reg[1] (aurora_lane_1_i_n_77),
        .remote_ready_r_reg(aurora_lane_0_i_n_14),
        .remote_ready_r_reg_0(aurora_lane_2_i_n_13),
        .reset_count_r0(\lane_init_sm_i/reset_count_r0_6 ),
        .rst_pma_init_usrclk(\sym_gen_i/rst_pma_init_usrclk_1 ),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_pe_data_v_i(rx_pe_data_v_i[1]),
        .rx_polarity_r_reg(rx_polarity_i_1),
        .rx_reset_i_1(rx_reset_i_1),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(rx_neg_i_1),
        .soft_err_reg({soft_err_i[0],soft_err_i[2]}),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
  aurora_64b66b_0_AURORA_LANE_1 aurora_lane_2_i
       (.CHANNEL_UP_TX_IF(channel_up_tx_if),
        .D(p_1_in),
        .GEN_CH_BOND(gen_ch_bond_i),
        .HARD_ERR_reg(aurora_64b66b_0_wrapper_i_n_252),
        .ILLEGAL_BTF_reg(sys_reset_out),
        .Q({tx_pe_data_i[128],tx_pe_data_i[129],tx_pe_data_i[130],tx_pe_data_i[131],tx_pe_data_i[132],tx_pe_data_i[133],tx_pe_data_i[134],tx_pe_data_i[135],tx_pe_data_i[136],tx_pe_data_i[137],tx_pe_data_i[138],tx_pe_data_i[139],tx_pe_data_i[140],tx_pe_data_i[141],tx_pe_data_i[142],tx_pe_data_i[143],tx_pe_data_i[144],tx_pe_data_i[145],tx_pe_data_i[146],tx_pe_data_i[147],tx_pe_data_i[148],tx_pe_data_i[149],tx_pe_data_i[150],tx_pe_data_i[151],tx_pe_data_i[152],tx_pe_data_i[153],tx_pe_data_i[154],tx_pe_data_i[155],tx_pe_data_i[156],tx_pe_data_i[157],tx_pe_data_i[158],tx_pe_data_i[159],tx_pe_data_i[160],tx_pe_data_i[161],tx_pe_data_i[162],tx_pe_data_i[163],tx_pe_data_i[164],tx_pe_data_i[165],tx_pe_data_i[166],tx_pe_data_i[167],tx_pe_data_i[168],tx_pe_data_i[169],tx_pe_data_i[170],tx_pe_data_i[171],tx_pe_data_i[172],tx_pe_data_i[173],tx_pe_data_i[174],tx_pe_data_i[175],tx_pe_data_i[180],tx_pe_data_i[181],tx_pe_data_i[182],tx_pe_data_i[183],tx_pe_data_i[184],tx_pe_data_i[185],tx_pe_data_i[186],tx_pe_data_i[187],tx_pe_data_i[188],tx_pe_data_i[189],tx_pe_data_i[190],tx_pe_data_i[191]}),
        .RESET(rst_drp),
        .RESET_LANES(reset_lanes_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .\RX_DATA_REG_reg[0] (aurora_64b66b_0_wrapper_i_n_212),
        .\RX_DATA_REG_reg[63] (\cbcc_gtx0_lane2_i/fifo_dout_i_0 ),
        .RX_HEADER_1_REG_reg(\cbcc_gtx0_lane2_i/p_0_in ),
        .\RX_PE_DATA_reg[0] ({rx_pe_data_i[128],rx_pe_data_i[129],rx_pe_data_i[130],rx_pe_data_i[131],rx_pe_data_i[132],rx_pe_data_i[133],rx_pe_data_i[134],rx_pe_data_i[135],rx_pe_data_i[136],rx_pe_data_i[137],rx_pe_data_i[138],rx_pe_data_i[139],rx_pe_data_i[140],rx_pe_data_i[141],rx_pe_data_i[142],rx_pe_data_i[143],rx_pe_data_i[144],rx_pe_data_i[145],rx_pe_data_i[146],rx_pe_data_i[147],rx_pe_data_i[148],rx_pe_data_i[149],rx_pe_data_i[150],rx_pe_data_i[151],rx_pe_data_i[152],rx_pe_data_i[153],rx_pe_data_i[154],rx_pe_data_i[155],rx_pe_data_i[156],rx_pe_data_i[157],rx_pe_data_i[158],rx_pe_data_i[159],rx_pe_data_i[160],rx_pe_data_i[161],rx_pe_data_i[162],rx_pe_data_i[163],rx_pe_data_i[164],rx_pe_data_i[165],rx_pe_data_i[166],rx_pe_data_i[167],rx_pe_data_i[168],rx_pe_data_i[169],rx_pe_data_i[170],rx_pe_data_i[171],rx_pe_data_i[172],rx_pe_data_i[173],rx_pe_data_i[174],rx_pe_data_i[175],rx_pe_data_i[176],rx_pe_data_i[177],rx_pe_data_i[178],rx_pe_data_i[179],rx_pe_data_i[180],rx_pe_data_i[181],rx_pe_data_i[182],rx_pe_data_i[183],rx_pe_data_i[184],rx_pe_data_i[185],rx_pe_data_i[186],rx_pe_data_i[187],rx_pe_data_i[188],rx_pe_data_i[189],rx_pe_data_i[190],rx_pe_data_i[191]}),
        .\SCRAMBLED_DATA_OUT_reg[5] ({aurora_64b66b_0_wrapper_i_n_237,aurora_64b66b_0_wrapper_i_n_238,aurora_64b66b_0_wrapper_i_n_239,aurora_64b66b_0_wrapper_i_n_240,aurora_64b66b_0_wrapper_i_n_241,aurora_64b66b_0_wrapper_i_n_242,\scrambler_64b66b_gtx0_lane2_i/p_173_in ,\scrambler_64b66b_gtx0_lane2_i/p_169_in ,\scrambler_64b66b_gtx0_lane2_i/p_165_in ,\scrambler_64b66b_gtx0_lane2_i/p_161_in ,\scrambler_64b66b_gtx0_lane2_i/p_157_in ,\scrambler_64b66b_gtx0_lane2_i/p_153_in }),
        .SOFT_ERR_reg(soft_err_i[2]),
        .SOFT_ERR_reg_0(aurora_64b66b_0_wrapper_i_n_256),
        .\TX_DATA_reg[44] ({\scrambler_64b66b_gtx0_lane2_i/tempData020_out ,\scrambler_64b66b_gtx0_lane2_i/tempData016_out ,\scrambler_64b66b_gtx0_lane2_i/tempData012_out ,\scrambler_64b66b_gtx0_lane2_i/tempData08_out ,\scrambler_64b66b_gtx0_lane2_i/tempData04_out ,\scrambler_64b66b_gtx0_lane2_i/tempData0 }),
        .\TX_DATA_reg[59] (global_logic_i_n_30),
        .\TX_DATA_reg[63] (tx_data_i_0),
        .\TX_DATA_reg[63]_0 (global_logic_i_n_29),
        .TX_HEADER_1_reg({tx_header_1_i_0,tx_header_0_i_0}),
        .TX_HEADER_1_reg_0(global_logic_i_n_12),
        .\chan_bond_timer_reg[0] (lane_up[1]),
        .\chan_bond_timer_reg[0]_0 (lane_up[0]),
        .check_polarity_r_reg(check_polarity_i_0),
        .enable_err_detect_i(enable_err_detect_i_5),
        .gen_cc_i(gen_cc_i[2]),
        .got_idles_i(got_idles_i[2]),
        .hard_err_i(hard_err_i[2]),
        .illegal_btf_i(illegal_btf_i_3),
        .lane_up_flop_i(lane_up[2]),
        .lane_up_flop_i_0(aurora_lane_2_i_n_78),
        .ready_r_reg0(\lane_init_sm_i/ready_r_reg0 ),
        .\remote_rdy_cntr_reg[1] (aurora_lane_2_i_n_13),
        .reset_count_r0(\lane_init_sm_i/reset_count_r0 ),
        .rst_pma_init_usrclk(\sym_gen_i/rst_pma_init_usrclk_4 ),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_pe_data_v_i(rx_pe_data_v_i[2]),
        .rx_polarity_r_reg(rx_polarity_i_0),
        .rx_reset_i_0(rx_reset_i_0),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(rx_neg_i_0),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
  aurora_64b66b_0_AXI_TO_DRP axi_to_drp_i
       (.DRPADDR_IN(drpaddr_in_i),
        .DRPADDR_IN_LANE1(drpaddr_in_lane1_i),
        .DRPADDR_IN_LANE2(drpaddr_in_lane2_i),
        .DRPDI_IN(drpdi_in_i),
        .DRPDI_IN_LANE1(drpdi_in_lane1_i),
        .DRPDI_IN_LANE2(drpdi_in_lane2_i),
        .DRPDO_OUT(drpdo_out_i),
        .DRPDO_OUT_LANE1(drpdo_out_lane1_i),
        .DRPDO_OUT_LANE2(drpdo_out_lane2_i),
        .DRPRDY_OUT(drprdy_out_i),
        .DRPRDY_OUT_LANE1(drprdy_out_lane1_i),
        .DRPRDY_OUT_LANE2(drprdy_out_lane2_i),
        .RESET(rst_drp),
        .drp_clk_in(drp_clk_in),
        .gt0_drpen_in(drpen_in_i),
        .gt0_drpwe_in(drpwe_in_i),
        .gt1_drpen_in(drpen_in_lane1_i),
        .gt1_drpwe_in(drpwe_in_lane1_i),
        .gt2_drpen_in(drpen_in_lane2_i),
        .gt2_drpwe_in(drpwe_in_lane2_i),
        .s_axi_araddr(s_axi_araddr[10:2]),
        .s_axi_araddr_lane1(s_axi_araddr_lane1[10:2]),
        .s_axi_araddr_lane2(s_axi_araddr_lane2[10:2]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_awaddr(s_axi_awaddr[10:2]),
        .s_axi_awaddr_lane1(s_axi_awaddr_lane1[10:2]),
        .s_axi_awaddr_lane2(s_axi_awaddr_lane2[10:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rdata_lane1(\^s_axi_rdata_lane1 ),
        .s_axi_rdata_lane2(\^s_axi_rdata_lane2 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_wdata(s_axi_wdata[15:0]),
        .s_axi_wdata_lane1(s_axi_wdata_lane1[15:0]),
        .s_axi_wdata_lane2(s_axi_wdata_lane2[15:0]),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2));
  aurora_64b66b_0_RESET_LOGIC core_reset_logic_i
       (.SYSTEM_RESET_reg_0(sys_reset_out),
        .chan_bond_reset_i(\channel_init_sm_i/chan_bond_reset_i ),
        .fsm_resetdone(fsm_resetdone),
        .hard_err_i(hard_err_i),
        .lane_up(lane_up[2]),
        .link_reset_out(link_reset_out),
        .power_down(power_down),
        .ready_r_reg0(\lane_init_sm_i/ready_r_reg0_9 ),
        .ready_r_reg0_0(\lane_init_sm_i/ready_r_reg0_7 ),
        .ready_r_reg0_2(\lane_init_sm_i/ready_r_reg0 ),
        .reset_count_r0(\lane_init_sm_i/reset_count_r0_8 ),
        .reset_count_r0_1(\lane_init_sm_i/reset_count_r0_6 ),
        .reset_count_r0_3(\lane_init_sm_i/reset_count_r0 ),
        .rx_reset_i_0(rx_reset_i_0),
        .rx_reset_i_1(rx_reset_i_1),
        .rx_reset_i_2(rx_reset_i_2),
        .sysreset_to_core_sync(sysreset_to_core_sync),
        .user_clk(user_clk),
        .wait_for_lane_up_r0(\channel_init_sm_i/wait_for_lane_up_r0 ),
        .wait_for_lane_up_r_reg(lane_up[0]),
        .wait_for_lane_up_r_reg_0(lane_up[1]));
  aurora_64b66b_0_GLOBAL_LOGIC global_logic_i
       (.CHANNEL_UP_RX_IF(channel_up),
        .CHANNEL_UP_RX_IF_reg(sys_reset_out),
        .CHANNEL_UP_TX_IF(channel_up_tx_if),
        .CHAN_BOND_RESET(chan_bond_reset_i),
        .D(p_1_in_10),
        .E(\rx_stream_datapath_i/RX_D0 ),
        .EN_CHAN_SYNC(en_chan_sync_i),
        .GEN_CH_BOND(gen_ch_bond_i),
        .Q({tx_pe_data_i[48],tx_pe_data_i[49],tx_pe_data_i[50],tx_pe_data_i[51],tx_pe_data_i[112],tx_pe_data_i[113],tx_pe_data_i[114],tx_pe_data_i[115],tx_pe_data_i[176],tx_pe_data_i[177],tx_pe_data_i[178],tx_pe_data_i[179]}),
        .R0(\tx_stream_control_sm_i/R0 ),
        .RESET_LANES(reset_lanes_i),
        .RX_PE_DATA_V_reg(global_logic_i_n_24),
        .SR(p_0_in),
        .TXDATAVALID_IN(txdatavalid_i),
        .ch_bond_done_i(ch_bond_done_i),
        .chan_bond_reset_i(\channel_init_sm_i/chan_bond_reset_i ),
        .\chan_bond_timer_reg[0] (aurora_lane_2_i_n_78),
        .channel_bond_r_reg(global_logic_i_n_12),
        .gen_cc_flop_0_i(p_1_in_11),
        .gen_cc_flop_2_i(p_1_in),
        .gen_cc_i(gen_cc_i),
        .got_idles_i(got_idles_i),
        .hard_err(hard_err),
        .hard_err_i(hard_err_i),
        .lane_up(lane_up[2]),
        .remote_ready_r_reg(aurora_lane_1_i_n_77),
        .reset_lanes_flop_0_i(lane_up[0]),
        .reset_lanes_flop_0_i_0(lane_up[1]),
        .rst_pma_init_usrclk(\sym_gen_i/rst_pma_init_usrclk ),
        .rst_pma_init_usrclk_0(\sym_gen_i/rst_pma_init_usrclk_1 ),
        .rst_pma_init_usrclk_1(\sym_gen_i/rst_pma_init_usrclk_4 ),
        .rx_pe_data_v_i(rx_pe_data_v_i),
        .stg5_reg(global_logic_i_n_25),
        .stg5_reg_0(global_logic_i_n_26),
        .stg5_reg_1(global_logic_i_n_27),
        .stg5_reg_2(global_logic_i_n_28),
        .stg5_reg_3(global_logic_i_n_29),
        .stg5_reg_4(global_logic_i_n_30),
        .tx_pe_data_v_i(tx_pe_data_v_i),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk),
        .wait_for_lane_up_r0(\channel_init_sm_i/wait_for_lane_up_r0 ));
  aurora_64b66b_0_rst_sync gt_reset_sync
       (.RESET(rst_drp),
        .init_clk(init_clk),
        .pma_init(pma_init));
  aurora_64b66b_0_rst_sync_2 reset_pb_sync
       (.sysreset_to_core(sysreset_to_core),
        .sysreset_to_core_sync(sysreset_to_core_sync),
        .user_clk(user_clk));
  aurora_64b66b_0_RX_STREAM rx_stream_i
       (.D({rx_pe_data_i[0],rx_pe_data_i[1],rx_pe_data_i[2],rx_pe_data_i[3],rx_pe_data_i[4],rx_pe_data_i[5],rx_pe_data_i[6],rx_pe_data_i[7],rx_pe_data_i[8],rx_pe_data_i[9],rx_pe_data_i[10],rx_pe_data_i[11],rx_pe_data_i[12],rx_pe_data_i[13],rx_pe_data_i[14],rx_pe_data_i[15],rx_pe_data_i[16],rx_pe_data_i[17],rx_pe_data_i[18],rx_pe_data_i[19],rx_pe_data_i[20],rx_pe_data_i[21],rx_pe_data_i[22],rx_pe_data_i[23],rx_pe_data_i[24],rx_pe_data_i[25],rx_pe_data_i[26],rx_pe_data_i[27],rx_pe_data_i[28],rx_pe_data_i[29],rx_pe_data_i[30],rx_pe_data_i[31],rx_pe_data_i[32],rx_pe_data_i[33],rx_pe_data_i[34],rx_pe_data_i[35],rx_pe_data_i[36],rx_pe_data_i[37],rx_pe_data_i[38],rx_pe_data_i[39],rx_pe_data_i[40],rx_pe_data_i[41],rx_pe_data_i[42],rx_pe_data_i[43],rx_pe_data_i[44],rx_pe_data_i[45],rx_pe_data_i[46],rx_pe_data_i[47],rx_pe_data_i[48],rx_pe_data_i[49],rx_pe_data_i[50],rx_pe_data_i[51],rx_pe_data_i[52],rx_pe_data_i[53],rx_pe_data_i[54],rx_pe_data_i[55],rx_pe_data_i[56],rx_pe_data_i[57],rx_pe_data_i[58],rx_pe_data_i[59],rx_pe_data_i[60],rx_pe_data_i[61],rx_pe_data_i[62],rx_pe_data_i[63],rx_pe_data_i[64],rx_pe_data_i[65],rx_pe_data_i[66],rx_pe_data_i[67],rx_pe_data_i[68],rx_pe_data_i[69],rx_pe_data_i[70],rx_pe_data_i[71],rx_pe_data_i[72],rx_pe_data_i[73],rx_pe_data_i[74],rx_pe_data_i[75],rx_pe_data_i[76],rx_pe_data_i[77],rx_pe_data_i[78],rx_pe_data_i[79],rx_pe_data_i[80],rx_pe_data_i[81],rx_pe_data_i[82],rx_pe_data_i[83],rx_pe_data_i[84],rx_pe_data_i[85],rx_pe_data_i[86],rx_pe_data_i[87],rx_pe_data_i[88],rx_pe_data_i[89],rx_pe_data_i[90],rx_pe_data_i[91],rx_pe_data_i[92],rx_pe_data_i[93],rx_pe_data_i[94],rx_pe_data_i[95],rx_pe_data_i[96],rx_pe_data_i[97],rx_pe_data_i[98],rx_pe_data_i[99],rx_pe_data_i[100],rx_pe_data_i[101],rx_pe_data_i[102],rx_pe_data_i[103],rx_pe_data_i[104],rx_pe_data_i[105],rx_pe_data_i[106],rx_pe_data_i[107],rx_pe_data_i[108],rx_pe_data_i[109],rx_pe_data_i[110],rx_pe_data_i[111],rx_pe_data_i[112],rx_pe_data_i[113],rx_pe_data_i[114],rx_pe_data_i[115],rx_pe_data_i[116],rx_pe_data_i[117],rx_pe_data_i[118],rx_pe_data_i[119],rx_pe_data_i[120],rx_pe_data_i[121],rx_pe_data_i[122],rx_pe_data_i[123],rx_pe_data_i[124],rx_pe_data_i[125],rx_pe_data_i[126],rx_pe_data_i[127],rx_pe_data_i[128],rx_pe_data_i[129],rx_pe_data_i[130],rx_pe_data_i[131],rx_pe_data_i[132],rx_pe_data_i[133],rx_pe_data_i[134],rx_pe_data_i[135],rx_pe_data_i[136],rx_pe_data_i[137],rx_pe_data_i[138],rx_pe_data_i[139],rx_pe_data_i[140],rx_pe_data_i[141],rx_pe_data_i[142],rx_pe_data_i[143],rx_pe_data_i[144],rx_pe_data_i[145],rx_pe_data_i[146],rx_pe_data_i[147],rx_pe_data_i[148],rx_pe_data_i[149],rx_pe_data_i[150],rx_pe_data_i[151],rx_pe_data_i[152],rx_pe_data_i[153],rx_pe_data_i[154],rx_pe_data_i[155],rx_pe_data_i[156],rx_pe_data_i[157],rx_pe_data_i[158],rx_pe_data_i[159],rx_pe_data_i[160],rx_pe_data_i[161],rx_pe_data_i[162],rx_pe_data_i[163],rx_pe_data_i[164],rx_pe_data_i[165],rx_pe_data_i[166],rx_pe_data_i[167],rx_pe_data_i[168],rx_pe_data_i[169],rx_pe_data_i[170],rx_pe_data_i[171],rx_pe_data_i[172],rx_pe_data_i[173],rx_pe_data_i[174],rx_pe_data_i[175],rx_pe_data_i[176],rx_pe_data_i[177],rx_pe_data_i[178],rx_pe_data_i[179],rx_pe_data_i[180],rx_pe_data_i[181],rx_pe_data_i[182],rx_pe_data_i[183],rx_pe_data_i[184],rx_pe_data_i[185],rx_pe_data_i[186],rx_pe_data_i[187],rx_pe_data_i[188],rx_pe_data_i[189],rx_pe_data_i[190],rx_pe_data_i[191]}),
        .E(\rx_stream_datapath_i/RX_D0 ),
        .RESET_LANES(reset_lanes_i),
        .RX_SRC_RDY_N_reg_inv(global_logic_i_n_24),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .user_clk(user_clk));
  FDRE soft_err_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(aurora_lane_1_i_n_76),
        .Q(soft_err),
        .R(sys_reset_out));
  aurora_64b66b_0_STANDARD_CC_MODULE standard_cc_module_i
       (.CHANNEL_UP_RX_IF(channel_up),
        .Q(do_cc_i),
        .SR(p_0_in),
        .do_cc_r_reg0(\tx_stream_control_sm_i/do_cc_r_reg0 ),
        .extend_cc_r(\tx_stream_control_sm_i/extend_cc_r ),
        .user_clk(user_clk));
  aurora_64b66b_0_TX_STREAM tx_stream_i
       (.Q(do_cc_i),
        .R0(\tx_stream_control_sm_i/R0 ),
        .TXDATAVALID_IN(txdatavalid_i),
        .\TX_PE_DATA_reg[0] ({tx_pe_data_i[0],tx_pe_data_i[1],tx_pe_data_i[2],tx_pe_data_i[3],tx_pe_data_i[4],tx_pe_data_i[5],tx_pe_data_i[6],tx_pe_data_i[7],tx_pe_data_i[8],tx_pe_data_i[9],tx_pe_data_i[10],tx_pe_data_i[11],tx_pe_data_i[12],tx_pe_data_i[13],tx_pe_data_i[14],tx_pe_data_i[15],tx_pe_data_i[16],tx_pe_data_i[17],tx_pe_data_i[18],tx_pe_data_i[19],tx_pe_data_i[20],tx_pe_data_i[21],tx_pe_data_i[22],tx_pe_data_i[23],tx_pe_data_i[24],tx_pe_data_i[25],tx_pe_data_i[26],tx_pe_data_i[27],tx_pe_data_i[28],tx_pe_data_i[29],tx_pe_data_i[30],tx_pe_data_i[31],tx_pe_data_i[32],tx_pe_data_i[33],tx_pe_data_i[34],tx_pe_data_i[35],tx_pe_data_i[36],tx_pe_data_i[37],tx_pe_data_i[38],tx_pe_data_i[39],tx_pe_data_i[40],tx_pe_data_i[41],tx_pe_data_i[42],tx_pe_data_i[43],tx_pe_data_i[44],tx_pe_data_i[45],tx_pe_data_i[46],tx_pe_data_i[47],tx_pe_data_i[48],tx_pe_data_i[49],tx_pe_data_i[50],tx_pe_data_i[51],tx_pe_data_i[52],tx_pe_data_i[53],tx_pe_data_i[54],tx_pe_data_i[55],tx_pe_data_i[56],tx_pe_data_i[57],tx_pe_data_i[58],tx_pe_data_i[59],tx_pe_data_i[60],tx_pe_data_i[61],tx_pe_data_i[62],tx_pe_data_i[63],tx_pe_data_i[64],tx_pe_data_i[65],tx_pe_data_i[66],tx_pe_data_i[67],tx_pe_data_i[68],tx_pe_data_i[69],tx_pe_data_i[70],tx_pe_data_i[71],tx_pe_data_i[72],tx_pe_data_i[73],tx_pe_data_i[74],tx_pe_data_i[75],tx_pe_data_i[76],tx_pe_data_i[77],tx_pe_data_i[78],tx_pe_data_i[79],tx_pe_data_i[80],tx_pe_data_i[81],tx_pe_data_i[82],tx_pe_data_i[83],tx_pe_data_i[84],tx_pe_data_i[85],tx_pe_data_i[86],tx_pe_data_i[87],tx_pe_data_i[88],tx_pe_data_i[89],tx_pe_data_i[90],tx_pe_data_i[91],tx_pe_data_i[92],tx_pe_data_i[93],tx_pe_data_i[94],tx_pe_data_i[95],tx_pe_data_i[96],tx_pe_data_i[97],tx_pe_data_i[98],tx_pe_data_i[99],tx_pe_data_i[100],tx_pe_data_i[101],tx_pe_data_i[102],tx_pe_data_i[103],tx_pe_data_i[104],tx_pe_data_i[105],tx_pe_data_i[106],tx_pe_data_i[107],tx_pe_data_i[108],tx_pe_data_i[109],tx_pe_data_i[110],tx_pe_data_i[111],tx_pe_data_i[112],tx_pe_data_i[113],tx_pe_data_i[114],tx_pe_data_i[115],tx_pe_data_i[116],tx_pe_data_i[117],tx_pe_data_i[118],tx_pe_data_i[119],tx_pe_data_i[120],tx_pe_data_i[121],tx_pe_data_i[122],tx_pe_data_i[123],tx_pe_data_i[124],tx_pe_data_i[125],tx_pe_data_i[126],tx_pe_data_i[127],tx_pe_data_i[128],tx_pe_data_i[129],tx_pe_data_i[130],tx_pe_data_i[131],tx_pe_data_i[132],tx_pe_data_i[133],tx_pe_data_i[134],tx_pe_data_i[135],tx_pe_data_i[136],tx_pe_data_i[137],tx_pe_data_i[138],tx_pe_data_i[139],tx_pe_data_i[140],tx_pe_data_i[141],tx_pe_data_i[142],tx_pe_data_i[143],tx_pe_data_i[144],tx_pe_data_i[145],tx_pe_data_i[146],tx_pe_data_i[147],tx_pe_data_i[148],tx_pe_data_i[149],tx_pe_data_i[150],tx_pe_data_i[151],tx_pe_data_i[152],tx_pe_data_i[153],tx_pe_data_i[154],tx_pe_data_i[155],tx_pe_data_i[156],tx_pe_data_i[157],tx_pe_data_i[158],tx_pe_data_i[159],tx_pe_data_i[160],tx_pe_data_i[161],tx_pe_data_i[162],tx_pe_data_i[163],tx_pe_data_i[164],tx_pe_data_i[165],tx_pe_data_i[166],tx_pe_data_i[167],tx_pe_data_i[168],tx_pe_data_i[169],tx_pe_data_i[170],tx_pe_data_i[171],tx_pe_data_i[172],tx_pe_data_i[173],tx_pe_data_i[174],tx_pe_data_i[175],tx_pe_data_i[176],tx_pe_data_i[177],tx_pe_data_i[178],tx_pe_data_i[179],tx_pe_data_i[180],tx_pe_data_i[181],tx_pe_data_i[182],tx_pe_data_i[183],tx_pe_data_i[184],tx_pe_data_i[185],tx_pe_data_i[186],tx_pe_data_i[187],tx_pe_data_i[188],tx_pe_data_i[189],tx_pe_data_i[190],tx_pe_data_i[191]}),
        .do_cc_r_reg0(\tx_stream_control_sm_i/do_cc_r_reg0 ),
        .extend_cc_r(\tx_stream_control_sm_i/extend_cc_r ),
        .gen_cc_i(gen_cc_i),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .s_axi_tx_tready(s_axi_tx_tready),
        .s_axi_tx_tvalid(s_axi_tx_tvalid),
        .tx_pe_data_v_i(tx_pe_data_v_i),
        .user_clk(user_clk));
endmodule

module aurora_64b66b_0_rst_sync
   (RESET,
    pma_init,
    init_clk);
  output RESET;
  input pma_init;
  input init_clk;

  wire RESET;
  wire init_clk;
  wire pma_init;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(pma_init),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(RESET),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_12
   (stg5_reg_0,
    stg5_reg_1,
    stg5_reg_2,
    stg5_reg_3,
    stg5_reg_4,
    stg5_reg_5,
    stg5_reg_6,
    TX_HEADER_1_reg,
    RESET,
    user_clk,
    TX_HEADER_1_reg_0,
    txdatavalid_symgen_i,
    gen_cc_i,
    GEN_CH_BOND,
    TX_HEADER_1_reg_1,
    CHANNEL_UP_TX_IF,
    Q);
  output stg5_reg_0;
  output stg5_reg_1;
  output stg5_reg_2;
  output stg5_reg_3;
  output stg5_reg_4;
  output stg5_reg_5;
  output stg5_reg_6;
  output TX_HEADER_1_reg;
  input RESET;
  input user_clk;
  input [1:0]TX_HEADER_1_reg_0;
  input txdatavalid_symgen_i;
  input [0:0]gen_cc_i;
  input [0:0]GEN_CH_BOND;
  input TX_HEADER_1_reg_1;
  input CHANNEL_UP_TX_IF;
  input [3:0]Q;

  wire CHANNEL_UP_TX_IF;
  wire [0:0]GEN_CH_BOND;
  wire [3:0]Q;
  wire RESET;
  wire TX_HEADER_1_reg;
  wire [1:0]TX_HEADER_1_reg_0;
  wire TX_HEADER_1_reg_1;
  wire [0:0]gen_cc_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire stg5_reg_2;
  wire stg5_reg_3;
  wire stg5_reg_4;
  wire stg5_reg_5;
  wire stg5_reg_6;
  wire txdatavalid_symgen_i;
  wire user_clk;

  LUT2 #(
    .INIT(4'hE)) 
    \TX_DATA[55]_i_1__0 
       (.I0(stg5_reg_0),
        .I1(txdatavalid_symgen_i),
        .O(stg5_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[59]_i_1__0 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[0]),
        .O(stg5_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[60]_i_1__0 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[1]),
        .O(stg5_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[61]_i_1__0 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[2]),
        .O(stg5_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[62]_i_2__0 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[3]),
        .O(stg5_reg_6));
  LUT6 #(
    .INIT(64'h0404040404040454)) 
    TX_HEADER_0_i_1__0
       (.I0(stg5_reg_0),
        .I1(TX_HEADER_1_reg_0[0]),
        .I2(txdatavalid_symgen_i),
        .I3(gen_cc_i),
        .I4(GEN_CH_BOND),
        .I5(TX_HEADER_1_reg_1),
        .O(stg5_reg_1));
  LUT6 #(
    .INIT(64'h00000000EEEEEEE2)) 
    TX_HEADER_1_i_1__0
       (.I0(TX_HEADER_1_reg_0[1]),
        .I1(txdatavalid_symgen_i),
        .I2(TX_HEADER_1_reg_1),
        .I3(GEN_CH_BOND),
        .I4(gen_cc_i),
        .I5(stg5_reg_0),
        .O(TX_HEADER_1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RESET),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_18
   (stg5_reg_0,
    stg5_reg_1,
    stg5_reg_2,
    stg5_reg_3,
    stg5_reg_4,
    stg5_reg_5,
    stg5_reg_6,
    TX_HEADER_1_reg,
    RESET,
    user_clk,
    D,
    txdatavalid_symgen_i,
    gen_cc_i,
    GEN_CH_BOND,
    TX_HEADER_1_reg_0,
    CHANNEL_UP_TX_IF,
    Q);
  output stg5_reg_0;
  output stg5_reg_1;
  output stg5_reg_2;
  output stg5_reg_3;
  output stg5_reg_4;
  output stg5_reg_5;
  output stg5_reg_6;
  output TX_HEADER_1_reg;
  input RESET;
  input user_clk;
  input [1:0]D;
  input txdatavalid_symgen_i;
  input [0:0]gen_cc_i;
  input [0:0]GEN_CH_BOND;
  input TX_HEADER_1_reg_0;
  input CHANNEL_UP_TX_IF;
  input [3:0]Q;

  wire CHANNEL_UP_TX_IF;
  wire [1:0]D;
  wire [0:0]GEN_CH_BOND;
  wire [3:0]Q;
  wire RESET;
  wire TX_HEADER_1_reg;
  wire TX_HEADER_1_reg_0;
  wire [0:0]gen_cc_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire stg5_reg_2;
  wire stg5_reg_3;
  wire stg5_reg_4;
  wire stg5_reg_5;
  wire stg5_reg_6;
  wire txdatavalid_symgen_i;
  wire user_clk;

  LUT2 #(
    .INIT(4'hE)) 
    \TX_DATA[55]_i_1 
       (.I0(stg5_reg_0),
        .I1(txdatavalid_symgen_i),
        .O(stg5_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[59]_i_1 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[0]),
        .O(stg5_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[60]_i_1 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[1]),
        .O(stg5_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[61]_i_1 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[2]),
        .O(stg5_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[62]_i_2 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[3]),
        .O(stg5_reg_6));
  LUT6 #(
    .INIT(64'h0404040404040454)) 
    TX_HEADER_0_i_1
       (.I0(stg5_reg_0),
        .I1(D[0]),
        .I2(txdatavalid_symgen_i),
        .I3(gen_cc_i),
        .I4(GEN_CH_BOND),
        .I5(TX_HEADER_1_reg_0),
        .O(stg5_reg_1));
  LUT6 #(
    .INIT(64'h00000000EEEEEEE2)) 
    TX_HEADER_1_i_1
       (.I0(D[1]),
        .I1(txdatavalid_symgen_i),
        .I2(TX_HEADER_1_reg_0),
        .I3(GEN_CH_BOND),
        .I4(gen_cc_i),
        .I5(stg5_reg_0),
        .O(TX_HEADER_1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RESET),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_2
   (sysreset_to_core_sync,
    sysreset_to_core,
    user_clk);
  output sysreset_to_core_sync;
  input sysreset_to_core;
  input user_clk;

  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire sysreset_to_core;
  wire sysreset_to_core_sync;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(sysreset_to_core),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(sysreset_to_core_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_3
   (link_reset_sync,
    link_reset_out,
    user_clk);
  output link_reset_sync;
  input link_reset_out;
  input user_clk;

  wire link_reset_out;
  wire link_reset_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(link_reset_out),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(link_reset_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_4
   (power_down_sync,
    power_down,
    user_clk);
  output power_down_sync;
  input power_down;
  input user_clk;

  wire power_down;
  wire power_down_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(power_down),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(power_down_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_47
   (rx_reset_r3,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    stg5_reg_0);
  output rx_reset_r3;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input stg5_reg_0;

  wire rx_reset_r3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(rx_reset_r3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_49
   (stg5_reg_0,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    stg4_reg_0,
    rx_reset_r3);
  output stg5_reg_0;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input stg4_reg_0;
  input rx_reset_r3;

  wire reset_r3;
  wire rx_reset_r3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_0;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  LUT2 #(
    .INIT(4'hE)) 
    FABRIC_PCS_RESET_i_1
       (.I0(reset_r3),
        .I1(rx_reset_r3),
        .O(stg5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(reset_r3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_5
   (fsm_resetdone_sync,
    fsm_resetdone,
    user_clk);
  output fsm_resetdone_sync;
  input fsm_resetdone;
  input user_clk;

  wire fsm_resetdone;
  wire fsm_resetdone_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(fsm_resetdone),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_6
   (reset,
    SR,
    stg5_reg_0,
    stg5_reg_1,
    stg5_reg_2,
    stg5_reg_3,
    stg5_reg_4,
    stg5_reg_5,
    RESET,
    drp_clk_in,
    Q,
    tx_done,
    drprdy_out,
    \s_axi_rdata_reg[0] ,
    tx_done_r,
    \drpaddr_in_lane1_reg[0] ,
    tx_done_lane1,
    drprdy_out_lane1,
    \s_axi_rdata_lane1_reg[15] ,
    tx_done_lane1_r,
    \drpaddr_in_lane2_reg[0] ,
    tx_done_lane2,
    drprdy_out_lane2,
    \s_axi_rdata_lane2_reg[15] ,
    tx_done_lane2_r,
    ready_det,
    ready_det_r_reg);
  output reset;
  output [0:0]SR;
  output [0:0]stg5_reg_0;
  output [0:0]stg5_reg_1;
  output [0:0]stg5_reg_2;
  output [0:0]stg5_reg_3;
  output [0:0]stg5_reg_4;
  output stg5_reg_5;
  input RESET;
  input drp_clk_in;
  input [4:0]Q;
  input tx_done;
  input drprdy_out;
  input \s_axi_rdata_reg[0] ;
  input tx_done_r;
  input [3:0]\drpaddr_in_lane1_reg[0] ;
  input tx_done_lane1;
  input drprdy_out_lane1;
  input \s_axi_rdata_lane1_reg[15] ;
  input tx_done_lane1_r;
  input [3:0]\drpaddr_in_lane2_reg[0] ;
  input tx_done_lane2;
  input drprdy_out_lane2;
  input \s_axi_rdata_lane2_reg[15] ;
  input tx_done_lane2_r;
  input ready_det;
  input ready_det_r_reg;

  wire [4:0]Q;
  wire RESET;
  wire [0:0]SR;
  wire drp_clk_in;
  wire [3:0]\drpaddr_in_lane1_reg[0] ;
  wire [3:0]\drpaddr_in_lane2_reg[0] ;
  wire drprdy_out;
  wire drprdy_out_lane1;
  wire drprdy_out_lane2;
  wire ready_det;
  wire ready_det_r_reg;
  wire reset;
  wire \s_axi_rdata_lane1_reg[15] ;
  wire \s_axi_rdata_lane2_reg[15] ;
  wire \s_axi_rdata_reg[0] ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire [0:0]stg5_reg_0;
  wire [0:0]stg5_reg_1;
  wire [0:0]stg5_reg_2;
  wire [0:0]stg5_reg_3;
  wire [0:0]stg5_reg_4;
  wire stg5_reg_5;
  wire tx_done;
  wire tx_done_lane1;
  wire tx_done_lane1_r;
  wire tx_done_lane2;
  wire tx_done_lane2_r;
  wire tx_done_r;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in[8]_i_1 
       (.I0(reset),
        .I1(Q[3]),
        .I2(tx_done),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane1[8]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane1_reg[0] [2]),
        .I2(tx_done_lane1),
        .I3(\drpaddr_in_lane1_reg[0] [0]),
        .I4(\drpaddr_in_lane1_reg[0] [3]),
        .I5(\drpaddr_in_lane1_reg[0] [1]),
        .O(stg5_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane2[8]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane2_reg[0] [2]),
        .I2(tx_done_lane2),
        .I3(\drpaddr_in_lane2_reg[0] [0]),
        .I4(\drpaddr_in_lane2_reg[0] [3]),
        .I5(\drpaddr_in_lane2_reg[0] [1]),
        .O(stg5_reg_3));
  LUT6 #(
    .INIT(64'h2222220322222200)) 
    ready_det_r_i_1
       (.I0(ready_det),
        .I1(reset),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(ready_det_r_reg),
        .O(stg5_reg_5));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out),
        .I2(\s_axi_rdata_reg[0] ),
        .I3(tx_done_r),
        .I4(tx_done),
        .O(stg5_reg_0));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane1[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane1),
        .I2(\s_axi_rdata_lane1_reg[15] ),
        .I3(tx_done_lane1_r),
        .I4(tx_done_lane1),
        .O(stg5_reg_2));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane2[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane2),
        .I2(\s_axi_rdata_lane2_reg[15] ),
        .I3(tx_done_lane2_r),
        .I4(tx_done_lane2),
        .O(stg5_reg_4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(RESET),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(drp_clk_in),
        .CE(1'b1),
        .D(stg4),
        .Q(reset),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync_7
   (stg5_reg_0,
    stg5_reg_1,
    stg5_reg_2,
    stg5_reg_3,
    stg5_reg_4,
    stg5_reg_5,
    stg5_reg_6,
    TX_HEADER_1_reg,
    RESET,
    user_clk,
    TX_HEADER_1_reg_0,
    txdatavalid_symgen_i,
    gen_cc_i,
    GEN_CH_BOND,
    TX_HEADER_1_reg_1,
    CHANNEL_UP_TX_IF,
    Q);
  output stg5_reg_0;
  output stg5_reg_1;
  output stg5_reg_2;
  output stg5_reg_3;
  output stg5_reg_4;
  output stg5_reg_5;
  output stg5_reg_6;
  output TX_HEADER_1_reg;
  input RESET;
  input user_clk;
  input [1:0]TX_HEADER_1_reg_0;
  input txdatavalid_symgen_i;
  input [0:0]gen_cc_i;
  input [0:0]GEN_CH_BOND;
  input TX_HEADER_1_reg_1;
  input CHANNEL_UP_TX_IF;
  input [3:0]Q;

  wire CHANNEL_UP_TX_IF;
  wire [0:0]GEN_CH_BOND;
  wire [3:0]Q;
  wire RESET;
  wire TX_HEADER_1_reg;
  wire [1:0]TX_HEADER_1_reg_0;
  wire TX_HEADER_1_reg_1;
  wire [0:0]gen_cc_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire stg5_reg_2;
  wire stg5_reg_3;
  wire stg5_reg_4;
  wire stg5_reg_5;
  wire stg5_reg_6;
  wire txdatavalid_symgen_i;
  wire user_clk;

  LUT2 #(
    .INIT(4'hE)) 
    \TX_DATA[55]_i_1__1 
       (.I0(stg5_reg_0),
        .I1(txdatavalid_symgen_i),
        .O(stg5_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[59]_i_1__1 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[0]),
        .O(stg5_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[60]_i_1__1 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[1]),
        .O(stg5_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[61]_i_1__1 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[2]),
        .O(stg5_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \TX_DATA[62]_i_2__1 
       (.I0(stg5_reg_0),
        .I1(CHANNEL_UP_TX_IF),
        .I2(Q[3]),
        .O(stg5_reg_6));
  LUT6 #(
    .INIT(64'h0404040404040454)) 
    TX_HEADER_0_i_1__1
       (.I0(stg5_reg_0),
        .I1(TX_HEADER_1_reg_0[0]),
        .I2(txdatavalid_symgen_i),
        .I3(gen_cc_i),
        .I4(GEN_CH_BOND),
        .I5(TX_HEADER_1_reg_1),
        .O(stg5_reg_1));
  LUT6 #(
    .INIT(64'h00000000EEEEEEE2)) 
    TX_HEADER_1_i_1__1
       (.I0(TX_HEADER_1_reg_0[1]),
        .I1(txdatavalid_symgen_i),
        .I2(TX_HEADER_1_reg_1),
        .I3(GEN_CH_BOND),
        .I4(gen_cc_i),
        .I5(stg5_reg_0),
        .O(TX_HEADER_1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RESET),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0
   (\FSM_onehot_cdr_reset_fsm_r_reg[1] ,
    \FSM_onehot_cdr_reset_fsm_r_reg[1]_0 ,
    \FSM_onehot_cdr_reset_fsm_r_reg[1]_1 ,
    in0,
    init_clk,
    cdr_reset_fsm_lnkreset,
    \FSM_onehot_cdr_reset_fsm_r_reg[0] ,
    \FSM_onehot_cdr_reset_fsm_r_reg[0]_0 ,
    allow_block_sync_propagation,
    p_15_in);
  output \FSM_onehot_cdr_reset_fsm_r_reg[1] ;
  output \FSM_onehot_cdr_reset_fsm_r_reg[1]_0 ;
  output \FSM_onehot_cdr_reset_fsm_r_reg[1]_1 ;
  input in0;
  input init_clk;
  input cdr_reset_fsm_lnkreset;
  input \FSM_onehot_cdr_reset_fsm_r_reg[0] ;
  input \FSM_onehot_cdr_reset_fsm_r_reg[0]_0 ;
  input allow_block_sync_propagation;
  input p_15_in;

  wire \FSM_onehot_cdr_reset_fsm_r_reg[0] ;
  wire \FSM_onehot_cdr_reset_fsm_r_reg[0]_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r_reg[1] ;
  wire \FSM_onehot_cdr_reset_fsm_r_reg[1]_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r_reg[1]_1 ;
  wire allow_block_sync_propagation;
  wire blocksync_all_lanes_instableclk;
  wire cdr_reset_fsm_lnkreset;
  wire in0;
  wire init_clk;
  wire p_15_in;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000700)) 
    \FSM_onehot_cdr_reset_fsm_r[0]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg[0] ),
        .I2(blocksync_all_lanes_instableclk),
        .I3(\FSM_onehot_cdr_reset_fsm_r_reg[0]_0 ),
        .I4(allow_block_sync_propagation),
        .I5(p_15_in),
        .O(\FSM_onehot_cdr_reset_fsm_r_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FF00FA22)) 
    \FSM_onehot_cdr_reset_fsm_r[1]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg[0] ),
        .I2(blocksync_all_lanes_instableclk),
        .I3(\FSM_onehot_cdr_reset_fsm_r_reg[0]_0 ),
        .I4(allow_block_sync_propagation),
        .I5(p_15_in),
        .O(\FSM_onehot_cdr_reset_fsm_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFA888)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg[0] ),
        .I2(blocksync_all_lanes_instableclk),
        .I3(\FSM_onehot_cdr_reset_fsm_r_reg[0]_0 ),
        .I4(allow_block_sync_propagation),
        .I5(p_15_in),
        .O(\FSM_onehot_cdr_reset_fsm_r_reg[1]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(blocksync_all_lanes_instableclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_33
   (rxlossofsync_out_i,
    rxlossofsync_out_lane1_i,
    rxlossofsync_out_lane2_i,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    out,
    blocksync_out_i,
    blocksync_out_lane1_i,
    blocksync_out_lane2_i);
  output rxlossofsync_out_i;
  output rxlossofsync_out_lane1_i;
  output rxlossofsync_out_lane2_i;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input out;
  input blocksync_out_i;
  input blocksync_out_lane1_i;
  input blocksync_out_lane2_i;

  wire allow_block_sync_propagation_inrxclk;
  wire blocksync_out_i;
  wire blocksync_out_lane1_i;
  wire blocksync_out_lane2_i;
  wire out;
  wire rxlossofsync_out_i;
  wire rxlossofsync_out_lane1_i;
  wire rxlossofsync_out_lane2_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rxlossofsync_out_lane1_q_i_1
       (.I0(allow_block_sync_propagation_inrxclk),
        .I1(blocksync_out_lane1_i),
        .O(rxlossofsync_out_lane1_i));
  LUT2 #(
    .INIT(4'h8)) 
    rxlossofsync_out_lane2_q_i_1
       (.I0(allow_block_sync_propagation_inrxclk),
        .I1(blocksync_out_lane2_i),
        .O(rxlossofsync_out_lane2_i));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rxlossofsync_out_q_i_1
       (.I0(allow_block_sync_propagation_inrxclk),
        .I1(blocksync_out_i),
        .O(rxlossofsync_out_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(allow_block_sync_propagation_inrxclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_34
   (fsm_resetdone_to_new_gtx_rx_comb,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    out);
  output fsm_resetdone_to_new_gtx_rx_comb;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input out;

  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_to_new_gtx_rx_comb),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_35
   (SR,
    in0,
    user_clk);
  output [0:0]SR;
  input in0;
  input user_clk;

  wire [0:0]SR;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(SR),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_36
   (reset_initclk,
    stg5_reg_0,
    stg5_reg_1,
    stg5_reg_2,
    SR,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    init_clk,
    rst_drp,
    out,
    \hard_err_cntr_r_reg[7] ,
    \count_for_reset_r_reg[23] ,
    valid_btf_detect_dlyd1,
    valid_btf_detect_dlyd1_0,
    valid_btf_detect_dlyd1_1);
  output reset_initclk;
  output stg5_reg_0;
  output stg5_reg_1;
  output stg5_reg_2;
  output [0:0]SR;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input init_clk;
  input rst_drp;
  input out;
  input \hard_err_cntr_r_reg[7] ;
  input \count_for_reset_r_reg[23] ;
  input valid_btf_detect_dlyd1;
  input valid_btf_detect_dlyd1_0;
  input valid_btf_detect_dlyd1_1;

  wire [0:0]SR;
  wire \count_for_reset_r_reg[23] ;
  wire \hard_err_cntr_r_reg[7] ;
  wire init_clk;
  wire out;
  wire reset_initclk;
  wire rst_drp;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire stg5_reg_2;
  wire valid_btf_detect_dlyd1;
  wire valid_btf_detect_dlyd1_0;
  wire valid_btf_detect_dlyd1_1;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1 
       (.I0(rst_drp),
        .I1(out),
        .I2(reset_initclk),
        .I3(\hard_err_cntr_r_reg[7] ),
        .I4(\count_for_reset_r_reg[23] ),
        .I5(valid_btf_detect_dlyd1),
        .O(stg5_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__0 
       (.I0(rst_drp),
        .I1(out),
        .I2(reset_initclk),
        .I3(\hard_err_cntr_r_reg[7] ),
        .I4(\count_for_reset_r_reg[23] ),
        .I5(valid_btf_detect_dlyd1_0),
        .O(stg5_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__1 
       (.I0(rst_drp),
        .I1(out),
        .I2(reset_initclk),
        .I3(\hard_err_cntr_r_reg[7] ),
        .I4(\count_for_reset_r_reg[23] ),
        .I5(valid_btf_detect_dlyd1_1),
        .O(stg5_reg_2));
  LUT5 #(
    .INIT(32'hFFFFAAFB)) 
    \hard_err_cntr_r[7]_i_1 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(\hard_err_cntr_r_reg[7] ),
        .I2(reset_initclk),
        .I3(out),
        .I4(rst_drp),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(reset_initclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_37
   (in0,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    init_clk);
  output in0;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input init_clk;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(in0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_52
   (stg5_reg_0,
    in0,
    user_clk);
  output stg5_reg_0;
  input in0;
  input user_clk;

  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_53
   (cbcc_only_reset_rd_clk,
    SR,
    user_clk);
  output cbcc_only_reset_rd_clk;
  input [0:0]SR;
  input user_clk;

  wire [0:0]SR;
  wire cbcc_only_reset_rd_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(SR),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(cbcc_only_reset_rd_clk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_54
   (stg5_reg_0,
    in0,
    out,
    stg1_aurora_64b66b_0_cdc_to_reg_0);
  output stg5_reg_0;
  input in0;
  input out;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;

  wire fifo_reset_wr_sync3;
  wire in0;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  LUT2 #(
    .INIT(4'hE)) 
    prmry_in_inferred_i_1
       (.I0(fifo_reset_wr_sync3),
        .I1(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .O(stg5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fifo_reset_wr_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_55
   (stg3_reg_0,
    in0,
    user_clk);
  output stg3_reg_0;
  input in0;
  input user_clk;

  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(user_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_57
   (stg3_reg_0,
    in0,
    out);
  output stg3_reg_0;
  input in0;
  input out;

  wire in0;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_58
   (stg5,
    rd_stg1_reg,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk,
    rd_stg1);
  output stg5;
  output rd_stg1_reg;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;
  input rd_stg1;

  wire rd_stg1;
  wire rd_stg1_reg;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5;
  wire user_clk;

  LUT2 #(
    .INIT(4'hE)) 
    cbcc_reset_cbstg2_rd_clk_i_1
       (.I0(rd_stg1),
        .I1(stg5),
        .O(rd_stg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_61
   (stg3_reg_0,
    in0,
    init_clk);
  output stg3_reg_0;
  input in0;
  input init_clk;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_65
   (stg3_reg_0,
    in0,
    init_clk);
  output stg3_reg_0;
  input in0;
  input init_clk;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized0_70
   (stg3_reg_0,
    in0,
    init_clk);
  output stg3_reg_0;
  input in0;
  input init_clk;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1
   (stg5,
    reset_time_out_reg,
    D,
    out,
    init_clk,
    reset_time_out_reg_0,
    reset_time_out_reg_1,
    reset_time_out_reg_2,
    reset_time_out_reg_3,
    reset_time_out_reg_4,
    reset_time_out_reg_5,
    reset_time_out_reg_6,
    reset_time_out_reg_7,
    reset_time_out_reg_8,
    \tx_state_reg[6] ,
    \tx_state_reg[6]_0 ,
    sel,
    \tx_state_reg[6]_1 ,
    Q,
    \tx_state_reg[1] ,
    \tx_state_reg[1]_0 ,
    \tx_state_reg[1]_1 );
  output stg5;
  output reset_time_out_reg;
  output [1:0]D;
  input out;
  input init_clk;
  input reset_time_out_reg_0;
  input reset_time_out_reg_1;
  input reset_time_out_reg_2;
  input [2:0]reset_time_out_reg_3;
  input reset_time_out_reg_4;
  input reset_time_out_reg_5;
  input reset_time_out_reg_6;
  input reset_time_out_reg_7;
  input reset_time_out_reg_8;
  input \tx_state_reg[6] ;
  input \tx_state_reg[6]_0 ;
  input sel;
  input \tx_state_reg[6]_1 ;
  input [2:0]Q;
  input \tx_state_reg[1] ;
  input \tx_state_reg[1]_0 ;
  input \tx_state_reg[1]_1 ;

  wire [1:0]D;
  wire [2:0]Q;
  wire init_clk;
  wire out;
  wire reset_time_out;
  wire reset_time_out_i_2_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire reset_time_out_reg_1;
  wire reset_time_out_reg_2;
  wire [2:0]reset_time_out_reg_3;
  wire reset_time_out_reg_4;
  wire reset_time_out_reg_5;
  wire reset_time_out_reg_6;
  wire reset_time_out_reg_7;
  wire reset_time_out_reg_8;
  wire sel;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg5;
  wire \tx_state[1]_i_2_n_0 ;
  wire \tx_state_reg[1] ;
  wire \tx_state_reg[1]_0 ;
  wire \tx_state_reg[1]_1 ;
  wire \tx_state_reg[6] ;
  wire \tx_state_reg[6]_0 ;
  wire \tx_state_reg[6]_1 ;

  LUT3 #(
    .INIT(8'hB8)) 
    reset_time_out_i_1
       (.I0(reset_time_out_i_2_n_0),
        .I1(reset_time_out),
        .I2(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'h80A0C0F000000000)) 
    reset_time_out_i_2
       (.I0(stg5),
        .I1(reset_time_out_reg_6),
        .I2(reset_time_out_reg_7),
        .I3(reset_time_out_reg_3[1]),
        .I4(reset_time_out_reg_3[0]),
        .I5(reset_time_out_reg_8),
        .O(reset_time_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    reset_time_out_i_3
       (.I0(reset_time_out_reg_1),
        .I1(stg5),
        .I2(reset_time_out_reg_2),
        .I3(reset_time_out_reg_3[2]),
        .I4(reset_time_out_reg_4),
        .I5(reset_time_out_reg_5),
        .O(reset_time_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(stg5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAAA)) 
    \tx_state[1]_i_1 
       (.I0(\tx_state[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\tx_state_reg[1] ),
        .I5(\tx_state_reg[1]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \tx_state[1]_i_2 
       (.I0(stg5),
        .I1(\tx_state_reg[6]_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\tx_state_reg[1]_1 ),
        .O(\tx_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \tx_state[6]_i_1 
       (.I0(\tx_state_reg[6] ),
        .I1(stg5),
        .I2(\tx_state_reg[6]_0 ),
        .I3(sel),
        .I4(\tx_state_reg[6]_1 ),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_38
   (stg5_reg_0,
    clear,
    in0,
    sync_clk);
  output stg5_reg_0;
  output clear;
  input in0;
  input sync_clk;

  wire clear;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire sync_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1 
       (.I0(stg5_reg_0),
        .O(clear));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_39
   (stg5_reg_0,
    D,
    \tx_state_reg[0] ,
    stg5_reg_1,
    in0,
    init_clk,
    sel,
    \tx_state_reg[7] ,
    Q,
    out,
    \tx_state_reg[7]_0 ,
    \tx_state_reg[5] ,
    \tx_state_reg[5]_0 ,
    \tx_state_reg[5]_1 ,
    \tx_state_reg[3] ,
    \tx_state_reg[3]_0 ,
    \tx_state_reg[3]_1 ,
    \tx_state_reg[2] ,
    \tx_state_reg[2]_0 ,
    \tx_state_reg[2]_1 ,
    \tx_state_reg[1] ,
    \tx_state_reg[0]_0 ,
    \tx_state_reg[0]_1 ,
    \tx_state_reg[0]_2 ,
    \tx_state[5]_i_4_0 ,
    \tx_state[5]_i_4_1 ,
    \tx_state[5]_i_4_2 ,
    \tx_state_reg[5]_2 ,
    stg5,
    \tx_state_reg[5]_3 );
  output stg5_reg_0;
  output [4:0]D;
  output \tx_state_reg[0] ;
  output stg5_reg_1;
  input in0;
  input init_clk;
  input sel;
  input \tx_state_reg[7] ;
  input [7:0]Q;
  input out;
  input \tx_state_reg[7]_0 ;
  input \tx_state_reg[5] ;
  input \tx_state_reg[5]_0 ;
  input \tx_state_reg[5]_1 ;
  input \tx_state_reg[3] ;
  input \tx_state_reg[3]_0 ;
  input \tx_state_reg[3]_1 ;
  input \tx_state_reg[2] ;
  input \tx_state_reg[2]_0 ;
  input \tx_state_reg[2]_1 ;
  input \tx_state_reg[1] ;
  input \tx_state_reg[0]_0 ;
  input \tx_state_reg[0]_1 ;
  input \tx_state_reg[0]_2 ;
  input \tx_state[5]_i_4_0 ;
  input \tx_state[5]_i_4_1 ;
  input \tx_state[5]_i_4_2 ;
  input \tx_state_reg[5]_2 ;
  input stg5;
  input \tx_state_reg[5]_3 ;

  wire [4:0]D;
  wire [7:0]Q;
  wire in0;
  wire init_clk;
  wire out;
  wire sel;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire \tx_state[0]_i_5_n_0 ;
  wire \tx_state[1]_i_4_n_0 ;
  wire \tx_state[2]_i_2_n_0 ;
  wire \tx_state[5]_i_2_n_0 ;
  wire \tx_state[5]_i_4_0 ;
  wire \tx_state[5]_i_4_1 ;
  wire \tx_state[5]_i_4_2 ;
  wire \tx_state[5]_i_4_n_0 ;
  wire \tx_state[5]_i_7_n_0 ;
  wire \tx_state_reg[0] ;
  wire \tx_state_reg[0]_0 ;
  wire \tx_state_reg[0]_1 ;
  wire \tx_state_reg[0]_2 ;
  wire \tx_state_reg[1] ;
  wire \tx_state_reg[2] ;
  wire \tx_state_reg[2]_0 ;
  wire \tx_state_reg[2]_1 ;
  wire \tx_state_reg[3] ;
  wire \tx_state_reg[3]_0 ;
  wire \tx_state_reg[3]_1 ;
  wire \tx_state_reg[5] ;
  wire \tx_state_reg[5]_0 ;
  wire \tx_state_reg[5]_1 ;
  wire \tx_state_reg[5]_2 ;
  wire \tx_state_reg[5]_3 ;
  wire \tx_state_reg[7] ;
  wire \tx_state_reg[7]_0 ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \tx_state[0]_i_1 
       (.I0(\tx_state_reg[0]_0 ),
        .I1(\tx_state_reg[0]_1 ),
        .I2(Q[0]),
        .I3(sel),
        .I4(\tx_state_reg[0]_2 ),
        .I5(\tx_state[0]_i_5_n_0 ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_state[0]_i_5 
       (.I0(\tx_state_reg[5] ),
        .I1(stg5_reg_0),
        .O(\tx_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCC00C83088008800)) 
    \tx_state[1]_i_3 
       (.I0(\tx_state[1]_i_4_n_0 ),
        .I1(sel),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(\tx_state_reg[1] ),
        .O(\tx_state_reg[0] ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \tx_state[1]_i_4 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(stg5_reg_0),
        .O(\tx_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEEEEEEEEE)) 
    \tx_state[2]_i_1 
       (.I0(\tx_state[2]_i_2_n_0 ),
        .I1(\tx_state_reg[2] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\tx_state_reg[3]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFF000808FF00)) 
    \tx_state[2]_i_2 
       (.I0(\tx_state_reg[3] ),
        .I1(Q[2]),
        .I2(stg5_reg_0),
        .I3(\tx_state_reg[2]_0 ),
        .I4(sel),
        .I5(\tx_state_reg[2]_1 ),
        .O(\tx_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F000F000F0)) 
    \tx_state[3]_i_1 
       (.I0(stg5_reg_0),
        .I1(\tx_state_reg[3] ),
        .I2(\tx_state_reg[3]_0 ),
        .I3(sel),
        .I4(\tx_state_reg[3]_1 ),
        .I5(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
    \tx_state[5]_i_1 
       (.I0(\tx_state[5]_i_2_n_0 ),
        .I1(stg5_reg_0),
        .I2(sel),
        .I3(\tx_state_reg[5] ),
        .I4(\tx_state[5]_i_4_n_0 ),
        .I5(\tx_state_reg[5]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h222222F200000000)) 
    \tx_state[5]_i_2 
       (.I0(Q[4]),
        .I1(stg5_reg_0),
        .I2(\tx_state_reg[5]_2 ),
        .I3(stg5),
        .I4(\tx_state_reg[5]_3 ),
        .I5(Q[5]),
        .O(\tx_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888F800000000)) 
    \tx_state[5]_i_4 
       (.I0(\tx_state[5]_i_7_n_0 ),
        .I1(sel),
        .I2(\tx_state_reg[7]_0 ),
        .I3(out),
        .I4(\tx_state_reg[5]_1 ),
        .I5(Q[5]),
        .O(\tx_state[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400FFF0)) 
    \tx_state[5]_i_7 
       (.I0(Q[1]),
        .I1(\tx_state[5]_i_4_0 ),
        .I2(Q[6]),
        .I3(\tx_state[5]_i_4_1 ),
        .I4(stg5_reg_0),
        .I5(\tx_state[5]_i_4_2 ),
        .O(\tx_state[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \tx_state[6]_i_3 
       (.I0(stg5_reg_0),
        .I1(Q[7]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(stg5_reg_1));
  LUT6 #(
    .INIT(64'hFFFFA200A200A200)) 
    \tx_state[7]_i_2 
       (.I0(sel),
        .I1(stg5_reg_0),
        .I2(\tx_state_reg[7] ),
        .I3(Q[7]),
        .I4(out),
        .I5(\tx_state_reg[7]_0 ),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_40
   (time_out_wait_bypass_reg,
    stg5_reg_0,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    sync_clk,
    in0,
    time_out_wait_bypass_reg_0,
    time_out_wait_bypass_reg_1);
  output time_out_wait_bypass_reg;
  output stg5_reg_0;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input sync_clk;
  input in0;
  input time_out_wait_bypass_reg_0;
  input time_out_wait_bypass_reg_1;

  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire stg5_reg_n_0;
  wire sync_clk;
  wire time_out_wait_bypass_reg;
  wire time_out_wait_bypass_reg_0;
  wire time_out_wait_bypass_reg_1;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1
       (.I0(in0),
        .I1(time_out_wait_bypass_reg_0),
        .I2(stg5_reg_n_0),
        .I3(time_out_wait_bypass_reg_1),
        .O(time_out_wait_bypass_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2 
       (.I0(time_out_wait_bypass_reg_0),
        .I1(stg5_reg_n_0),
        .O(stg5_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_41
   (stg5_reg_0,
    out,
    sync_clk);
  output stg5_reg_0;
  input out;
  input sync_clk;

  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire sync_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(sync_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_42
   (stg5_reg_0,
    D,
    \tx_state_reg[1] ,
    time_out_500us_reg,
    in0,
    init_clk,
    \tx_state_reg[4] ,
    \tx_state_reg[4]_0 ,
    sel,
    Q,
    \tx_state_reg[4]_1 ,
    \tx_state_reg[5] ,
    \tx_state_reg[5]_0 ,
    \tx_state_reg[3] );
  output stg5_reg_0;
  output [0:0]D;
  output \tx_state_reg[1] ;
  output time_out_500us_reg;
  input in0;
  input init_clk;
  input \tx_state_reg[4] ;
  input \tx_state_reg[4]_0 ;
  input sel;
  input [5:0]Q;
  input \tx_state_reg[4]_1 ;
  input \tx_state_reg[5] ;
  input \tx_state_reg[5]_0 ;
  input \tx_state_reg[3] ;

  wire [0:0]D;
  wire [5:0]Q;
  wire in0;
  wire init_clk;
  wire sel;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire time_out_500us_reg;
  wire \tx_state_reg[1] ;
  wire \tx_state_reg[3] ;
  wire \tx_state_reg[4] ;
  wire \tx_state_reg[4]_0 ;
  wire \tx_state_reg[4]_1 ;
  wire \tx_state_reg[5] ;
  wire \tx_state_reg[5]_0 ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_state[3]_i_4 
       (.I0(\tx_state_reg[3] ),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(stg5_reg_0),
        .O(time_out_500us_reg));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    \tx_state[4]_i_1 
       (.I0(\tx_state_reg[4] ),
        .I1(\tx_state_reg[4]_0 ),
        .I2(stg5_reg_0),
        .I3(sel),
        .I4(Q[2]),
        .I5(\tx_state_reg[4]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'h888888F800000000)) 
    \tx_state[5]_i_5 
       (.I0(time_out_500us_reg),
        .I1(\tx_state_reg[4]_0 ),
        .I2(\tx_state_reg[5] ),
        .I3(Q[1]),
        .I4(\tx_state_reg[5]_0 ),
        .I5(Q[3]),
        .O(\tx_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_43
   (stg5,
    D,
    init_clk,
    \rx_state_reg[3] ,
    Q,
    \rx_state_reg[3]_0 ,
    \rx_state_reg[3]_1 ,
    \rx_state_reg[3]_2 ,
    time_tlock_max,
    \rx_state_reg[3]_3 ,
    \rx_state_reg[3]_4 ,
    \rx_state_reg[3]_5 ,
    \rx_state_reg[4] ,
    \rx_state_reg[4]_0 );
  output stg5;
  output [2:0]D;
  input init_clk;
  input \rx_state_reg[3] ;
  input [3:0]Q;
  input \rx_state_reg[3]_0 ;
  input \rx_state_reg[3]_1 ;
  input \rx_state_reg[3]_2 ;
  input time_tlock_max;
  input \rx_state_reg[3]_3 ;
  input \rx_state_reg[3]_4 ;
  input \rx_state_reg[3]_5 ;
  input \rx_state_reg[4] ;
  input \rx_state_reg[4]_0 ;

  wire [2:0]D;
  wire [3:0]Q;
  wire init_clk;
  wire n_0_0;
  wire \rx_state[3]_i_2_n_0 ;
  wire \rx_state[4]_i_2_n_0 ;
  wire \rx_state[5]_i_4_n_0 ;
  wire \rx_state_reg[3] ;
  wire \rx_state_reg[3]_0 ;
  wire \rx_state_reg[3]_1 ;
  wire \rx_state_reg[3]_2 ;
  wire \rx_state_reg[3]_3 ;
  wire \rx_state_reg[3]_4 ;
  wire \rx_state_reg[3]_5 ;
  wire \rx_state_reg[4] ;
  wire \rx_state_reg[4]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg5;
  wire time_tlock_max;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT6 #(
    .INIT(64'hF070F070F073F070)) 
    \rx_state[3]_i_1 
       (.I0(\rx_state[3]_i_2_n_0 ),
        .I1(\rx_state_reg[3] ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\rx_state_reg[3]_0 ),
        .I5(\rx_state_reg[3]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEAAFE)) 
    \rx_state[3]_i_2 
       (.I0(\rx_state_reg[3]_2 ),
        .I1(time_tlock_max),
        .I2(stg5),
        .I3(\rx_state_reg[3]_3 ),
        .I4(\rx_state_reg[3]_4 ),
        .I5(\rx_state_reg[3]_5 ),
        .O(\rx_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \rx_state[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\rx_state_reg[4] ),
        .I3(\rx_state_reg[4]_0 ),
        .I4(\rx_state[4]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFAFAFBFBFA00FBFB)) 
    \rx_state[4]_i_2 
       (.I0(time_tlock_max),
        .I1(stg5),
        .I2(\rx_state_reg[3]_3 ),
        .I3(\rx_state_reg[3]_5 ),
        .I4(Q[1]),
        .I5(\rx_state_reg[3]_4 ),
        .O(\rx_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \rx_state[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\rx_state_reg[4] ),
        .I3(\rx_state_reg[4]_0 ),
        .I4(\rx_state[5]_i_4_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFE0FFF0EFE0FFFF)) 
    \rx_state[5]_i_4 
       (.I0(time_tlock_max),
        .I1(stg5),
        .I2(\rx_state_reg[3]_1 ),
        .I3(\rx_state_reg[3]_4 ),
        .I4(Q[2]),
        .I5(\rx_state_reg[3]_5 ),
        .O(\rx_state[5]_i_4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(stg5),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_44
   (stg5_reg_0,
    time_out_2ms_reg,
    D,
    stg5_reg_1,
    out,
    init_clk,
    reset_time_out_i_2__0,
    stg5,
    \rx_state_reg[0] ,
    \rx_state_reg[0]_0 ,
    Q,
    \rx_state_reg[2] ,
    \rx_state_reg[2]_0 ,
    \rx_state_reg[1] ,
    \rx_state_reg[1]_0 ,
    \rx_state_reg[1]_1 );
  output stg5_reg_0;
  output time_out_2ms_reg;
  output [1:0]D;
  output stg5_reg_1;
  input out;
  input init_clk;
  input [1:0]reset_time_out_i_2__0;
  input stg5;
  input \rx_state_reg[0] ;
  input \rx_state_reg[0]_0 ;
  input [3:0]Q;
  input \rx_state_reg[2] ;
  input \rx_state_reg[2]_0 ;
  input \rx_state_reg[1] ;
  input \rx_state_reg[1]_0 ;
  input \rx_state_reg[1]_1 ;

  wire [1:0]D;
  wire [3:0]Q;
  wire init_clk;
  wire out;
  wire [1:0]reset_time_out_i_2__0;
  wire \rx_state[1]_i_2_n_0 ;
  wire \rx_state[2]_i_2_n_0 ;
  wire \rx_state_reg[0] ;
  wire \rx_state_reg[0]_0 ;
  wire \rx_state_reg[1] ;
  wire \rx_state_reg[1]_0 ;
  wire \rx_state_reg[1]_1 ;
  wire \rx_state_reg[2] ;
  wire \rx_state_reg[2]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire stg5_reg_n_0;
  wire time_out_2ms_reg;

  LUT4 #(
    .INIT(16'h4F44)) 
    reset_time_out_i_4__0
       (.I0(stg5_reg_n_0),
        .I1(reset_time_out_i_2__0[0]),
        .I2(stg5),
        .I3(reset_time_out_i_2__0[1]),
        .O(stg5_reg_0));
  LUT6 #(
    .INIT(64'h00000000F4F500F5)) 
    \rx_state[0]_i_4 
       (.I0(\rx_state_reg[0] ),
        .I1(stg5_reg_n_0),
        .I2(\rx_state_reg[0]_0 ),
        .I3(Q[0]),
        .I4(\rx_state_reg[2] ),
        .I5(\rx_state_reg[2]_0 ),
        .O(time_out_2ms_reg));
  LUT5 #(
    .INIT(32'h8888FF8F)) 
    \rx_state[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\rx_state[1]_i_2_n_0 ),
        .I3(\rx_state_reg[1] ),
        .I4(\rx_state_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFF3BBBB)) 
    \rx_state[1]_i_2 
       (.I0(\rx_state_reg[2] ),
        .I1(Q[1]),
        .I2(\rx_state_reg[0] ),
        .I3(stg5_reg_n_0),
        .I4(\rx_state_reg[1]_1 ),
        .O(\rx_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888888F)) 
    \rx_state[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\rx_state[2]_i_2_n_0 ),
        .I3(\rx_state_reg[1]_0 ),
        .I4(\rx_state_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDDD0DDDDDDDDDD)) 
    \rx_state[2]_i_2 
       (.I0(Q[2]),
        .I1(\rx_state_reg[2] ),
        .I2(\rx_state_reg[0] ),
        .I3(stg5_reg_n_0),
        .I4(Q[3]),
        .I5(\rx_state_reg[1]_1 ),
        .O(\rx_state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF54)) 
    \rx_state[3]_i_3 
       (.I0(\rx_state_reg[0]_0 ),
        .I1(stg5_reg_n_0),
        .I2(\rx_state_reg[0] ),
        .I3(\rx_state_reg[2]_0 ),
        .I4(\rx_state_reg[1]_0 ),
        .O(stg5_reg_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_45
   (clear,
    in0,
    stg5_reg_0);
  output clear;
  input in0;
  input stg5_reg_0;

  wire clear;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire stg5_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    time_out_wait_bypass_i_1__0
       (.I0(stg5_reg_n_0),
        .O(clear));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_46
   (stg5_reg_0,
    stg5_reg_1,
    stg5_reg_2,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    stg5_reg_3,
    \wait_bypass_count_reg[0] ,
    out);
  output stg5_reg_0;
  output stg5_reg_1;
  output stg5_reg_2;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input stg5_reg_3;
  input \wait_bypass_count_reg[0] ;
  input out;

  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire stg5_reg_1;
  wire stg5_reg_2;
  wire stg5_reg_3;
  wire stg5_reg_n_0;
  wire \wait_bypass_count_reg[0] ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(stg5_reg_3),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(stg5_reg_3),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(stg5_reg_3),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(stg5_reg_3),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(stg5_reg_3),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    time_out_wait_bypass_i_2__0
       (.I0(stg5_reg_n_0),
        .O(stg5_reg_0));
  LUT3 #(
    .INIT(8'hF1)) 
    time_out_wait_bypass_i_3__0
       (.I0(\wait_bypass_count_reg[0] ),
        .I1(stg5_reg_n_0),
        .I2(out),
        .O(stg5_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_1__0 
       (.I0(\wait_bypass_count_reg[0] ),
        .I1(stg5_reg_n_0),
        .O(stg5_reg_2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_48
   (stg5_reg_0,
    \rx_state_reg[7] ,
    D,
    in0,
    init_clk,
    out,
    reset_time_out_reg,
    reset_time_out,
    reset_time_out_reg_0,
    reset_time_out_reg_1,
    reset_time_out_reg_2,
    Q,
    \rx_state_reg[0] ,
    \rx_state_reg[0]_0 ,
    \rx_state_reg[0]_1 ,
    time_tlock_max,
    \rx_state_reg[0]_2 ,
    \rx_state_reg[0]_3 ,
    \rx_state_reg[0]_4 ,
    \rx_state[0]_i_2_0 ,
    \rx_state[0]_i_2_1 ,
    \rx_state[0]_i_2_2 );
  output stg5_reg_0;
  output \rx_state_reg[7] ;
  output [0:0]D;
  input in0;
  input init_clk;
  input [3:0]out;
  input reset_time_out_reg;
  input reset_time_out;
  input reset_time_out_reg_0;
  input reset_time_out_reg_1;
  input reset_time_out_reg_2;
  input [1:0]Q;
  input \rx_state_reg[0] ;
  input \rx_state_reg[0]_0 ;
  input \rx_state_reg[0]_1 ;
  input time_tlock_max;
  input \rx_state_reg[0]_2 ;
  input \rx_state_reg[0]_3 ;
  input \rx_state_reg[0]_4 ;
  input \rx_state[0]_i_2_0 ;
  input \rx_state[0]_i_2_1 ;
  input \rx_state[0]_i_2_2 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire in0;
  wire init_clk;
  wire [3:0]out;
  wire reset_time_out;
  wire reset_time_out_i_2__0_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire reset_time_out_reg_1;
  wire reset_time_out_reg_2;
  wire \rx_state[0]_i_2_0 ;
  wire \rx_state[0]_i_2_1 ;
  wire \rx_state[0]_i_2_2 ;
  wire \rx_state[0]_i_2_n_0 ;
  wire \rx_state[0]_i_5_n_0 ;
  wire \rx_state_reg[0] ;
  wire \rx_state_reg[0]_0 ;
  wire \rx_state_reg[0]_1 ;
  wire \rx_state_reg[0]_2 ;
  wire \rx_state_reg[0]_3 ;
  wire \rx_state_reg[0]_4 ;
  wire \rx_state_reg[7] ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire time_tlock_max;

  LUT6 #(
    .INIT(64'h0045FFFF00450000)) 
    reset_time_out_i_1__0
       (.I0(out[3]),
        .I1(reset_time_out_reg),
        .I2(out[0]),
        .I3(reset_time_out_i_2__0_n_0),
        .I4(reset_time_out),
        .I5(reset_time_out_reg_0),
        .O(\rx_state_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    reset_time_out_i_2__0
       (.I0(out[2]),
        .I1(stg5_reg_0),
        .I2(out[1]),
        .I3(reset_time_out_reg_1),
        .I4(reset_time_out_reg_2),
        .O(reset_time_out_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D0DD)) 
    \rx_state[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\rx_state[0]_i_2_n_0 ),
        .I3(\rx_state_reg[0] ),
        .I4(\rx_state_reg[0]_0 ),
        .I5(\rx_state_reg[0]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4554455)) 
    \rx_state[0]_i_2 
       (.I0(\rx_state[0]_i_5_n_0 ),
        .I1(time_tlock_max),
        .I2(\rx_state_reg[0]_2 ),
        .I3(\rx_state_reg[0]_3 ),
        .I4(\rx_state_reg[0]_4 ),
        .I5(Q[1]),
        .O(\rx_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F777F7F77777777)) 
    \rx_state[0]_i_5 
       (.I0(\rx_state[0]_i_2_0 ),
        .I1(\rx_state_reg[0]_1 ),
        .I2(\rx_state[0]_i_2_1 ),
        .I3(stg5_reg_0),
        .I4(Q[0]),
        .I5(\rx_state[0]_i_2_2 ),
        .O(\rx_state[0]_i_5_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized1_50
   (stg5_reg_0,
    D,
    out,
    init_clk,
    Q,
    \rx_state_reg[6] ,
    \rx_state_reg[6]_0 );
  output stg5_reg_0;
  output [0:0]D;
  input out;
  input init_clk;
  input [1:0]Q;
  input \rx_state_reg[6] ;
  input \rx_state_reg[6]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire init_clk;
  wire out;
  wire \rx_state_reg[6] ;
  wire \rx_state_reg[6]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \rx_state[6]_i_1 
       (.I0(Q[0]),
        .I1(\rx_state_reg[6] ),
        .I2(Q[1]),
        .I3(stg5_reg_0),
        .I4(\rx_state_reg[6]_0 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized2
   (stg11_reg_0,
    in0,
    out);
  output stg11_reg_0;
  input in0;
  input out;

  wire in0;
  wire out;
  wire stg10_reg_srl7_n_0;
  wire stg11_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7 " *) 
  SRL16E #(
    .INIT(16'h007F)) 
    stg10_reg_srl7
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(stg3),
        .Q(stg10_reg_srl7_n_0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg11_reg
       (.C(out),
        .CE(1'b1),
        .D(stg10_reg_srl7_n_0),
        .Q(stg11_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized3
   (cbcc_fifo_reset_to_fifo_rd_clk,
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk,
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
    in0);
  output cbcc_fifo_reset_to_fifo_rd_clk;
  output cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;
  input cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  input in0;

  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg30_reg_srl27_n_0;
  wire user_clk;
  wire NLW_stg30_reg_srl27_Q31_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_rd_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .I1(cbcc_fifo_reset_to_fifo_rd_clk),
        .I2(in0),
        .I3(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .O(cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27 " *) 
  SRLC32E #(
    .INIT(32'h07FFFFFF)) 
    stg30_reg_srl27
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(user_clk),
        .D(stg3),
        .Q(stg30_reg_srl27_n_0),
        .Q31(NLW_stg30_reg_srl27_Q31_UNCONNECTED));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg31_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg30_reg_srl27_n_0),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module aurora_64b66b_0_rst_sync__parameterized3_56
   (cbcc_fifo_reset_to_fifo_wr_clk,
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    out,
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
    in0);
  output cbcc_fifo_reset_to_fifo_wr_clk;
  output cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input out;
  input cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  input in0;

  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg;
  wire in0;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg30_reg_srl27_n_0;
  wire NLW_stg30_reg_srl27_Q31_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_wr_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .I1(cbcc_fifo_reset_to_fifo_wr_clk),
        .I2(in0),
        .I3(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .O(cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27 " *) 
  SRLC32E #(
    .INIT(32'h07FFFFFF)) 
    stg30_reg_srl27
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(out),
        .D(stg3),
        .Q(stg30_reg_srl27_n_0),
        .Q31(NLW_stg30_reg_srl27_Q31_UNCONNECTED));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg31_reg
       (.C(out),
        .CE(1'b1),
        .D(stg30_reg_srl27_n_0),
        .Q(cbcc_fifo_reset_to_fifo_wr_clk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
