$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module memory_controller_initialization_testbench $end
  $var wire 1 - clock_signal $end
  $var wire 1 . reset_signal $end
  $var wire 1 / enable_signal $end
  $var wire 8 # status_register [7:0] $end
  $var wire 16 $ address_register [15:0] $end
  $var wire 32 % data_register [31:0] $end
  $scope module MEMORY_CONTROLLER_INSTANCE $end
   $var wire 1 - clock_signal $end
   $var wire 1 . reset_signal $end
   $var wire 1 / enable_signal $end
   $var wire 8 # status_register [7:0] $end
   $var wire 16 $ address_register [15:0] $end
   $var wire 32 % data_register [31:0] $end
   $var wire 8 & control_register [7:0] $end
   $var wire 16 ' base_address_register [15:0] $end
   $var wire 32 ( cache_data_register [31:0] $end
   $var wire 4 ) interrupt_mask_register [3:0] $end
   $var wire 8 * init_status_value [7:0] $end
   $var wire 16 + init_address_value [15:0] $end
   $var wire 32 , init_data_value [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b10000000 #
b0000000000000000 $
b00000000000000000000000000000000 %
b00000000 &
b0001000000000000 '
b11011110101011011011111011101111 (
b1111 )
b10000000 *
b0000000000000000 +
b00000000000000000000000000000000 ,
0-
1.
0/
#5
1-
0.
#10
0-
#15
b10000001 #
b0000000000000001 $
b00000000000000000000000000000001 %
1-
1/
#20
0-
#25
b0000000000000010 $
b00000000000000000000000000000010 %
1-
#30
0-
#35
1-
0/
#40
0-
#45
1-
