
svip_mon_plat_defs.h,1703
#define __MON_PLAT_DEFS_H__25,776
#define ALARM_FREQUENCY 32,851
#define TRUE 34,901
#define FALSE 35,916
#define BOOT_DEFAULT	40,992
#define DEFAULT_CONFIG	42,1080
#define WR_ENA_NVRAM49,1246
#define WR_PROT_NVRAM50,1267
#define BUSERR_NOP_X4(BUSERR_NOP_X457,1375
#define FLUSH_BUFFERS	65,1598
#define LD_ACCESS(LD_ACCESS70,1685
#define LDR_ACCESS(LDR_ACCESS71,1733
#define LDL_ACCESS(LDL_ACCESS72,1783
#define LWR_ACCESS(LWR_ACCESS73,1833
#define LWL_ACCESS(LWL_ACCESS74,1875
#define LW_ACCESS(LW_ACCESS75,1917
#define LH_ACCESS(LH_ACCESS76,1958
#define LB_ACCESS(LB_ACCESS77,1999
#define SD_ACCESS(SD_ACCESS79,2041
#define SDR_ACCESS(SDR_ACCESS80,2089
#define SDL_ACCESS(SDL_ACCESS81,2139
#define SWR_ACCESS(SWR_ACCESS82,2189
#define SWL_ACCESS(SWL_ACCESS83,2231
#define SCOPE_TRIGGER_ADDR 87,2295
#define PHY_ADRSPC_LOW_SRAM	107,2645
#define PHY_ADRSPC_RAM_END 108,2700
#define PHY_ADRSPC_RAM	109,2785
#define PHY_ADRSPC_PROM_END 110,2844
#define PHY_ADRSPC_PCI_IO	111,2903
#define KSEG1_ADRSPC_LOW_SRAM 117,3161
#define KSEG1_ADRSPC_RAM 118,3232
#define KSEG1_ADRSPC_RAM_END 119,3298
#define KSEG1_ADRSPC_CYA_ASIC 120,3368
#define KSEG1_ADRSPC_CBUS 121,3439
#define KSEG1_ADRSPC_NEV_ASIC 122,3506
#define KSEG1_ADRSPC_PMA_ASIC 123,3577
#define KSEG1_ADRSPC_DBUS 124,3648
#define KSEG1_ADRSPC_IO_WBERR 125,3715
#define KSEG1_ADRSPC_PROM 126,3786
#define KSEG1_ADRSPC_PROM_END 127,3853
#define KSEG1_ADRSPC_PCIMEM 128,3924
#define PHY_ADRSPC_MEMD 130,3995
#define KSEG1_ADRSPC_MEMD 131,4059
#define PHY_ADRSPC_NVRAM 134,4190
#define KSEG1_ADRSPC_NVRAM 135,4238
#define PHY_ADRSPC_VIP_VFPGA 136,4306
#define KSEG1_ADRSPC_VIP_VFPGA 137,4354
