
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sun Nov 12 18:11:34 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 32.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[12]  (to PIN_CLK_X1_c +)

   Delay:              50.260ns  (27.9% logic, 72.1% route), 33 logic levels.

 Constraint Details:

     50.260ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1251 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.770ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1251:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.604     R15C19B.F1 to     R11C22B.C1 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22B.C1 to   R11C22B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIOI8N2[1]/SLICE_527
ROUTE         1     0.000   R11C22B.OFX0 to    R11C22A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C22A.FXA to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF1_DE  ---     0.569     R9C14C.FCI to      R9C14C.F1 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.030      R9C14C.F1 to      R8C15B.M1 coreInst/programCounterInst/PC_A_NEXT[12] (to PIN_CLK_X1_c)
                  --------
                   50.260   (27.9% logic, 72.1% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R8C15B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[12]  (to PIN_CLK_X1_c +)

   Delay:              50.260ns  (27.9% logic, 72.1% route), 33 logic levels.

 Constraint Details:

     50.260ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1251 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.770ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1251:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.604     R15C19B.F1 to     R11C22B.C0 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22B.C0 to   R11C22B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIOI8N2[1]/SLICE_527
ROUTE         1     0.000   R11C22B.OFX0 to    R11C22A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C22A.FXA to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF1_DE  ---     0.569     R9C14C.FCI to      R9C14C.F1 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.030      R9C14C.F1 to      R8C15B.M1 coreInst/programCounterInst/PC_A_NEXT[12] (to PIN_CLK_X1_c)
                  --------
                   50.260   (27.9% logic, 72.1% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R8C15B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[13]  (to PIN_CLK_X1_c +)

   Delay:              50.259ns  (28.1% logic, 71.9% route), 34 logic levels.

 Constraint Details:

     50.259ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1252 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.771ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.604     R15C19B.F1 to     R11C22B.C1 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22B.C1 to   R11C22B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIOI8N2[1]/SLICE_527
ROUTE         1     0.000   R11C22B.OFX0 to    R11C22A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C22A.FXA to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517     R9C14D.FCI to      R9C14D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         4     1.935      R9C14D.F0 to      R7C14A.M0 coreInst/programCounterInst/PC_A_NEXT[13] (to PIN_CLK_X1_c)
                  --------
                   50.259   (28.1% logic, 71.9% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R7C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[13]  (to PIN_CLK_X1_c +)

   Delay:              50.259ns  (28.1% logic, 71.9% route), 34 logic levels.

 Constraint Details:

     50.259ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1252 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.771ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.604     R15C19B.F1 to     R11C22B.C0 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22B.C0 to   R11C22B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIOI8N2[1]/SLICE_527
ROUTE         1     0.000   R11C22B.OFX0 to    R11C22A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C22A.FXA to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517     R9C14D.FCI to      R9C14D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         4     1.935      R9C14D.F0 to      R7C14A.M0 coreInst/programCounterInst/PC_A_NEXT[13] (to PIN_CLK_X1_c)
                  --------
                   50.259   (28.1% logic, 71.9% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R7C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.849ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[12]  (to PIN_CLK_X1_c +)

   Delay:              50.334ns  (28.8% logic, 71.2% route), 34 logic levels.

 Constraint Details:

     50.334ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_334 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 32.849ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.604     R15C19B.F1 to     R11C22B.C1 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22B.C1 to   R11C22B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIOI8N2[1]/SLICE_527
ROUTE         1     0.000   R11C22B.OFX0 to    R11C22A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C22A.FXA to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF1_DE  ---     0.569     R9C14C.FCI to      R9C14C.F1 coreInst/programCounterInst/SLICE_66
ROUTE         4     1.652      R9C14C.F1 to      R8C16A.A0 coreInst/programCounterInst/PC_A_NEXT[12]
CTOF_DEL    ---     0.452      R8C16A.A0 to      R8C16A.F0 coreInst/programCounterInst/SLICE_334
ROUTE         1     0.000      R8C16A.F0 to     R8C16A.DI0 coreInst/programCounterInst/PC_A_3[12] (to PIN_CLK_X1_c)
                  --------
                   50.334   (28.8% logic, 71.2% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R8C16A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.849ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[12]  (to PIN_CLK_X1_c +)

   Delay:              50.334ns  (28.8% logic, 71.2% route), 34 logic levels.

 Constraint Details:

     50.334ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_334 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 32.849ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.604     R15C19B.F1 to     R11C22B.C0 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22B.C0 to   R11C22B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIOI8N2[1]/SLICE_527
ROUTE         1     0.000   R11C22B.OFX0 to    R11C22A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C22A.FXA to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF1_DE  ---     0.569     R9C14C.FCI to      R9C14C.F1 coreInst/programCounterInst/SLICE_66
ROUTE         4     1.652      R9C14C.F1 to      R8C16A.A0 coreInst/programCounterInst/PC_A_NEXT[12]
CTOF_DEL    ---     0.452      R8C16A.A0 to      R8C16A.F0 coreInst/programCounterInst/SLICE_334
ROUTE         1     0.000      R8C16A.F0 to     R8C16A.DI0 coreInst/programCounterInst/PC_A_3[12] (to PIN_CLK_X1_c)
                  --------
                   50.334   (28.8% logic, 71.2% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R8C16A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.885ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[12]  (to PIN_CLK_X1_c +)

   Delay:              50.145ns  (28.0% logic, 72.0% route), 33 logic levels.

 Constraint Details:

     50.145ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1251 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.885ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1251:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.489     R15C19B.F1 to     R11C22A.D1 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22A.D1 to   R11C22A.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.000   R11C22A.OFX0 to    R11C22A.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R11C22A.FXB to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF1_DE  ---     0.569     R9C14C.FCI to      R9C14C.F1 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.030      R9C14C.F1 to      R8C15B.M1 coreInst/programCounterInst/PC_A_NEXT[12] (to PIN_CLK_X1_c)
                  --------
                   50.145   (28.0% logic, 72.0% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R8C15B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.885ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[12]  (to PIN_CLK_X1_c +)

   Delay:              50.145ns  (28.0% logic, 72.0% route), 33 logic levels.

 Constraint Details:

     50.145ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1251 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.885ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1251:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.489     R15C19B.F1 to     R11C22A.D0 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22A.D0 to   R11C22A.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.000   R11C22A.OFX0 to    R11C22A.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R11C22A.FXB to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF1_DE  ---     0.569     R9C14C.FCI to      R9C14C.F1 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.030      R9C14C.F1 to      R8C15B.M1 coreInst/programCounterInst/PC_A_NEXT[12] (to PIN_CLK_X1_c)
                  --------
                   50.145   (28.0% logic, 72.0% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R8C15B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.886ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[13]  (to PIN_CLK_X1_c +)

   Delay:              50.144ns  (28.2% logic, 71.8% route), 34 logic levels.

 Constraint Details:

     50.144ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1252 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.886ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.489     R15C19B.F1 to     R11C22A.D1 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22A.D1 to   R11C22A.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.000   R11C22A.OFX0 to    R11C22A.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R11C22A.FXB to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517     R9C14D.FCI to      R9C14D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         4     1.935      R9C14D.F0 to      R7C14A.M0 coreInst/programCounterInst/PC_A_NEXT[13] (to PIN_CLK_X1_c)
                  --------
                   50.144   (28.2% logic, 71.8% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R7C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.886ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[13]  (to PIN_CLK_X1_c +)

   Delay:              50.144ns  (28.2% logic, 71.8% route), 34 logic levels.

 Constraint Details:

     50.144ns physical path delay coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1252 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.886ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_365 to coreInst/programCounterInst/SLICE_1252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13A.CLK to     R10C13A.Q0 coreInst/interruptStateMachineInst/SLICE_365 (from PIN_CLK_X1_c)
ROUTE         2     2.145     R10C13A.Q0 to     R15C19B.A1 coreInst/interruptStateMachineInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 SLICE_949
ROUTE         4     1.489     R15C19B.F1 to     R11C22A.D0 coreInst/CC_REGX_a3_0_a4_x[0]
CTOOFX_DEL  ---     0.661     R11C22A.D0 to   R11C22A.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.000   R11C22A.OFX0 to    R11C22A.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R11C22A.FXB to   R11C22A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIKE8N2[0]/SLICE_528
ROUTE         1     0.954   R11C22A.OFX1 to     R11C19C.C1 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C19C.C1 to     R11C19C.F1 coreInst/SLICE_1077
ROUTE         6     0.583     R11C19C.F1 to     R11C18D.D1 coreInst/CC
CTOF_DEL    ---     0.452     R11C18D.D1 to     R11C18D.F1 coreInst/SLICE_968
ROUTE        25     0.571     R11C18D.F1 to     R11C20A.D0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/fullALUInst/SLICE_1127
ROUTE         2     0.880     R11C20A.F0 to     R11C19B.M0 coreInst/fullALUInst/N_52
MTOOFX_DEL  ---     0.345     R11C19B.M0 to   R11C19B.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_6[3]/SLICE_530
ROUTE        84     6.862   R11C19B.OFX0 to      R7C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905      R7C18C.A0 to     R7C18C.FCO coreInst/fullALUInst/aluInst/SLICE_253
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO coreInst/fullALUInst/aluInst/SLICE_250
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO coreInst/fullALUInst/aluInst/SLICE_249
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 coreInst/fullALUInst/aluInst/SLICE_248
ROUTE         1     0.579      R7C19D.F1 to      R7C20B.A1 coreInst/fullALUInst/aluInst/un47_RESULT[14]
CTOF_DEL    ---     0.452      R7C20B.A1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_5
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1234
ROUTE         1     0.839      R7C20B.F0 to      R6C19B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452      R6C19B.D1 to      R6C19B.F1 coreInst/fullALUInst/aluInst/SLICE_1145
ROUTE        16     2.396      R6C19B.F1 to      R5C25A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C25A.B0 to      R5C25A.F0 coreInst/fullALUInst/aluInst/SLICE_1287
ROUTE         1     1.252      R5C25A.F0 to      R9C25A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661      R9C25A.A0 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.000    R9C25A.OFX0 to     R9C25A.FXB coreInst/fullALUInst/aluInst/N_150
FXTOOFX_DE  ---     0.223     R9C25A.FXB to    R9C25A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_557
ROUTE         1     0.678    R9C25A.OFX1 to     R10C25A.C1 coreInst/fullALUInst/aluInst/N_166
CTOF_DEL    ---     0.452     R10C25A.C1 to     R10C25A.F1 coreInst/fullALUInst/aluInst/SLICE_1154
ROUTE         2     1.631     R10C25A.F1 to     R10C19D.B1 coreInst/RESULT_16_d_0[5]
CTOF_DEL    ---     0.452     R10C19D.B1 to     R10C19D.F1 coreInst/busControllerInst/SLICE_981
ROUTE         1     1.028     R10C19D.F1 to     R14C19B.D0 coreInst/busControllerInst/ADDR_BUF_3_d_0[5]
CTOF_DEL    ---     0.452     R14C19B.D0 to     R14C19B.F0 SLICE_1116
ROUTE       159     0.933     R14C19B.F0 to     R14C21D.B0 ADDR_BUF[5]
CTOF_DEL    ---     0.452     R14C21D.B0 to     R14C21D.F0 SLICE_1064
ROUTE         2     0.880     R14C21D.F0 to     R16C21B.A1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o2_0_4_s_1_0[0]
CTOF_DEL    ---     0.452     R16C21B.A1 to     R16C21B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE        15     2.266     R16C21B.F1 to     R17C16B.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o2_0_4_out
CTOF_DEL    ---     0.452     R17C16B.D1 to     R17C16B.F1 mcuResourcesInst/memoryMapperInst/SLICE_1063
ROUTE         5     1.626     R17C16B.F1 to     R17C18B.D0 mcuResourcesInst.memoryMapperInst.CPU_m3_0_a2_0
CTOF_DEL    ---     0.452     R17C18B.D0 to     R17C18B.F0 SLICE_1042
ROUTE        11     2.753     R17C18B.F0 to     R18C16C.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.B0 to     R18C16C.F0 SLICE_1035
ROUTE         1     1.149     R18C16C.F0 to     R16C17D.A1 mcuResourcesInst/memoryMapperInst/N_59
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SLICE_300
ROUTE         4     2.207     R16C17D.F1 to      R9C13D.B0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905      R9C13D.B0 to     R9C13D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146     R9C14A.FCI to     R9C14A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517     R9C14D.FCI to      R9C14D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         4     1.935      R9C14D.F0 to      R7C14A.M0 coreInst/programCounterInst/PC_A_NEXT[13] (to PIN_CLK_X1_c)
                  --------
                   50.144   (28.2% logic, 71.8% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to    R10C13A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       204     2.351       C8.PADDI to     R7C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Report:   19.777MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   19.777 MHz|  33  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 204
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: EXECUTE_c   Source: coreInst/instructionPhaseDecoderInst/SLICE_283.Q0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4

Clock Domain: EXECUTE_c   Source: coreInst/instructionPhaseDecoderInst/SLICE_283.Q0   Loads: 13
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 80


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 10382 connections (97.85% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sun Nov 12 18:11:34 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/DECODE  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_EN  (to EXECUTE_c +)

   Delay:               0.817ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      0.817ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_282 to coreInst/SLICE_348 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.795ns skew requirement (totaling 0.795ns) by 0.022ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_282 to coreInst/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18A.CLK to     R14C18A.Q0 coreInst/instructionPhaseDecoderInst/SLICE_282 (from PIN_CLK_X1_c)
ROUTE        21     0.245     R14C18A.Q0 to     R16C19C.C0 DECODE_c
CTOF_DEL    ---     0.101     R16C19C.C0 to     R16C19C.F0 SLICE_1311
ROUTE         3     0.338     R16C19C.F0 to    R14C16D.LSR coreInst/registerSequencerInst/N_115_i (to EXECUTE_c)
                  --------
                    0.817   (28.6% logic, 71.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R14C18A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.641     R10C18C.Q0 to    R14C16D.CLK EXECUTE_c
                  --------
                    2.151   (28.0% logic, 72.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.025ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/DECODE  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_BYTE_EN[1]  (to EXECUTE_c +)
                   FF                        coreInst/registerSequencerInst/REGA_BYTE_EN[0]

   Delay:               0.820ns  (28.5% logic, 71.5% route), 2 logic levels.

 Constraint Details:

      0.820ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_282 to coreInst/registerSequencerInst/SLICE_344 meets
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -0.795ns skew requirement (totaling 0.795ns) by 0.025ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_282 to coreInst/registerSequencerInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18A.CLK to     R14C18A.Q0 coreInst/instructionPhaseDecoderInst/SLICE_282 (from PIN_CLK_X1_c)
ROUTE        21     0.245     R14C18A.Q0 to     R16C19C.C0 DECODE_c
CTOF_DEL    ---     0.101     R16C19C.C0 to     R16C19C.F0 SLICE_1311
ROUTE         3     0.341     R16C19C.F0 to    R15C18A.LSR coreInst/registerSequencerInst/N_115_i (to EXECUTE_c)
                  --------
                    0.820   (28.5% logic, 71.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R14C18A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.641     R10C18C.Q0 to    R15C18A.CLK EXECUTE_c
                  --------
                    2.151   (28.0% logic, 72.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.039ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[15]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_EN  (to EXECUTE_c +)

   Delay:               0.821ns  (28.5% logic, 71.5% route), 2 logic levels.

 Constraint Details:

      0.821ns physical path delay SLICE_345 to coreInst/SLICE_348 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.795ns skew requirement (totaling 0.782ns) by 0.039ns

 Physical Path Details:

      Data path SLICE_345 to coreInst/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19D.CLK to     R16C19D.Q0 SLICE_345 (from PIN_CLK_X1_c)
ROUTE        56     0.587     R16C19D.Q0 to     R14C16D.D0 coreInst/REGA_DINX[1]
CTOF_DEL    ---     0.101     R14C16D.D0 to     R14C16D.F0 coreInst/SLICE_348
ROUTE         1     0.000     R14C16D.F0 to    R14C16D.DI0 coreInst/registerSequencerInst/N_4_mux_i (to EXECUTE_c)
                  --------
                    0.821   (28.5% logic, 71.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R16C19D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.641     R10C18C.Q0 to    R14C16D.CLK EXECUTE_c
                  --------
                    2.151   (28.0% logic, 72.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.049ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_BYTE_EN[1]  (to EXECUTE_c +)

   Delay:               0.831ns  (28.2% logic, 71.8% route), 2 logic levels.

 Constraint Details:

      0.831ns physical path delay SLICE_320 to coreInst/registerSequencerInst/SLICE_344 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.795ns skew requirement (totaling 0.782ns) by 0.049ns

 Physical Path Details:

      Data path SLICE_320 to coreInst/registerSequencerInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19D.CLK to     R17C19D.Q0 SLICE_320 (from PIN_CLK_X1_c)
ROUTE        27     0.597     R17C19D.Q0 to     R15C18A.B1 coreInst/INSTRUCTION[14]
CTOF_DEL    ---     0.101     R15C18A.B1 to     R15C18A.F1 coreInst/registerSequencerInst/SLICE_344
ROUTE         1     0.000     R15C18A.F1 to    R15C18A.DI1 coreInst/registerSequencerInst/N_6_i (to EXECUTE_c)
                  --------
                    0.831   (28.2% logic, 71.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R17C19D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.641     R10C18C.Q0 to    R15C18A.CLK EXECUTE_c
                  --------
                    2.151   (28.0% logic, 72.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/DECODE  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGB_EN  (to EXECUTE_c +)

   Delay:               0.923ns  (25.4% logic, 74.6% route), 2 logic levels.

 Constraint Details:

      0.923ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_282 to coreInst/registerSequencerInst/SLICE_350 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.800ns skew requirement (totaling 0.800ns) by 0.123ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_282 to coreInst/registerSequencerInst/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18A.CLK to     R14C18A.Q0 coreInst/instructionPhaseDecoderInst/SLICE_282 (from PIN_CLK_X1_c)
ROUTE        21     0.245     R14C18A.Q0 to     R16C19C.C0 DECODE_c
CTOF_DEL    ---     0.101     R16C19C.C0 to     R16C19C.F0 SLICE_1311
ROUTE         3     0.444     R16C19C.F0 to    R14C18D.LSR coreInst/registerSequencerInst/N_115_i (to EXECUTE_c)
                  --------
                    0.923   (25.4% logic, 74.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R14C18A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.646     R10C18C.Q0 to    R14C18D.CLK EXECUTE_c
                  --------
                    2.156   (28.0% logic, 72.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGB_EN  (to EXECUTE_c +)

   Delay:               0.923ns  (36.3% logic, 63.7% route), 3 logic levels.

 Constraint Details:

      0.923ns physical path delay SLICE_302 to coreInst/registerSequencerInst/SLICE_350 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.800ns skew requirement (totaling 0.787ns) by 0.136ns

 Physical Path Details:

      Data path SLICE_302 to coreInst/registerSequencerInst/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16A.CLK to     R17C16A.Q0 SLICE_302 (from PIN_CLK_X1_c)
ROUTE        16     0.530     R17C16A.Q0 to     R14C18D.D1 coreInst/ARGA_X[3]
CTOF_DEL    ---     0.101     R14C18D.D1 to     R14C18D.F1 coreInst/registerSequencerInst/SLICE_350
ROUTE         3     0.058     R14C18D.F1 to     R14C18D.C0 coreInst/registerSequencerInst/N_74
CTOF_DEL    ---     0.101     R14C18D.C0 to     R14C18D.F0 coreInst/registerSequencerInst/SLICE_350
ROUTE         1     0.000     R14C18D.F0 to    R14C18D.DI0 coreInst/registerSequencerInst/N_42 (to EXECUTE_c)
                  --------
                    0.923   (36.3% logic, 63.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_302:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R17C16A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.646     R10C18C.Q0 to    R14C18D.CLK EXECUTE_c
                  --------
                    2.156   (28.0% logic, 72.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_EN  (to EXECUTE_c +)

   Delay:               0.923ns  (25.4% logic, 74.6% route), 2 logic levels.

 Constraint Details:

      0.923ns physical path delay SLICE_320 to coreInst/SLICE_348 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.795ns skew requirement (totaling 0.782ns) by 0.141ns

 Physical Path Details:

      Data path SLICE_320 to coreInst/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19D.CLK to     R17C19D.Q0 SLICE_320 (from PIN_CLK_X1_c)
ROUTE        27     0.689     R17C19D.Q0 to     R14C16D.A0 coreInst/INSTRUCTION[14]
CTOF_DEL    ---     0.101     R14C16D.A0 to     R14C16D.F0 coreInst/SLICE_348
ROUTE         1     0.000     R14C16D.F0 to    R14C16D.DI0 coreInst/registerSequencerInst/N_4_mux_i (to EXECUTE_c)
                  --------
                    0.923   (25.4% logic, 74.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R17C19D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.641     R10C18C.Q0 to    R14C16D.CLK EXECUTE_c
                  --------
                    2.151   (28.0% logic, 72.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[12]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_BYTE_EN[1]  (to EXECUTE_c +)

   Delay:               0.928ns  (36.1% logic, 63.9% route), 3 logic levels.

 Constraint Details:

      0.928ns physical path delay SLICE_297 to coreInst/registerSequencerInst/SLICE_344 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.795ns skew requirement (totaling 0.782ns) by 0.146ns

 Physical Path Details:

      Data path SLICE_297 to coreInst/registerSequencerInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16B.CLK to     R14C16B.Q0 SLICE_297 (from PIN_CLK_X1_c)
ROUTE        22     0.460     R14C16B.Q0 to     R15C18D.B1 coreInst/ALU_ALU_OPX[2]
CTOF_DEL    ---     0.101     R15C18D.B1 to     R15C18D.F1 coreInst/registerSequencerInst/SLICE_1245
ROUTE         1     0.133     R15C18D.F1 to     R15C18A.D1 coreInst/registerSequencerInst/REGA_BYTE_EN_R_i_0_a2_0_1[1]
CTOF_DEL    ---     0.101     R15C18A.D1 to     R15C18A.F1 coreInst/registerSequencerInst/SLICE_344
ROUTE         1     0.000     R15C18A.F1 to    R15C18A.DI1 coreInst/registerSequencerInst/N_6_i (to EXECUTE_c)
                  --------
                    0.928   (36.1% logic, 63.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R14C16B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.641     R10C18C.Q0 to    R15C18A.CLK EXECUTE_c
                  --------
                    2.151   (28.0% logic, 72.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[12]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_BYTE_EN[0]  (to EXECUTE_c +)

   Delay:               0.931ns  (36.0% logic, 64.0% route), 3 logic levels.

 Constraint Details:

      0.931ns physical path delay SLICE_297 to coreInst/registerSequencerInst/SLICE_344 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.795ns skew requirement (totaling 0.782ns) by 0.149ns

 Physical Path Details:

      Data path SLICE_297 to coreInst/registerSequencerInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16B.CLK to     R14C16B.Q0 SLICE_297 (from PIN_CLK_X1_c)
ROUTE        22     0.460     R14C16B.Q0 to     R15C18D.B0 coreInst/ALU_ALU_OPX[2]
CTOF_DEL    ---     0.101     R15C18D.B0 to     R15C18D.F0 coreInst/registerSequencerInst/SLICE_1245
ROUTE         1     0.136     R15C18D.F0 to     R15C18A.C0 coreInst/registerSequencerInst/N_113
CTOF_DEL    ---     0.101     R15C18A.C0 to     R15C18A.F0 coreInst/registerSequencerInst/SLICE_344
ROUTE         1     0.000     R15C18A.F0 to    R15C18A.DI0 coreInst/registerSequencerInst/N_4_i (to EXECUTE_c)
                  --------
                    0.931   (36.0% logic, 64.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R14C16B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.641     R10C18C.Q0 to    R15C18A.CLK EXECUTE_c
                  --------
                    2.151   (28.0% logic, 72.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.152ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[9]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGB_EN  (to EXECUTE_c +)

   Delay:               0.939ns  (35.7% logic, 64.3% route), 3 logic levels.

 Constraint Details:

      0.939ns physical path delay SLICE_319 to coreInst/registerSequencerInst/SLICE_350 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.800ns skew requirement (totaling 0.787ns) by 0.152ns

 Physical Path Details:

      Data path SLICE_319 to coreInst/registerSequencerInst/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17C.CLK to     R16C17C.Q1 SLICE_319 (from PIN_CLK_X1_c)
ROUTE        20     0.266     R16C17C.Q1 to     R14C17C.D0 coreInst/INSTRUCTION[9]
CTOF_DEL    ---     0.101     R14C17C.D0 to     R14C17C.F0 coreInst/SLICE_1312
ROUTE         3     0.338     R14C17C.F0 to     R14C18D.B0 coreInst/N_126
CTOF_DEL    ---     0.101     R14C18D.B0 to     R14C18D.F0 coreInst/registerSequencerInst/SLICE_350
ROUTE         1     0.000     R14C18D.F0 to    R14C18D.DI0 coreInst/registerSequencerInst/N_42 (to EXECUTE_c)
                  --------
                    0.939   (35.7% logic, 64.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R16C17C.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       204     0.907       C8.PADDI to    R10C18C.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R10C18C.CLK to     R10C18C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_283
ROUTE        13     0.646     R10C18C.Q0 to    R14C18D.CLK EXECUTE_c
                  --------
                    2.156   (28.0% logic, 72.0% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 204
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: EXECUTE_c   Source: coreInst/instructionPhaseDecoderInst/SLICE_283.Q0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4

Clock Domain: EXECUTE_c   Source: coreInst/instructionPhaseDecoderInst/SLICE_283.Q0   Loads: 13
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 80


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 10382 connections (97.85% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

