Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 28 18:22:53 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DebUART_wrapper_timing_summary_routed.rpt -rpx DebUART_wrapper_timing_summary_routed.rpx
| Design       : DebUART_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 83 register/latch pins with no clock driven by root clock pin: DebUART_i/VGA_for_block_0/U0/divider/divided_clk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DebUART_i/clock_divider_0/U0/internal_clock_reg[26]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 265 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3050 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.146        0.000                      0                 8188        0.036        0.000                      0                 8188        3.000        0.000                       0                  3352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                      ------------       ----------      --------------
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                                        {0.000 5.000}      10.000          100.000         
  clk_out1_DebUART_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_DebUART_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
sys_clk_pin                                                {0.000 5.000}      10.000          100.000         
  clk_out1_DebUART_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_DebUART_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.592        0.000                      0                  245        0.108        0.000                      0                  245       15.686        0.000                       0                   256  
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.904        0.000                      0                   48        0.270        0.000                      0                   48       16.166        0.000                       0                    40  
clk                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_DebUART_clk_wiz_1_0                                   0.146        0.000                      0                 7894        0.111        0.000                      0                 7894        3.750        0.000                       0                  3052  
  clkfbout_DebUART_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_DebUART_clk_wiz_1_0_1                                 0.146        0.000                      0                 7894        0.111        0.000                      0                 7894        3.750        0.000                       0                  3052  
  clkfbout_DebUART_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DebUART_clk_wiz_1_0_1  clk_out1_DebUART_clk_wiz_1_0          0.146        0.000                      0                 7894        0.036        0.000                      0                 7894  
clk_out1_DebUART_clk_wiz_1_0    clk_out1_DebUART_clk_wiz_1_0_1        0.146        0.000                      0                 7894        0.036        0.000                      0                 7894  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                 From Clock                                                 To Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                 ----------                                                 --------                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                          DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.508        0.000                      0                    1       17.310        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.592ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.704ns (25.035%)  route 2.108ns (74.965%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 20.043 - 16.667 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624     3.801    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y97         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.456     4.257 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.128     5.385    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/tdi_shifter_reg[0][4]
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.942    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.124     6.066 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.547     6.613    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    18.450    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.541 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.502    20.043    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.399    20.442    
                         clock uncertainty           -0.035    20.407    
    SLICE_X55Y99         FDRE (Setup_fdre_C_CE)      -0.202    20.205    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.205    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                 13.592    

Slack (MET) :             13.837ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.502ns  (logic 0.700ns (27.976%)  route 1.802ns (72.023%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 36.715 - 33.333 ) 
    Source Clock Delay      (SCD):    3.801ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624    20.467    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.459    20.926 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.510    21.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.560 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.956    22.516    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X60Y98         LUT3 (Prop_lut3_I0_O)        0.117    22.633 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.336    22.969    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X60Y98         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.507    36.715    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y98         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.382    37.097    
                         clock uncertainty           -0.035    37.061    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)       -0.255    36.806    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.806    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                 13.837    

Slack (MET) :             13.975ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.650ns  (logic 0.707ns (26.676%)  route 1.943ns (73.324%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.717 - 33.333 ) 
    Source Clock Delay      (SCD):    3.801ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624    20.467    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.459    20.926 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.510    21.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.560 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.433    22.994    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.124    23.118 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.118    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X63Y97         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.509    36.717    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y97         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.382    37.099    
                         clock uncertainty           -0.035    37.063    
    SLICE_X63Y97         FDCE (Setup_fdce_C_D)        0.029    37.092    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.092    
                         arrival time                         -23.118    
  -------------------------------------------------------------------
                         slack                                 13.975    

Slack (MET) :             13.993ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.678ns  (logic 0.735ns (27.442%)  route 1.943ns (72.558%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.717 - 33.333 ) 
    Source Clock Delay      (SCD):    3.801ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624    20.467    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.459    20.926 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.510    21.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.560 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.433    22.994    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y97         LUT5 (Prop_lut5_I0_O)        0.152    23.146 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.146    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X63Y97         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.509    36.717    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y97         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.382    37.099    
                         clock uncertainty           -0.035    37.063    
    SLICE_X63Y97         FDCE (Setup_fdce_C_D)        0.075    37.138    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.138    
                         arrival time                         -23.146    
  -------------------------------------------------------------------
                         slack                                 13.993    

Slack (MET) :             14.133ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.492ns  (logic 0.707ns (28.367%)  route 1.785ns (71.633%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.717 - 33.333 ) 
    Source Clock Delay      (SCD):    3.801ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624    20.467    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.459    20.926 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.510    21.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.560 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.275    22.836    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    22.960 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.960    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X63Y98         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.509    36.717    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y98         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.382    37.099    
                         clock uncertainty           -0.035    37.063    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)        0.029    37.092    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.092    
                         arrival time                         -22.960    
  -------------------------------------------------------------------
                         slack                                 14.133    

Slack (MET) :             14.151ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.520ns  (logic 0.735ns (29.163%)  route 1.785ns (70.837%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.717 - 33.333 ) 
    Source Clock Delay      (SCD):    3.801ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624    20.467    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.459    20.926 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.510    21.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.560 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.275    22.836    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y98         LUT3 (Prop_lut3_I0_O)        0.152    22.988 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.988    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X63Y98         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.509    36.717    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y98         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.382    37.099    
                         clock uncertainty           -0.035    37.063    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)        0.075    37.138    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.138    
                         arrival time                         -22.988    
  -------------------------------------------------------------------
                         slack                                 14.151    

Slack (MET) :             14.173ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.408ns  (logic 0.707ns (29.362%)  route 1.701ns (70.638%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.700 - 33.333 ) 
    Source Clock Delay      (SCD):    3.801ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624    20.467    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.459    20.926 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.575    21.502    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.626 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=1, routed)           1.126    22.751    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2_n_0
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124    22.875 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.875    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_32
    SLICE_X56Y100        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.493    36.700    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X56Y100        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.302    37.002    
                         clock uncertainty           -0.035    36.967    
    SLICE_X56Y100        FDCE (Setup_fdce_C_D)        0.081    37.048    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.048    
                         arrival time                         -22.875    
  -------------------------------------------------------------------
                         slack                                 14.173    

Slack (MET) :             14.314ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.262ns  (logic 0.707ns (31.252%)  route 1.555ns (68.748%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.700 - 33.333 ) 
    Source Clock Delay      (SCD):    3.801ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624    20.467    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.459    20.926 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.576    21.503    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.627 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_2/O
                         net (fo=1, routed)           0.979    22.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_2_n_0
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124    22.730 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.730    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_33
    SLICE_X56Y100        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.493    36.700    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X56Y100        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.302    37.002    
                         clock uncertainty           -0.035    36.967    
    SLICE_X56Y100        FDCE (Setup_fdce_C_D)        0.077    37.044    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                         -22.730    
  -------------------------------------------------------------------
                         slack                                 14.314    

Slack (MET) :             14.322ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.070ns  (logic 0.583ns (28.166%)  route 1.487ns (71.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.718 - 33.333 ) 
    Source Clock Delay      (SCD):    3.801ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624    20.467    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.459    20.926 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.510    21.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.560 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.977    22.537    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X71Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.510    36.718    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.382    37.100    
                         clock uncertainty           -0.035    37.064    
    SLICE_X71Y98         FDCE (Setup_fdce_C_CE)      -0.205    36.859    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                         -22.537    
  -------------------------------------------------------------------
                         slack                                 14.322    

Slack (MET) :             14.322ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.070ns  (logic 0.583ns (28.166%)  route 1.487ns (71.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.718 - 33.333 ) 
    Source Clock Delay      (SCD):    3.801ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.624    20.467    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.459    20.926 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.510    21.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.560 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.977    22.537    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X71Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.510    36.718    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.382    37.100    
                         clock uncertainty           -0.035    37.064    
    SLICE_X71Y98         FDCE (Setup_fdce_C_CE)      -0.205    36.859    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                         -22.537    
  -------------------------------------------------------------------
                         slack                                 14.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.187ns (38.340%)  route 0.301ns (61.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.563     1.425    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X61Y100        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/Q
                         net (fo=9, routed)           0.301     1.867    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y99         LUT5 (Prop_lut5_I1_O)        0.046     1.913 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.913    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__1[3]
    SLICE_X61Y99         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.836     1.833    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X61Y99         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
                         clock pessimism             -0.135     1.698    
    SLICE_X61Y99         FDCE (Hold_fdce_C_D)         0.107     1.805    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.214%)  route 0.301ns (61.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.563     1.425    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X61Y100        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/Q
                         net (fo=9, routed)           0.301     1.867    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.912 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__1[2]
    SLICE_X61Y99         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.836     1.833    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X61Y99         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C
                         clock pessimism             -0.135     1.698    
    SLICE_X61Y99         FDCE (Hold_fdce_C_D)         0.091     1.789    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.563     1.425    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X61Y101        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/Q
                         net (fo=5, routed)           0.087     1.653    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][3]
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.698 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status[2]_i_1/O
                         net (fo=1, routed)           0.000     1.698    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[2]
    SLICE_X60Y101        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.833     1.831    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X60Y101        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
                         clock pessimism             -0.393     1.438    
    SLICE_X60Y101        FDCE (Hold_fdce_C_D)         0.121     1.559    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.562     1.424    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y102        FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.588 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.110     1.698    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X56Y101        SRL16E                                       r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.832     1.829    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y101        SRL16E                                       r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.389     1.440    
    SLICE_X56Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.555    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.561     1.423    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X54Y101        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     1.587 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.643    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X54Y101        FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.830     1.828    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X54Y101        FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.405     1.423    
    SLICE_X54Y101        FDPE (Hold_fdpe_C_D)         0.060     1.483    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.562     1.424    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y102        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDCE (Prop_fdce_C_Q)         0.164     1.588 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.644    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X56Y102        FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.832     1.829    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y102        FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.405     1.424    
    SLICE_X56Y102        FDPE (Hold_fdpe_C_D)         0.060     1.484    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.427%)  route 0.355ns (71.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.561     1.423    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X53Y101        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.141     1.564 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.355     1.919    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X50Y100        FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.832     1.829    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X50Y100        FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.140     1.689    
    SLICE_X50Y100        FDPE (Hold_fdpe_C_D)         0.063     1.752    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.787%)  route 0.131ns (48.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.558     1.420    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y80         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.141     1.561 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.131     1.692    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[14]
    SLICE_X63Y80         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.827     1.824    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y80         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.369     1.455    
    SLICE_X63Y80         FDCE (Hold_fdce_C_D)         0.070     1.525    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.537%)  route 0.133ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.558     1.420    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y80         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.141     1.561 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.133     1.694    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[15]
    SLICE_X63Y80         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.827     1.824    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y80         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.369     1.455    
    SLICE_X63Y80         FDCE (Hold_fdce_C_D)         0.066     1.521    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.563     1.425    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X59Y102        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/Q
                         net (fo=4, routed)           0.121     1.687    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][6]
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.732    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X58Y102        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.833     1.831    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X58Y102        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.393     1.438    
    SLICE_X58Y102        FDCE (Hold_fdce_C_D)         0.120     1.558    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X71Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y96   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y84   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y84   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y86   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y101  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y84   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y84   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X62Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X62Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X62Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y96   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.904ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.897ns  (logic 0.940ns (19.195%)  route 3.957ns (80.805%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 34.719 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.826    21.805    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I2_O)        0.124    21.929 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.585    23.514    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y82         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.386    34.719    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y82         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.032    34.751    
                         clock uncertainty           -0.035    34.716    
    SLICE_X53Y82         FDCE (Setup_fdce_C_CE)      -0.298    34.418    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.418    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 10.904    

Slack (MET) :             10.928ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.967ns  (logic 0.940ns (18.926%)  route 4.027ns (81.074%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 34.813 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.826    21.805    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I2_O)        0.124    21.929 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.654    23.583    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y84         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.480    34.813    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y84         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.032    34.845    
                         clock uncertainty           -0.035    34.810    
    SLICE_X61Y84         FDCE (Setup_fdce_C_CE)      -0.298    34.512    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.512    
                         arrival time                         -23.583    
  -------------------------------------------------------------------
                         slack                                 10.928    

Slack (MET) :             10.928ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.967ns  (logic 0.940ns (18.926%)  route 4.027ns (81.074%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 34.813 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.826    21.805    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I2_O)        0.124    21.929 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.654    23.583    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y84         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.480    34.813    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y84         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.032    34.845    
                         clock uncertainty           -0.035    34.810    
    SLICE_X61Y84         FDCE (Setup_fdce_C_CE)      -0.298    34.512    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.512    
                         arrival time                         -23.583    
  -------------------------------------------------------------------
                         slack                                 10.928    

Slack (MET) :             10.944ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.765ns  (logic 0.940ns (19.726%)  route 3.825ns (80.274%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 34.624 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.826    21.805    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I2_O)        0.124    21.929 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.453    23.382    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y82         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.291    34.624    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y82         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.032    34.656    
                         clock uncertainty           -0.035    34.620    
    SLICE_X54Y82         FDCE (Setup_fdce_C_CE)      -0.295    34.325    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.325    
                         arrival time                         -23.382    
  -------------------------------------------------------------------
                         slack                                 10.944    

Slack (MET) :             10.944ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.765ns  (logic 0.940ns (19.726%)  route 3.825ns (80.274%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 34.624 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.826    21.805    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I2_O)        0.124    21.929 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.453    23.382    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y82         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.291    34.624    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y82         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.032    34.656    
                         clock uncertainty           -0.035    34.620    
    SLICE_X54Y82         FDCE (Setup_fdce_C_CE)      -0.295    34.325    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.325    
                         arrival time                         -23.382    
  -------------------------------------------------------------------
                         slack                                 10.944    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.607ns  (logic 0.940ns (20.406%)  route 3.667ns (79.594%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 34.688 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.826    21.805    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I2_O)        0.124    21.929 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.294    23.223    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y84         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.355    34.688    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y84         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.032    34.720    
                         clock uncertainty           -0.035    34.685    
    SLICE_X53Y84         FDCE (Setup_fdce_C_CE)      -0.298    34.387    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.387    
                         arrival time                         -23.223    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.913ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.102ns  (logic 0.940ns (22.914%)  route 3.162ns (77.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 34.793 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.826    21.805    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I2_O)        0.124    21.929 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.790    22.719    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y92         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.460    34.793    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y92         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.170    34.963    
                         clock uncertainty           -0.035    34.927    
    SLICE_X54Y92         FDCE (Setup_fdce_C_CE)      -0.295    34.632    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.632    
                         arrival time                         -22.719    
  -------------------------------------------------------------------
                         slack                                 11.913    

Slack (MET) :             12.103ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.803ns  (logic 0.940ns (24.720%)  route 2.863ns (75.280%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 34.821 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.826    21.805    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I2_O)        0.124    21.929 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.490    22.419    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y94         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.488    34.821    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y94         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.032    34.853    
                         clock uncertainty           -0.035    34.817    
    SLICE_X54Y94         FDCE (Setup_fdce_C_CE)      -0.295    34.522    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.522    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                 12.103    

Slack (MET) :             12.596ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.369ns  (logic 0.940ns (27.905%)  route 2.429ns (72.095%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 34.882 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.534    21.513    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.124    21.637 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.348    21.985    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y95         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.549    34.882    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y95         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.032    34.914    
                         clock uncertainty           -0.035    34.879    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.298    34.581    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.581    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                 12.596    

Slack (MET) :             12.596ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.369ns  (logic 0.940ns (27.905%)  route 2.429ns (72.095%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 34.882 - 33.333 ) 
    Source Clock Delay      (SCD):    1.950ns = ( 18.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.950    18.616    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.340    18.956 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.812    19.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.150    19.918 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.735    20.653    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.326    20.979 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.534    21.513    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.124    21.637 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.348    21.985    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y95         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.549    34.882    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y95         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.032    34.914    
                         clock uncertainty           -0.035    34.879    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.298    34.581    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.581    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                 12.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.272%)  route 0.168ns (51.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.758     0.758    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y100        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDCE (Prop_fdce_C_Q)         0.112     0.870 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.168     1.039    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.084 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.084    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_35
    SLICE_X55Y100        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.882     0.882    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y100        FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.124     0.758    
    SLICE_X55Y100        FDCE (Hold_fdce_C_D)         0.055     0.813    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.163ns (48.182%)  route 0.175ns (51.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.768     0.768    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y99         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.118     0.886 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.175     1.061    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/in0
    SLICE_X54Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.106 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.106    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X54Y99         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.891     0.891    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y99         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.123     0.768    
    SLICE_X54Y99         FDCE (Hold_fdce_C_D)         0.063     0.831    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.565ns  (logic 0.157ns (27.779%)  route 0.408ns (72.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 17.573 - 16.667 ) 
    Source Clock Delay      (SCD):    0.713ns = ( 17.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.713    17.380    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.112    17.492 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.160    17.652    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X50Y98         LUT5 (Prop_lut5_I1_O)        0.045    17.697 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.248    17.945    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X54Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.907    17.573    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.023    17.550    
    SLICE_X54Y98         FDCE (Hold_fdce_C_CE)       -0.073    17.477    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.477    
                         arrival time                          17.945    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.565ns  (logic 0.157ns (27.779%)  route 0.408ns (72.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 17.573 - 16.667 ) 
    Source Clock Delay      (SCD):    0.713ns = ( 17.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.713    17.380    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.112    17.492 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.160    17.652    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X50Y98         LUT5 (Prop_lut5_I1_O)        0.045    17.697 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.248    17.945    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X54Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.907    17.573    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.023    17.550    
    SLICE_X54Y98         FDCE (Hold_fdce_C_CE)       -0.073    17.477    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.477    
                         arrival time                          17.945    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.565ns  (logic 0.157ns (27.779%)  route 0.408ns (72.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 17.573 - 16.667 ) 
    Source Clock Delay      (SCD):    0.713ns = ( 17.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.713    17.380    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.112    17.492 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.160    17.652    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X50Y98         LUT5 (Prop_lut5_I1_O)        0.045    17.697 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.248    17.945    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X54Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.907    17.573    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.023    17.550    
    SLICE_X54Y98         FDCE (Hold_fdce_C_CE)       -0.073    17.477    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.477    
                         arrival time                          17.945    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.565ns  (logic 0.157ns (27.779%)  route 0.408ns (72.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 17.573 - 16.667 ) 
    Source Clock Delay      (SCD):    0.713ns = ( 17.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.713    17.380    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.112    17.492 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.160    17.652    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X50Y98         LUT5 (Prop_lut5_I1_O)        0.045    17.697 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.248    17.945    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X54Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.907    17.573    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.023    17.550    
    SLICE_X54Y98         FDCE (Hold_fdce_C_CE)       -0.073    17.477    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.477    
                         arrival time                          17.945    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.625ns  (logic 0.157ns (25.102%)  route 0.468ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 17.573 - 16.667 ) 
    Source Clock Delay      (SCD):    0.713ns = ( 17.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.713    17.380    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.112    17.492 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.160    17.652    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X50Y98         LUT5 (Prop_lut5_I1_O)        0.045    17.697 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.308    18.005    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.907    17.573    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.023    17.550    
    SLICE_X55Y98         FDCE (Hold_fdce_C_CE)       -0.075    17.475    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.475    
                         arrival time                          18.005    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.625ns  (logic 0.157ns (25.102%)  route 0.468ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 17.573 - 16.667 ) 
    Source Clock Delay      (SCD):    0.713ns = ( 17.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.713    17.380    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.112    17.492 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.160    17.652    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X50Y98         LUT5 (Prop_lut5_I1_O)        0.045    17.697 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.308    18.005    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.907    17.573    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.023    17.550    
    SLICE_X55Y98         FDCE (Hold_fdce_C_CE)       -0.075    17.475    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.475    
                         arrival time                          18.005    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.625ns  (logic 0.157ns (25.102%)  route 0.468ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 17.573 - 16.667 ) 
    Source Clock Delay      (SCD):    0.713ns = ( 17.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.713    17.380    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.112    17.492 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.160    17.652    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X50Y98         LUT5 (Prop_lut5_I1_O)        0.045    17.697 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.308    18.005    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.907    17.573    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.023    17.550    
    SLICE_X55Y98         FDCE (Hold_fdce_C_CE)       -0.075    17.475    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.475    
                         arrival time                          18.005    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.625ns  (logic 0.157ns (25.102%)  route 0.468ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 17.573 - 16.667 ) 
    Source Clock Delay      (SCD):    0.713ns = ( 17.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.713    17.380    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X49Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.112    17.492 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.160    17.652    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X50Y98         LUT5 (Prop_lut5_I1_O)        0.045    17.697 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.308    18.005    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.907    17.573    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.023    17.550    
    SLICE_X55Y98         FDCE (Hold_fdce_C_CE)       -0.075    17.475    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.475    
                         arrival time                          18.005    
  -------------------------------------------------------------------
                         slack                                  0.530    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X57Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y99   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y97   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y97   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y97   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y97   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y97   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y97   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y97   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y97   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y100  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y84   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y84   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y94   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y84   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y98   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0
  To Clock:  clk_out1_DebUART_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[392]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[392]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[392]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[392]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[393]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[393]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[393]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[393]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[394]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[394]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[394]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[394]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 2.053ns (21.518%)  route 7.488ns (78.482%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.662     6.877    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X78Y50         LUT5 (Prop_lut5_I0_O)        0.119     6.996 f  DebUART_i/ordProject_0/U0/aux[79]_i_3/O
                         net (fo=1, routed)           0.605     7.601    DebUART_i/ordProject_0/U0/aux[79]_i_3_n_0
    SLICE_X77Y50         LUT6 (Prop_lut6_I5_O)        0.355     7.956 r  DebUART_i/ordProject_0/U0/aux[79]_i_1/O
                         net (fo=8, routed)           0.758     8.714    DebUART_i/ordProject_0/U0/aux[79]_i_1_n_0
    SLICE_X77Y49         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.727     8.706    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y49         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[76]/C
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.074     9.119    
    SLICE_X77Y49         FDRE (Setup_fdre_C_CE)      -0.205     8.914    DebUART_i/ordProject_0/U0/aux_reg[76]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[138]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.023ns (21.538%)  route 7.370ns (78.462%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.632     6.847    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.116     6.963 f  DebUART_i/ordProject_0/U0/aux[143]_i_3/O
                         net (fo=1, routed)           0.694     7.658    DebUART_i/ordProject_0/U0/aux[143]_i_3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.328     7.986 r  DebUART_i/ordProject_0/U0/aux[143]_i_1/O
                         net (fo=8, routed)           0.580     8.566    DebUART_i/ordProject_0/U0/aux[143]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[138]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.508     8.488    DebUART_i/ordProject_0/U0/clk
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[138]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.768    DebUART_i/ordProject_0/U0/aux_reg[138]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[142]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.023ns (21.538%)  route 7.370ns (78.462%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.632     6.847    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.116     6.963 f  DebUART_i/ordProject_0/U0/aux[143]_i_3/O
                         net (fo=1, routed)           0.694     7.658    DebUART_i/ordProject_0/U0/aux[143]_i_3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.328     7.986 r  DebUART_i/ordProject_0/U0/aux[143]_i_1/O
                         net (fo=8, routed)           0.580     8.566    DebUART_i/ordProject_0/U0/aux[143]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[142]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.508     8.488    DebUART_i/ordProject_0/U0/clk
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[142]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.768    DebUART_i/ordProject_0/U0/aux_reg[142]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[395]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.781ns (40.520%)  route 5.550ns (59.480%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.536     8.559    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[395]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[395]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[395]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[399]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.781ns (40.520%)  route 5.550ns (59.480%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.536     8.559    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[399]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[399]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[399]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[144]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.027ns (21.620%)  route 7.349ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.593     6.808    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.117     6.925 f  DebUART_i/ordProject_0/U0/aux[151]_i_3/O
                         net (fo=1, routed)           0.649     7.574    DebUART_i/ordProject_0/U0/aux[151]_i_3_n_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I5_O)        0.331     7.905 r  DebUART_i/ordProject_0/U0/aux[151]_i_1/O
                         net (fo=8, routed)           0.644     8.549    DebUART_i/ordProject_0/U0/aux[151]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[144]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.507     8.487    DebUART_i/ordProject_0/U0/clk
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[144]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X69Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.767    DebUART_i/ordProject_0/U0/aux_reg[144]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[145]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.027ns (21.620%)  route 7.349ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.593     6.808    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.117     6.925 f  DebUART_i/ordProject_0/U0/aux[151]_i_3/O
                         net (fo=1, routed)           0.649     7.574    DebUART_i/ordProject_0/U0/aux[151]_i_3_n_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I5_O)        0.331     7.905 r  DebUART_i/ordProject_0/U0/aux[151]_i_1/O
                         net (fo=8, routed)           0.644     8.549    DebUART_i/ordProject_0/U0/aux[151]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[145]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.507     8.487    DebUART_i/ordProject_0/U0/clk
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[145]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X69Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.767    DebUART_i/ordProject_0/U0/aux_reg[145]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DebUART_i/joinWords_0/U0/res_reg[431]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.164%)  route 0.285ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.587    -0.577    DebUART_i/joinWords_0/U0/clk
    SLICE_X76Y72         FDRE                                         r  DebUART_i/joinWords_0/U0/res_reg[431]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.429 r  DebUART_i/joinWords_0/U0/res_reg[431]/Q
                         net (fo=1, routed)           0.285    -0.144    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[35]
    RAMB36_X2Y13         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.900    -0.773    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.498    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                      0.243    -0.255    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_7
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.076    -0.496    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.412%)  route 0.133ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.565    -0.599    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X64Y87         FDSE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/Q
                         net (fo=4, routed)           0.133    -0.325    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S57_in
    SLICE_X62Y87         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.835    -0.838    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X62Y87         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/CLK
                         clock pessimism              0.275    -0.563    
    SLICE_X62Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.446    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.595    -0.569    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_0
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.865    -0.808    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.569    
    SLICE_X81Y81         FDRE (Hold_fdre_C_D)         0.075    -0.494    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.563    -0.601    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.404    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.833    -0.839    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.075    -0.526    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.590    -0.574    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.377    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_2
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.860    -0.813    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.574    
    SLICE_X79Y78         FDRE (Hold_fdre_C_D)         0.075    -0.499    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_3
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
    SLICE_X81Y78         FDRE (Hold_fdre_C_D)         0.075    -0.497    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_4
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.075    -0.497    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.594    -0.570    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.373    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_5
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.864    -0.809    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.570    
    SLICE_X81Y80         FDRE (Hold_fdre_C_D)         0.075    -0.495    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.566    -0.598    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.401    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.836    -0.837    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.239    -0.598    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.075    -0.523    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DebUART_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28     DebUART_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28     DebUART_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y87     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y87     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y93     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y93     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DebUART_clk_wiz_1_0
  To Clock:  clkfbout_DebUART_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DebUART_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DebUART_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0_1
  To Clock:  clk_out1_DebUART_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[392]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[392]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[392]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.967    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.762    DebUART_i/ordProject_0/U0/aux_reg[392]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[393]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[393]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[393]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.967    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.762    DebUART_i/ordProject_0/U0/aux_reg[393]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[394]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[394]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[394]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.967    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.762    DebUART_i/ordProject_0/U0/aux_reg[394]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 2.053ns (21.518%)  route 7.488ns (78.482%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.662     6.877    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X78Y50         LUT5 (Prop_lut5_I0_O)        0.119     6.996 f  DebUART_i/ordProject_0/U0/aux[79]_i_3/O
                         net (fo=1, routed)           0.605     7.601    DebUART_i/ordProject_0/U0/aux[79]_i_3_n_0
    SLICE_X77Y50         LUT6 (Prop_lut6_I5_O)        0.355     7.956 r  DebUART_i/ordProject_0/U0/aux[79]_i_1/O
                         net (fo=8, routed)           0.758     8.714    DebUART_i/ordProject_0/U0/aux[79]_i_1_n_0
    SLICE_X77Y49         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.727     8.706    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y49         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[76]/C
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X77Y49         FDRE (Setup_fdre_C_CE)      -0.205     8.915    DebUART_i/ordProject_0/U0/aux_reg[76]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[138]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.023ns (21.538%)  route 7.370ns (78.462%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.632     6.847    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.116     6.963 f  DebUART_i/ordProject_0/U0/aux[143]_i_3/O
                         net (fo=1, routed)           0.694     7.658    DebUART_i/ordProject_0/U0/aux[143]_i_3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.328     7.986 r  DebUART_i/ordProject_0/U0/aux[143]_i_1/O
                         net (fo=8, routed)           0.580     8.566    DebUART_i/ordProject_0/U0/aux[143]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[138]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.508     8.488    DebUART_i/ordProject_0/U0/clk
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[138]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.974    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.769    DebUART_i/ordProject_0/U0/aux_reg[138]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[142]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.023ns (21.538%)  route 7.370ns (78.462%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.632     6.847    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.116     6.963 f  DebUART_i/ordProject_0/U0/aux[143]_i_3/O
                         net (fo=1, routed)           0.694     7.658    DebUART_i/ordProject_0/U0/aux[143]_i_3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.328     7.986 r  DebUART_i/ordProject_0/U0/aux[143]_i_1/O
                         net (fo=8, routed)           0.580     8.566    DebUART_i/ordProject_0/U0/aux[143]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[142]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.508     8.488    DebUART_i/ordProject_0/U0/clk
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[142]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.974    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.769    DebUART_i/ordProject_0/U0/aux_reg[142]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[395]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.781ns (40.520%)  route 5.550ns (59.480%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.536     8.559    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[395]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[395]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.967    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.762    DebUART_i/ordProject_0/U0/aux_reg[395]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[399]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.781ns (40.520%)  route 5.550ns (59.480%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.536     8.559    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[399]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[399]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.967    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.762    DebUART_i/ordProject_0/U0/aux_reg[399]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[144]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.027ns (21.620%)  route 7.349ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.593     6.808    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.117     6.925 f  DebUART_i/ordProject_0/U0/aux[151]_i_3/O
                         net (fo=1, routed)           0.649     7.574    DebUART_i/ordProject_0/U0/aux[151]_i_3_n_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I5_O)        0.331     7.905 r  DebUART_i/ordProject_0/U0/aux[151]_i_1/O
                         net (fo=8, routed)           0.644     8.549    DebUART_i/ordProject_0/U0/aux[151]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[144]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.507     8.487    DebUART_i/ordProject_0/U0/clk
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[144]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X69Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.768    DebUART_i/ordProject_0/U0/aux_reg[144]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[145]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.027ns (21.620%)  route 7.349ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.593     6.808    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.117     6.925 f  DebUART_i/ordProject_0/U0/aux[151]_i_3/O
                         net (fo=1, routed)           0.649     7.574    DebUART_i/ordProject_0/U0/aux[151]_i_3_n_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I5_O)        0.331     7.905 r  DebUART_i/ordProject_0/U0/aux[151]_i_1/O
                         net (fo=8, routed)           0.644     8.549    DebUART_i/ordProject_0/U0/aux[151]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[145]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.507     8.487    DebUART_i/ordProject_0/U0/clk
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[145]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X69Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.768    DebUART_i/ordProject_0/U0/aux_reg[145]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DebUART_i/joinWords_0/U0/res_reg[431]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.164%)  route 0.285ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.587    -0.577    DebUART_i/joinWords_0/U0/clk
    SLICE_X76Y72         FDRE                                         r  DebUART_i/joinWords_0/U0/res_reg[431]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.429 r  DebUART_i/joinWords_0/U0/res_reg[431]/Q
                         net (fo=1, routed)           0.285    -0.144    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[35]
    RAMB36_X2Y13         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.900    -0.773    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.498    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                      0.243    -0.255    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_7
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.076    -0.496    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.412%)  route 0.133ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.565    -0.599    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X64Y87         FDSE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/Q
                         net (fo=4, routed)           0.133    -0.325    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S57_in
    SLICE_X62Y87         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.835    -0.838    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X62Y87         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/CLK
                         clock pessimism              0.275    -0.563    
    SLICE_X62Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.446    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.595    -0.569    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_0
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.865    -0.808    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.569    
    SLICE_X81Y81         FDRE (Hold_fdre_C_D)         0.075    -0.494    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.563    -0.601    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.404    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.833    -0.839    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.075    -0.526    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.590    -0.574    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.377    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_2
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.860    -0.813    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.574    
    SLICE_X79Y78         FDRE (Hold_fdre_C_D)         0.075    -0.499    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_3
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
    SLICE_X81Y78         FDRE (Hold_fdre_C_D)         0.075    -0.497    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_4
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.075    -0.497    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.594    -0.570    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.373    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_5
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.864    -0.809    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.570    
    SLICE_X81Y80         FDRE (Hold_fdre_C_D)         0.075    -0.495    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.566    -0.598    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.401    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.836    -0.837    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.239    -0.598    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.075    -0.523    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DebUART_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28     DebUART_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28     DebUART_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y87     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y87     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y93     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y93     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DebUART_clk_wiz_1_0_1
  To Clock:  clkfbout_DebUART_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DebUART_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DebUART_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0_1
  To Clock:  clk_out1_DebUART_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[392]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[392]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[392]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[392]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[393]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[393]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[393]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[393]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[394]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[394]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[394]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[394]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 2.053ns (21.518%)  route 7.488ns (78.482%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.662     6.877    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X78Y50         LUT5 (Prop_lut5_I0_O)        0.119     6.996 f  DebUART_i/ordProject_0/U0/aux[79]_i_3/O
                         net (fo=1, routed)           0.605     7.601    DebUART_i/ordProject_0/U0/aux[79]_i_3_n_0
    SLICE_X77Y50         LUT6 (Prop_lut6_I5_O)        0.355     7.956 r  DebUART_i/ordProject_0/U0/aux[79]_i_1/O
                         net (fo=8, routed)           0.758     8.714    DebUART_i/ordProject_0/U0/aux[79]_i_1_n_0
    SLICE_X77Y49         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.727     8.706    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y49         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[76]/C
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.074     9.119    
    SLICE_X77Y49         FDRE (Setup_fdre_C_CE)      -0.205     8.914    DebUART_i/ordProject_0/U0/aux_reg[76]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[138]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.023ns (21.538%)  route 7.370ns (78.462%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.632     6.847    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.116     6.963 f  DebUART_i/ordProject_0/U0/aux[143]_i_3/O
                         net (fo=1, routed)           0.694     7.658    DebUART_i/ordProject_0/U0/aux[143]_i_3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.328     7.986 r  DebUART_i/ordProject_0/U0/aux[143]_i_1/O
                         net (fo=8, routed)           0.580     8.566    DebUART_i/ordProject_0/U0/aux[143]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[138]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.508     8.488    DebUART_i/ordProject_0/U0/clk
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[138]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.768    DebUART_i/ordProject_0/U0/aux_reg[138]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[142]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.023ns (21.538%)  route 7.370ns (78.462%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.632     6.847    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.116     6.963 f  DebUART_i/ordProject_0/U0/aux[143]_i_3/O
                         net (fo=1, routed)           0.694     7.658    DebUART_i/ordProject_0/U0/aux[143]_i_3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.328     7.986 r  DebUART_i/ordProject_0/U0/aux[143]_i_1/O
                         net (fo=8, routed)           0.580     8.566    DebUART_i/ordProject_0/U0/aux[143]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[142]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.508     8.488    DebUART_i/ordProject_0/U0/clk
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[142]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.768    DebUART_i/ordProject_0/U0/aux_reg[142]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[395]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.781ns (40.520%)  route 5.550ns (59.480%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.536     8.559    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[395]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[395]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[395]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[399]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.781ns (40.520%)  route 5.550ns (59.480%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.536     8.559    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[399]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[399]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[399]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[144]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.027ns (21.620%)  route 7.349ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.593     6.808    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.117     6.925 f  DebUART_i/ordProject_0/U0/aux[151]_i_3/O
                         net (fo=1, routed)           0.649     7.574    DebUART_i/ordProject_0/U0/aux[151]_i_3_n_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I5_O)        0.331     7.905 r  DebUART_i/ordProject_0/U0/aux[151]_i_1/O
                         net (fo=8, routed)           0.644     8.549    DebUART_i/ordProject_0/U0/aux[151]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[144]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.507     8.487    DebUART_i/ordProject_0/U0/clk
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[144]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X69Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.767    DebUART_i/ordProject_0/U0/aux_reg[144]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[145]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.027ns (21.620%)  route 7.349ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.593     6.808    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.117     6.925 f  DebUART_i/ordProject_0/U0/aux[151]_i_3/O
                         net (fo=1, routed)           0.649     7.574    DebUART_i/ordProject_0/U0/aux[151]_i_3_n_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I5_O)        0.331     7.905 r  DebUART_i/ordProject_0/U0/aux[151]_i_1/O
                         net (fo=8, routed)           0.644     8.549    DebUART_i/ordProject_0/U0/aux[151]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[145]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.507     8.487    DebUART_i/ordProject_0/U0/clk
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[145]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X69Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.767    DebUART_i/ordProject_0/U0/aux_reg[145]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DebUART_i/joinWords_0/U0/res_reg[431]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.164%)  route 0.285ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.587    -0.577    DebUART_i/joinWords_0/U0/clk
    SLICE_X76Y72         FDRE                                         r  DebUART_i/joinWords_0/U0/res_reg[431]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.429 r  DebUART_i/joinWords_0/U0/res_reg[431]/Q
                         net (fo=1, routed)           0.285    -0.144    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[35]
    RAMB36_X2Y13         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.900    -0.773    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.498    
                         clock uncertainty            0.074    -0.423    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                      0.243    -0.180    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_7
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.076    -0.422    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.412%)  route 0.133ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.565    -0.599    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X64Y87         FDSE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/Q
                         net (fo=4, routed)           0.133    -0.325    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S57_in
    SLICE_X62Y87         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.835    -0.838    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X62Y87         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/CLK
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X62Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.372    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.595    -0.569    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_0
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.865    -0.808    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X81Y81         FDRE (Hold_fdre_C_D)         0.075    -0.420    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.563    -0.601    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.404    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.833    -0.839    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.075    -0.452    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.590    -0.574    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.377    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_2
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.860    -0.813    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X79Y78         FDRE (Hold_fdre_C_D)         0.075    -0.425    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_3
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X81Y78         FDRE (Hold_fdre_C_D)         0.075    -0.423    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_4
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.075    -0.423    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.594    -0.570    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.373    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_5
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.864    -0.809    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X81Y80         FDRE (Hold_fdre_C_D)         0.075    -0.421    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.566    -0.598    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.401    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.836    -0.837    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.075    -0.449    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0
  To Clock:  clk_out1_DebUART_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[392]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[392]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[392]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[392]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[393]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[393]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[393]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[393]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[394]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.781ns (40.277%)  route 5.607ns (59.723%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.592     8.615    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[394]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X67Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[394]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[394]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 2.053ns (21.518%)  route 7.488ns (78.482%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.662     6.877    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X78Y50         LUT5 (Prop_lut5_I0_O)        0.119     6.996 f  DebUART_i/ordProject_0/U0/aux[79]_i_3/O
                         net (fo=1, routed)           0.605     7.601    DebUART_i/ordProject_0/U0/aux[79]_i_3_n_0
    SLICE_X77Y50         LUT6 (Prop_lut6_I5_O)        0.355     7.956 r  DebUART_i/ordProject_0/U0/aux[79]_i_1/O
                         net (fo=8, routed)           0.758     8.714    DebUART_i/ordProject_0/U0/aux[79]_i_1_n_0
    SLICE_X77Y49         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.727     8.706    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y49         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[76]/C
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.074     9.119    
    SLICE_X77Y49         FDRE (Setup_fdre_C_CE)      -0.205     8.914    DebUART_i/ordProject_0/U0/aux_reg[76]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[138]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.023ns (21.538%)  route 7.370ns (78.462%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.632     6.847    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.116     6.963 f  DebUART_i/ordProject_0/U0/aux[143]_i_3/O
                         net (fo=1, routed)           0.694     7.658    DebUART_i/ordProject_0/U0/aux[143]_i_3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.328     7.986 r  DebUART_i/ordProject_0/U0/aux[143]_i_1/O
                         net (fo=8, routed)           0.580     8.566    DebUART_i/ordProject_0/U0/aux[143]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[138]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.508     8.488    DebUART_i/ordProject_0/U0/clk
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[138]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.768    DebUART_i/ordProject_0/U0/aux_reg[138]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[142]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.023ns (21.538%)  route 7.370ns (78.462%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.632     6.847    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.116     6.963 f  DebUART_i/ordProject_0/U0/aux[143]_i_3/O
                         net (fo=1, routed)           0.694     7.658    DebUART_i/ordProject_0/U0/aux[143]_i_3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.328     7.986 r  DebUART_i/ordProject_0/U0/aux[143]_i_1/O
                         net (fo=8, routed)           0.580     8.566    DebUART_i/ordProject_0/U0/aux[143]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[142]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.508     8.488    DebUART_i/ordProject_0/U0/clk
    SLICE_X63Y61         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[142]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.768    DebUART_i/ordProject_0/U0/aux_reg[142]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[395]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.781ns (40.520%)  route 5.550ns (59.480%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.536     8.559    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[395]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[395]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[395]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[399]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.781ns (40.520%)  route 5.550ns (59.480%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.768    -0.772    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      2.454     1.682 f  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOPBDOP[3]
                         net (fo=2, routed)           1.463     3.145    DebUART_i/ordProject_0/U0/dataIn[179]
    SLICE_X83Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.269 f  DebUART_i/ordProject_0/U0/aux[511]_i_191/O
                         net (fo=1, routed)           0.000     3.269    DebUART_i/ordProject_0/U0/aux[511]_i_191_n_0
    SLICE_X83Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     3.514 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_84/O
                         net (fo=1, routed)           1.272     4.786    DebUART_i/ordProject_0/U0/aux_reg[511]_i_84_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I0_O)        0.298     5.084 r  DebUART_i/ordProject_0/U0/aux[511]_i_38/O
                         net (fo=1, routed)           0.000     5.084    DebUART_i/ordProject_0/U0/aux[511]_i_38_n_0
    SLICE_X73Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     5.322 r  DebUART_i/ordProject_0/U0/aux_reg[511]_i_13/O
                         net (fo=2, routed)           0.818     6.140    DebUART_i/ordProject_0/U0/aux_reg[511]_i_13_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I1_O)        0.298     6.438 f  DebUART_i/ordProject_0/U0/aux[511]_i_6/O
                         net (fo=64, routed)          1.461     7.899    DebUART_i/ordProject_0/U0/aux[511]_i_6_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  DebUART_i/ordProject_0/U0/aux[399]_i_1/O
                         net (fo=8, routed)           0.536     8.559    DebUART_i/ordProject_0/U0/aux[399]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[399]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.501     8.481    DebUART_i/ordProject_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[399]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205     8.761    DebUART_i/ordProject_0/U0/aux_reg[399]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[144]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.027ns (21.620%)  route 7.349ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.593     6.808    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.117     6.925 f  DebUART_i/ordProject_0/U0/aux[151]_i_3/O
                         net (fo=1, routed)           0.649     7.574    DebUART_i/ordProject_0/U0/aux[151]_i_3_n_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I5_O)        0.331     7.905 r  DebUART_i/ordProject_0/U0/aux[151]_i_1/O
                         net (fo=8, routed)           0.644     8.549    DebUART_i/ordProject_0/U0/aux[151]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[144]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.507     8.487    DebUART_i/ordProject_0/U0/clk
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[144]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X69Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.767    DebUART_i/ordProject_0/U0/aux_reg[144]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 DebUART_i/ordProject_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/ordProject_0/U0/aux_reg[145]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.027ns (21.620%)  route 7.349ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.713    -0.827    DebUART_i/ordProject_0/U0/clk
    SLICE_X77Y62         FDRE                                         r  DebUART_i/ordProject_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  DebUART_i/ordProject_0/U0/index_reg[0]/Q
                         net (fo=494, routed)         1.893     1.522    DebUART_i/ordProject_0/U0/index[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I2_O)        0.146     1.668 f  DebUART_i/ordProject_0/U0/aux[487]_i_25/O
                         net (fo=1, routed)           0.440     2.108    DebUART_i/ordProject_0/U0/aux[487]_i_25_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.328     2.436 r  DebUART_i/ordProject_0/U0/aux[487]_i_13/O
                         net (fo=1, routed)           1.105     3.541    DebUART_i/ordProject_0/U0/aux[487]_i_13_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.665 r  DebUART_i/ordProject_0/U0/aux[487]_i_7/O
                         net (fo=62, routed)          1.026     4.690    DebUART_i/ordProject_0/U0/aux[487]_i_7_n_0
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.814 r  DebUART_i/ordProject_0/U0/aux[511]_i_26/O
                         net (fo=1, routed)           0.000     4.814    DebUART_i/ordProject_0/U0/aux[511]_i_26_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.215 f  DebUART_i/ordProject_0/U0/aux_reg[511]_i_9/CO[3]
                         net (fo=813, routed)         1.593     6.808    DebUART_i/ordProject_0/U0/next_aux1
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.117     6.925 f  DebUART_i/ordProject_0/U0/aux[151]_i_3/O
                         net (fo=1, routed)           0.649     7.574    DebUART_i/ordProject_0/U0/aux[151]_i_3_n_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I5_O)        0.331     7.905 r  DebUART_i/ordProject_0/U0/aux[151]_i_1/O
                         net (fo=8, routed)           0.644     8.549    DebUART_i/ordProject_0/U0/aux[151]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[145]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        1.507     8.487    DebUART_i/ordProject_0/U0/clk
    SLICE_X69Y64         FDRE                                         r  DebUART_i/ordProject_0/U0/aux_reg[145]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X69Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.767    DebUART_i/ordProject_0/U0/aux_reg[145]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DebUART_i/joinWords_0/U0/res_reg[431]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.164%)  route 0.285ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.587    -0.577    DebUART_i/joinWords_0/U0/clk
    SLICE_X76Y72         FDRE                                         r  DebUART_i/joinWords_0/U0/res_reg[431]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.429 r  DebUART_i/joinWords_0/U0/res_reg[431]/Q
                         net (fo=1, routed)           0.285    -0.144    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[35]
    RAMB36_X2Y13         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.900    -0.773    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.498    
                         clock uncertainty            0.074    -0.423    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                      0.243    -0.180    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_7
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.076    -0.422    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.412%)  route 0.133ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.565    -0.599    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X64Y87         FDSE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/Q
                         net (fo=4, routed)           0.133    -0.325    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S57_in
    SLICE_X62Y87         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.835    -0.838    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X62Y87         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/CLK
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X62Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.372    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.595    -0.569    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_0
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.865    -0.808    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y81         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X81Y81         FDRE (Hold_fdre_C_D)         0.075    -0.420    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.563    -0.601    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.404    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.833    -0.839    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X63Y101        FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.075    -0.452    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.590    -0.574    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.377    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_2
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.860    -0.813    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X79Y78         FDRE (Hold_fdre_C_D)         0.075    -0.425    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_3
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X81Y78         FDRE (Hold_fdre_C_D)         0.075    -0.423    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.592    -0.572    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.375    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_4
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.862    -0.811    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X79Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.075    -0.423    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.594    -0.570    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.373    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_5
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.864    -0.809    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X81Y80         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X81Y80         FDRE (Hold_fdre_C_D)         0.075    -0.421    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.566    -0.598    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.401    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3050, routed)        0.836    -0.837    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X57Y99         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.075    -0.449    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.508ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.603ns  (logic 0.486ns (30.319%)  route 1.117ns (69.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 35.019 - 33.333 ) 
    Source Clock Delay      (SCD):    1.995ns = ( 18.661 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.995    18.661    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X56Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.362    19.023 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.730    19.753    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124    19.877 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.387    20.264    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X57Y98         FDCE                                         f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.686    35.019    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.287    35.306    
                         clock uncertainty           -0.035    35.270    
    SLICE_X57Y98         FDCE (Recov_fdce_C_CLR)     -0.498    34.772    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         34.772    
                         arrival time                         -20.264    
  -------------------------------------------------------------------
                         slack                                 14.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.310ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.564ns  (logic 0.163ns (28.904%)  route 0.401ns (71.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.796ns = ( 17.462 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.796    17.462    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X56Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.118    17.580 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.282    17.862    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.045    17.907 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.119    18.026    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X57Y98         FDCE                                         f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.933     0.933    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y98         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.124     0.809    
                         clock uncertainty            0.035     0.844    
    SLICE_X57Y98         FDCE (Remov_fdce_C_CLR)     -0.128     0.716    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                          18.026    
  -------------------------------------------------------------------
                         slack                                 17.310    





