// Seed: 2916514300
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3
);
  parameter id_5 = 1;
  logic id_6;
  ;
  logic id_7 = 1 - -1;
  assign module_1.id_3 = 0;
  assign id_6 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output wand id_4
);
  assign id_4 = id_2;
  integer id_6;
  ;
  id_7 :
  assert property (@(id_1 or id_2) 1)
  else;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_2
  );
  assign id_7 = -1;
  logic [1 : -1] id_8 = (id_7) ? id_6 : 1 ? id_7 : 1;
endmodule
