0.6
2018.2
Jun 14 2018
20:07:38
/home/alicemare/Documents/HDL/lab2/lab2_3_2/lab2_3_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/alicemare/Documents/HDL/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/full_adder.v,1539958034,verilog,,/home/alicemare/Documents/HDL/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/rca_dataflow.v,,full_adder,,,,,,,,
/home/alicemare/Documents/HDL/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/rca_dataflow.v,1539959383,verilog,,,,rca_dataflow,,,,,,,,
