# sg13g2_pipeadc_3b
(c) 2025 Michael Koefinger, Dominik Brandstetter

3-bit Pipeline ADC. Design scripts, schematics and verilog.

# Content
- `.designinit`: setup pdk paths
- `xschemrc`: custom mosfet device annotation
- `python`: system level design and gm/Id design scripts
- `xschem`: schematics and testbench schematics with ngspice code
- `verilog`
  - `verilog/rtl`: RTL description of the encoder, verilated shared-object files
  - `verilog/sim`: verilog testbench and simulation scripts
