0.7
2020.2
Nov 18 2020
09:47:47
E:/STM32SSC/FPGA/Code/5_Priority_alarm/5_Priority_alarm.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/STM32SSC/FPGA/Code/5_Priority_alarm/5_Priority_alarm.srcs/sim_1/new/priority_alarm_test.v,1716392862,verilog,,,,tb_priority_alarm,,,,,,,,
E:/STM32SSC/FPGA/Code/5_Priority_alarm/5_Priority_alarm.srcs/sources_1/new/priority_alarm.v,1716392501,verilog,,E:/STM32SSC/FPGA/Code/5_Priority_alarm/5_Priority_alarm.srcs/sim_1/new/priority_alarm_test.v,,priority_alarm,,,,,,,,
