

================================================================
== Vivado HLS Report for 'proc_2'
================================================================
* Date:           Tue Aug 20 00:46:26 2019

* Version:        2019.2.0 (Build 2619705 on Thu Aug 15 14:33:04 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     7.898|        3.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+------------+------------+-----+-----+---------+
    |  Latency  |     Latency Realtime    |  Interval | Pipeline|
    | min | max |     min    |     max    | min | max |   Type  |
    +-----+-----+------------+------------+-----+-----+---------+
    |   13|   13| 0.103 (us) | 0.103 (us) |   13|   13|   none  |
    +-----+-----+------------+------------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   11|   11|         3|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel2, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel1, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_V_dest_V, i5 %B_V_id_V, i1 %B_V_last_V, i2 %B_V_user_V, i4 %B_V_strb_V, i4 %B_V_keep_V, i32 %B_V_data_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%br_ln59 = br void %for.body" [example.cpp:59]   --->   Operation 9 'br' 'br_ln59' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i4, void %entry, i4 %i_1, void %for.body.split"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.96ns)   --->   "%icmp_ln59 = icmp_eq  i4 %i, i4" [example.cpp:59]   --->   Operation 12 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 21 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.99ns)   --->   "%i_1 = add i4 %i, i4" [example.cpp:59]   --->   Operation 14 'add' 'i_1' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 15 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.body.split, void %for.end" [example.cpp:59]   --->   Operation 15 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.96ns)   --->   "%icmp_ln60 = icmp_ult  i4 %i, i4" [example.cpp:60]   --->   Operation 16 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.96> <Core = "Cmp">   --->   Core 21 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.89>
ST_3 : Operation 17 [1/1] (3.40ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %data_channel2" [/proj/xbuilds/2019.2_0816_1/installs/lin64/Vitis/HEAD/common/technology/autopilot/hls_stream_39.h:90]   --->   Operation 17 'read' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 3.40> <Core = "FIFO_LUTRAM">   --->   Core 31 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 18 [1/1] (3.40ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %data_channel1" [/proj/xbuilds/2019.2_0816_1/installs/lin64/Vitis/HEAD/common/technology/autopilot/hls_stream_39.h:90]   --->   Operation 18 'read' 'tmp_1' <Predicate = (!icmp_ln59)> <Delay = 3.40> <Core = "FIFO_LUTRAM">   --->   Core 31 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 19 [1/1] (1.89ns)   --->   "%add = add i32 %tmp_1, i32 %tmp" [/proj/xbuilds/2019.2_0816_1/installs/lin64/Vitis/HEAD/common/technology/autopilot/hls_stream_39.h:90]   --->   Operation 19 'add' 'add' <Predicate = (!icmp_ln59)> <Delay = 1.89> <Core = "AddSub">   --->   Core 15 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (1.89ns)   --->   "%add_ln63 = add i32 %add, i32" [example.cpp:63]   --->   Operation 20 'add' 'add_ln63' <Predicate = (!icmp_ln59 & !icmp_ln60)> <Delay = 1.89> <Core = "AddSub">   --->   Core 15 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.70ns)   --->   "%select_ln60 = select i1 %icmp_ln60, i32 %add, i32 %add_ln63" [example.cpp:60]   --->   Operation 21 'select' 'select_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.70> <Core = "Sel">   --->   Core 22 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%write_ln178 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, i32 %select_ln60, i4, i4, i2, i1, i5, i6"   --->   Operation 22 'write' 'write_ln178' <Predicate = (!icmp_ln59)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%write_ln178 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, i32 %select_ln60, i4, i4, i2, i1, i5, i6"   --->   Operation 23 'write' 'write_ln178' <Predicate = (!icmp_ln59)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [example.cpp:66]   --->   Operation 25 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_channel1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_channel2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln59           (br               ) [ 011110]
i                 (phi              ) [ 001000]
specpipeline_ln0  (specpipeline     ) [ 000000]
icmp_ln59         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i_1               (add              ) [ 011110]
br_ln59           (br               ) [ 000000]
icmp_ln60         (icmp             ) [ 001100]
tmp               (read             ) [ 000000]
tmp_1             (read             ) [ 000000]
add               (add              ) [ 000000]
add_ln63          (add              ) [ 000000]
select_ln60       (select           ) [ 001010]
write_ln178       (write            ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln66          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_channel1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_channel2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="0" index="3" bw="4" slack="0"/>
<pin id="79" dir="0" index="4" bw="2" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="0" index="6" bw="5" slack="0"/>
<pin id="82" dir="0" index="7" bw="6" slack="0"/>
<pin id="83" dir="0" index="8" bw="32" slack="0"/>
<pin id="84" dir="0" index="9" bw="1" slack="0"/>
<pin id="85" dir="0" index="10" bw="1" slack="0"/>
<pin id="86" dir="0" index="11" bw="1" slack="0"/>
<pin id="87" dir="0" index="12" bw="1" slack="0"/>
<pin id="88" dir="0" index="13" bw="1" slack="0"/>
<pin id="89" dir="0" index="14" bw="1" slack="0"/>
<pin id="90" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln178/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="1"/>
<pin id="107" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln59_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln60_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln63_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln60_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="icmp_ln59_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln60_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="168" class="1005" name="select_ln60_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="50" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="50" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="74" pin=9"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="74" pin=10"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="74" pin=11"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="74" pin=12"/></net>

<net id="103"><net_src comp="58" pin="0"/><net_sink comp="74" pin=13"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="74" pin=14"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="109" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="109" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="109" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="68" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="62" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="134" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="140" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="74" pin=8"/></net>

<net id="157"><net_src comp="116" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="122" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="166"><net_src comp="128" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="171"><net_src comp="146" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="74" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V_data_V | {4 }
	Port: B_V_keep_V | {4 }
	Port: B_V_strb_V | {4 }
	Port: B_V_user_V | {4 }
	Port: B_V_last_V | {4 }
	Port: B_V_id_V | {4 }
	Port: B_V_dest_V | {4 }
 - Input state : 
	Port: proc_2 : data_channel1 | {3 }
	Port: proc_2 : data_channel2 | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln59 : 1
		i_1 : 1
		br_ln59 : 2
		icmp_ln60 : 1
	State 3
		add_ln63 : 1
		select_ln60 : 2
		write_ln178 : 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     i_1_fu_122     |    0    |    6    |
|    add   |     add_fu_134     |    0    |    32   |
|          |   add_ln63_fu_140  |    0    |    32   |
|----------|--------------------|---------|---------|
|  select  | select_ln60_fu_146 |    0    |    32   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln59_fu_116  |    0    |    2    |
|          |  icmp_ln60_fu_128  |    0    |    2    |
|----------|--------------------|---------|---------|
|   read   |   tmp_read_fu_62   |    0    |    0    |
|          |  tmp_1_read_fu_68  |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_74  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   106   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_158    |    4   |
|     i_reg_105     |    4   |
| icmp_ln59_reg_154 |    1   |
| icmp_ln60_reg_163 |    1   |
|select_ln60_reg_168|   32   |
+-------------------+--------+
|       Total       |   42   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_74 |  p8  |   2  |  32  |   64   ||    3    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  0.466  ||    3    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   106  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    3   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   42   |   109  |
+-----------+--------+--------+--------+
