{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651670715478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651670715478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 10:25:15 2022 " "Processing started: Wed May 04 10:25:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651670715478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651670715478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BRAM -c BRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BRAM -c BRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651670715479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651670715808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bram_main.vhd 2 1 " "Using design file bram_main.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRAM_MAIN-Behavior " "Found design unit 1: BRAM_MAIN-Behavior" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651670716265 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRAM_MAIN " "Found entity 1: BRAM_MAIN" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651670716265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1651670716265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BRAM_MAIN " "Elaborating entity \"BRAM_MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651670716270 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "READDATA bram_main.vhd(10) " "VHDL Signal Declaration warning at bram_main.vhd(10): used implicit default value for signal \"READDATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1651670716271 "|BRAM_MAIN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VDD bram_main.vhd(21) " "Verilog HDL or VHDL warning at bram_main.vhd(21): object \"VDD\" assigned a value but never read" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1651670716272 "|BRAM_MAIN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GND bram_main.vhd(21) " "Verilog HDL or VHDL warning at bram_main.vhd(21): object \"GND\" assigned a value but never read" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1651670716272 "|BRAM_MAIN"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "READDATA\[0\] GND " "Pin \"READDATA\[0\]\" is stuck at GND" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651670716585 "|BRAM_MAIN|READDATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "READDATA\[1\] GND " "Pin \"READDATA\[1\]\" is stuck at GND" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651670716585 "|BRAM_MAIN|READDATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "READDATA\[2\] GND " "Pin \"READDATA\[2\]\" is stuck at GND" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651670716585 "|BRAM_MAIN|READDATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "READDATA\[3\] GND " "Pin \"READDATA\[3\]\" is stuck at GND" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651670716585 "|BRAM_MAIN|READDATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "READDATA\[4\] GND " "Pin \"READDATA\[4\]\" is stuck at GND" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651670716585 "|BRAM_MAIN|READDATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "READDATA\[5\] GND " "Pin \"READDATA\[5\]\" is stuck at GND" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651670716585 "|BRAM_MAIN|READDATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "READDATA\[6\] GND " "Pin \"READDATA\[6\]\" is stuck at GND" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651670716585 "|BRAM_MAIN|READDATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "READDATA\[7\] GND " "Pin \"READDATA\[7\]\" is stuck at GND" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651670716585 "|BRAM_MAIN|READDATA[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1651670716585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1651670716743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WRITEDATA\[0\] " "No output dependent on input pin \"WRITEDATA\[0\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|WRITEDATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WRITEDATA\[1\] " "No output dependent on input pin \"WRITEDATA\[1\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|WRITEDATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WRITEDATA\[2\] " "No output dependent on input pin \"WRITEDATA\[2\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|WRITEDATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WRITEDATA\[3\] " "No output dependent on input pin \"WRITEDATA\[3\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|WRITEDATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WRITEDATA\[4\] " "No output dependent on input pin \"WRITEDATA\[4\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|WRITEDATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WRITEDATA\[5\] " "No output dependent on input pin \"WRITEDATA\[5\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|WRITEDATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WRITEDATA\[6\] " "No output dependent on input pin \"WRITEDATA\[6\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|WRITEDATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WRITEDATA\[7\] " "No output dependent on input pin \"WRITEDATA\[7\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|WRITEDATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR_EN " "No output dependent on input pin \"WR_EN\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|WR_EN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RD_EN " "No output dependent on input pin \"RD_EN\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|RD_EN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CS " "No output dependent on input pin \"CS\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[0\] " "No output dependent on input pin \"ADD\[0\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[1\] " "No output dependent on input pin \"ADD\[1\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[2\] " "No output dependent on input pin \"ADD\[2\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[3\] " "No output dependent on input pin \"ADD\[3\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[4\] " "No output dependent on input pin \"ADD\[4\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[5\] " "No output dependent on input pin \"ADD\[5\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[6\] " "No output dependent on input pin \"ADD\[6\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[7\] " "No output dependent on input pin \"ADD\[7\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[8\] " "No output dependent on input pin \"ADD\[8\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[9\] " "No output dependent on input pin \"ADD\[9\]\"" {  } { { "bram_main.vhd" "" { Text "C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab5v3/bram_main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651670716789 "|BRAM_MAIN|ADD[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1651670716789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1651670716792 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1651670716792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1651670716792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651670716815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 10:25:16 2022 " "Processing ended: Wed May 04 10:25:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651670716815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651670716815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651670716815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651670716815 ""}
