INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/3-8_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/T4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T4
