IP Upgrade report for test1280M
Mon May 24 15:40:37 2021
Quartus Prime Version 21.1.0 Build 169 03/24/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; IP Upgrade Summary                                                        ;
+------------------------------+--------------------------------------------+
; IP Components Upgrade Status ; Passed - Mon May 24 15:40:36 2021          ;
; Quartus Prime Version        ; 21.1.0 Build 169 03/24/2021 SC Pro Edition ;
; Revision Name                ; test1280M                                  ;
; Top-level Entity Name        ; test1280M                                  ;
; Family                       ; Cyclone 10 GX                              ;
+------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                              ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File ; Generation File Path ; New Source File ; Message ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+
; genclktree  ; altera_iopll   ; 18.1    ; src/genclktree.ip    ; src/genclktree.ip    ;                 ;         ;
; genclkRB    ; altera_iopll   ; 18.1    ; src/genclkRB.ip      ; src/genclkRB.ip      ;                 ;         ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree.ip" to "C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree.BAK.ip"
Info (11902): Backing up file "src/genclktree/synth/genclktree.v" to "C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree.BAK.v"
Info (11902): Backing up file "C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB.ip" to "C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB.BAK.ip"
Info (11902): Backing up file "src/genclkRB/synth/genclkRB.v" to "C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB.BAK.v"
Info (20325): 2021.05.24.15:37:53 Info: Batch generation will generate the listed files in this order: C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree.ip, src/genclkRB.ip
Info (20325): 2021.05.24.15:38:05 Info: Starting to upgrade the IP cores in the Platform Designer system
Info (20325): 2021.05.24.15:38:05 Info: Finished upgrading the ip cores
Info (20325): 2021.05.24.15:38:07 Info: Starting to upgrade the IP cores in the Platform Designer system
Info (20325): 2021.05.24.15:38:07 Info: Finished upgrading the ip cores
Info (20325): ***************************************************************
Info (20325): Quartus is a registered trademark of Intel Corporation in the
Info (20325): US and other countries.  Portions of the Quartus Prime software
Info (20325): code, and other portions of the code included in this download
Info (20325): or on this DVD, are licensed to Intel Corporation and are the
Info (20325): copyrighted property of third parties. For license details,
Info (20325): refer to the End User License Agreement at
Info (20325): http://fpgasoftware.intel.com/eula.
Info (20325): ***************************************************************
Info (20325): 2021.05.24.15:38:41 Info: Batch generation will generate the listed files in this order: C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree.ip, src/genclkRB.ip
Info (20325): 2021.05.24.15:38:54 Info: Parallel IP Generation is enabled.
Info (20325): 2021.05.24.15:38:54 Info: Platform Designer will attempt to use 2 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
Info (20325): 2021.05.24.15:38:54 Info:
Info (20325): 2021.05.24.15:38:54 Info: Starting: Platform Designer system generation
Info (20325): 2021.05.24.15:40:35 Info:
Info (20325): 2021.05.24.15:40:35 Info: Saving generation log to C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/genclkRB_generation.rpt
Info (20325): 2021.05.24.15:40:35 Info: Generated by version: 21.1 build 169
Info (20325): 2021.05.24.15:40:35 Info: Starting: Create simulation model
Info (20325): 2021.05.24.15:40:35 Info: qsys-generate "C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB.ip" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB" --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info (20325): 2021.05.24.15:40:35 Info: genclkRB.iopll_0: Able to implement PLL with user settings
Info (20325): 2021.05.24.15:40:35 Info: genclkRB: "Transforming system: genclkRB"
Info (20325): 2021.05.24.15:40:35 Info: genclkRB: "Naming system components in system: genclkRB"
Info (20325): 2021.05.24.15:40:35 Info: genclkRB: "Processing generation queue"
Info (20325): 2021.05.24.15:40:35 Info: genclkRB: "Generating: genclkRB"
Info (20325): 2021.05.24.15:40:35 Info: genclkRB: "Generating: genclkRB_altera_iopll_1931_n5xoe5y"
Info (20325): 2021.05.24.15:40:35 Info: genclkRB: Done "genclkRB" with 2 modules, 2 files
Info (20325): 2021.05.24.15:40:35 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/ directory:
Info (20325): 2021.05.24.15:40:35 Info: common/riviera_files.tcl
Info (20325): 2021.05.24.15:40:35 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/ directory:
Info (20325): 2021.05.24.15:40:35 Info: common/modelsim_files.tcl
Info (20325): 2021.05.24.15:40:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/.
Info (20325): 2021.05.24.15:40:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2021.05.24.15:40:35 Info: qsys-generate succeeded.
Info (20325): 2021.05.24.15:40:35 Info: Finished: Create simulation model
Info (20325): 2021.05.24.15:40:35 Info: Starting: Create Modelsim Project.
Info (20325): 2021.05.24.15:40:35 Info: sim-script-gen --system-file="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB.ip" --output-directory="C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/" --use-relative-paths=true
Info (20325): 2021.05.24.15:40:35 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/ directory:
Info (20325): 2021.05.24.15:40:35 Info: aldec/rivierapro_setup.tcl
Info (20325): 2021.05.24.15:40:35 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/ directory:
Info (20325): 2021.05.24.15:40:35 Info: mentor/msim_setup.tcl
Info (20325): 2021.05.24.15:40:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/.
Info (20325): 2021.05.24.15:40:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2021.05.24.15:40:35 Info: Finished: Create Modelsim Project.
Info (20325): 2021.05.24.15:40:35 Info: Starting: Create block symbol file (.bsf)
Info (20325): 2021.05.24.15:40:35 Info: qsys-generate "C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB.ip" --block-symbol-file --output-directory="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB" --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info (20325): 2021.05.24.15:40:35 Info: genclkRB.iopll_0: Able to implement PLL with user settings
Info (20325): 2021.05.24.15:40:35 Info: qsys-generate succeeded.
Info (20325): 2021.05.24.15:40:35 Info: Finished: Create block symbol file (.bsf)
Info (20325): 2021.05.24.15:40:35 Info:
Info (20325): 2021.05.24.15:40:35 Info: Starting: Create HDL design files for synthesis
Info (20325): 2021.05.24.15:40:36 Info: qsys-generate "C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB.ip" --synthesis=VERILOG --output-directory="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB" --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info (20325): 2021.05.24.15:40:36 Info: genclkRB.iopll_0: Able to implement PLL with user settings
Info (20325): 2021.05.24.15:40:36 Info: genclkRB: "Transforming system: genclkRB"
Info (20325): 2021.05.24.15:40:36 Info: genclkRB: "Naming system components in system: genclkRB"
Info (20325): 2021.05.24.15:40:36 Info: genclkRB: "Processing generation queue"
Info (20325): 2021.05.24.15:40:36 Info: genclkRB: "Generating: genclkRB"
Info (20325): 2021.05.24.15:40:36 Info: genclkRB: "Generating: genclkRB_altera_iopll_1931_n5xoe5y"
Info (20325): 2021.05.24.15:40:36 Info: genclkRB: Done "genclkRB" with 2 modules, 2 files
Info (20325): 2021.05.24.15:40:36 Info: qsys-generate succeeded.
Info (20325): 2021.05.24.15:40:36 Info: Finished: Create HDL design files for synthesis
Info (20325): 2021.05.24.15:40:36 Info:
Info (20325): 2021.05.24.15:40:36 Info: Saving generation log to C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/genclktree_generation.rpt
Info (20325): 2021.05.24.15:40:36 Info: Generated by version: 21.1 build 169
Info (20325): 2021.05.24.15:40:36 Info: Starting: Create simulation model
Info (20325): 2021.05.24.15:40:36 Info: qsys-generate "C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclktree.ip" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclktree" --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info (20325): 2021.05.24.15:40:36 Info: genclktree.iopll_0: Able to implement PLL with user settings
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Transforming system: genclktree"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Naming system components in system: genclktree"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Processing generation queue"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Generating: genclktree"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Generating: genclktree_altera_iopll_1931_dnmm4ra"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: Done "genclktree" with 2 modules, 2 files
Info (20325): 2021.05.24.15:40:36 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/sim/ directory:
Info (20325): 2021.05.24.15:40:36 Info: common/modelsim_files.tcl
Info (20325): 2021.05.24.15:40:36 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/sim/ directory:
Info (20325): 2021.05.24.15:40:36 Info: common/riviera_files.tcl
Info (20325): 2021.05.24.15:40:36 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/sim/.
Info (20325): 2021.05.24.15:40:36 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2021.05.24.15:40:36 Info: qsys-generate succeeded.
Info (20325): 2021.05.24.15:40:36 Info: Finished: Create simulation model
Info (20325): 2021.05.24.15:40:36 Info: Starting: Create Modelsim Project.
Info (20325): 2021.05.24.15:40:36 Info: sim-script-gen --system-file="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclktree.ip" --output-directory="C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/sim/" --use-relative-paths=true
Info (20325): 2021.05.24.15:40:36 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/sim/ directory:
Info (20325): 2021.05.24.15:40:36 Info: mentor/msim_setup.tcl
Info (20325): 2021.05.24.15:40:36 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/sim/ directory:
Info (20325): 2021.05.24.15:40:36 Info: aldec/rivierapro_setup.tcl
Info (20325): 2021.05.24.15:40:36 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/sim/.
Info (20325): 2021.05.24.15:40:36 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (20325): 2021.05.24.15:40:36 Info: Finished: Create Modelsim Project.
Info (20325): 2021.05.24.15:40:36 Info: Starting: Create block symbol file (.bsf)
Info (20325): 2021.05.24.15:40:36 Info: qsys-generate "C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclktree.ip" --block-symbol-file --output-directory="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclktree" --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info (20325): 2021.05.24.15:40:36 Info: genclktree.iopll_0: Able to implement PLL with user settings
Info (20325): 2021.05.24.15:40:36 Info: qsys-generate succeeded.
Info (20325): 2021.05.24.15:40:36 Info: Finished: Create block symbol file (.bsf)
Info (20325): 2021.05.24.15:40:36 Info:
Info (20325): 2021.05.24.15:40:36 Info: Starting: Create HDL design files for synthesis
Info (20325): 2021.05.24.15:40:36 Info: qsys-generate "C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclktree.ip" --synthesis=VERILOG --output-directory="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclktree" --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info (20325): 2021.05.24.15:40:36 Info: genclktree.iopll_0: Able to implement PLL with user settings
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Transforming system: genclktree"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Naming system components in system: genclktree"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Processing generation queue"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Generating: genclktree"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: "Generating: genclktree_altera_iopll_1931_dnmm4ra"
Info (20325): 2021.05.24.15:40:36 Info: genclktree: Done "genclktree" with 2 modules, 2 files
Info (20325): 2021.05.24.15:40:36 Info: qsys-generate succeeded.
Info (20325): 2021.05.24.15:40:36 Info: Finished: Create HDL design files for synthesis
Info (20325): 2021.05.24.15:40:36 Info: Finished: Platform Designer system generation
Info (20325): ***************************************************************
Info (20325): Quartus is a registered trademark of Intel Corporation in the
Info (20325): US and other countries.  Portions of the Quartus Prime software
Info (20325): code, and other portions of the code included in this download
Info (20325): or on this DVD, are licensed to Intel Corporation and are the
Info (20325): copyrighted property of third parties. For license details,
Info (20325): refer to the End User License Agreement at
Info (20325): http://fpgasoftware.intel.com/eula.
Info (20325): ***************************************************************
Info (11131): Completed upgrading IP component altera_iopll with file "src/genclktree.ip"
Info (11131): Completed upgrading IP component altera_iopll with file "src/genclkRB.ip"
Info (23030): Evaluation of Tcl script c:/intelfpga_pro/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 294 megabytes
    Info: Processing ended: Mon May 24 15:40:37 2021
    Info: Elapsed time: 00:05:03
    Info: System process ID: 22016


