// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "divider2,Vivado 2018.3" *)
module ov5640_hdmi_divider2_0_0(sys_clk, clk_25MHz);
  input sys_clk;
  output clk_25MHz;
endmodule
