INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.sim/sim_1/synth/timing/xsim/testRxUart_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testRxUart
INFO: [VRFC 10-311] analyzing module glbl
