/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_P0_PHY_PM_BASE (A_ADR + 0x1000)

//Page P0_HDMIRX_PHY_PM_1
#define REG_0000_PM (HDMIRX_P0_PHY_PM_BASE + 0x400)
    #define REG_0000_PM_DFE_BW_L0_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0000_PM_DFE_BW_L0_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0000_PM_DFE_BW_L0_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0000_PM_DFE_BW_L0_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0000_PM_DFE_BW_L0_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0004_PM (HDMIRX_P0_PHY_PM_BASE + 0x404)
    #define REG_0004_PM_DFE_BW_L0_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0004_PM_DFE_BW_L0_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0004_PM_DFE_BW_L0_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0004_PM_DFE_BW_L0_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0004_PM_DFE_BW_L0_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0008_PM (HDMIRX_P0_PHY_PM_BASE + 0x408)
    #define REG_0008_PM_DFE_BW_L0_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0008_PM_DFE_BW_L0_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0008_PM_DFE_BW_L0_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0008_PM_DFE_BW_L0_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0008_PM_DFE_BW_L0_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_000C_PM (HDMIRX_P0_PHY_PM_BASE + 0x40C)
    #define REG_000C_PM_DFE_BW_L1_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_000C_PM_DFE_BW_L1_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_000C_PM_DFE_BW_L1_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_000C_PM_DFE_BW_L1_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_000C_PM_DFE_BW_L1_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0010_PM (HDMIRX_P0_PHY_PM_BASE + 0x410)
    #define REG_0010_PM_DFE_BW_L1_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0010_PM_DFE_BW_L1_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0010_PM_DFE_BW_L1_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0010_PM_DFE_BW_L1_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0010_PM_DFE_BW_L1_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0014_PM (HDMIRX_P0_PHY_PM_BASE + 0x414)
    #define REG_0014_PM_DFE_BW_L1_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0014_PM_DFE_BW_L1_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0014_PM_DFE_BW_L1_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0014_PM_DFE_BW_L1_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0014_PM_DFE_BW_L1_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0018_PM (HDMIRX_P0_PHY_PM_BASE + 0x418)
    #define REG_0018_PM_DFE_BW_L2_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0018_PM_DFE_BW_L2_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0018_PM_DFE_BW_L2_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0018_PM_DFE_BW_L2_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0018_PM_DFE_BW_L2_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_001C_PM (HDMIRX_P0_PHY_PM_BASE + 0x41C)
    #define REG_001C_PM_DFE_BW_L2_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_001C_PM_DFE_BW_L2_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_001C_PM_DFE_BW_L2_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_001C_PM_DFE_BW_L2_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_001C_PM_DFE_BW_L2_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0020_PM (HDMIRX_P0_PHY_PM_BASE + 0x420)
    #define REG_0020_PM_DFE_BW_L2_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0020_PM_DFE_BW_L2_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0020_PM_DFE_BW_L2_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0020_PM_DFE_BW_L2_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0020_PM_DFE_BW_L2_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0024_PM (HDMIRX_P0_PHY_PM_BASE + 0x424)
    #define REG_0024_PM_DFE_BW_L3_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0024_PM_DFE_BW_L3_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0024_PM_DFE_BW_L3_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0024_PM_DFE_BW_L3_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0024_PM_DFE_BW_L3_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0028_PM (HDMIRX_P0_PHY_PM_BASE + 0x428)
    #define REG_0028_PM_DFE_BW_L3_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0028_PM_DFE_BW_L3_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0028_PM_DFE_BW_L3_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0028_PM_DFE_BW_L3_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0028_PM_DFE_BW_L3_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_002C_PM (HDMIRX_P0_PHY_PM_BASE + 0x42C)
    #define REG_002C_PM_DFE_BW_L3_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_002C_PM_DFE_BW_L3_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_002C_PM_DFE_BW_L3_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_002C_PM_DFE_BW_L3_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_002C_PM_DFE_BW_L3_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0030_PM (HDMIRX_P0_PHY_PM_BASE + 0x430)
    #define REG_0030_PM_DFE_MODE_L0_MOD_0_HDMI2P1_12G Fld(2, 0, AC_MSKB0)
    #define REG_0030_PM_DFE_MODE_L0_MOD_1_HDMI2P1_10G Fld(2, 2, AC_MSKB0)
    #define REG_0030_PM_DFE_MODE_L0_MOD_2_HDMI2P1_8G Fld(2, 4, AC_MSKB0)
    #define REG_0030_PM_DFE_MODE_L0_MOD_3_HDMI2P1_6G Fld(2, 6, AC_MSKB0)
    #define REG_0030_PM_DFE_MODE_L0_MOD_4_HDMI2P1_3G Fld(2, 8, AC_MSKB1)
    #define REG_0030_PM_DFE_MODE_L0_MOD_5_HDMI2P0_6G Fld(2, 10, AC_MSKB1)
    #define REG_0030_PM_DFE_MODE_L0_MOD_6_HDMI2P0_4P5G Fld(2, 12, AC_MSKB1)
    #define REG_0030_PM_DFE_MODE_L0_MOD_7_HDMI2P0_3G Fld(2, 14, AC_MSKB1)
#define REG_0034_PM (HDMIRX_P0_PHY_PM_BASE + 0x434)
    #define REG_0034_PM_DFE_MODE_L0_MOD_8_HDMI1P4_6G Fld(2, 0, AC_MSKB0)
    #define REG_0034_PM_DFE_MODE_L0_MOD_9_HDMI1P4_4P5G Fld(2, 2, AC_MSKB0)
    #define REG_0034_PM_DFE_MODE_L0_MOD_10_HDMI1P4_3P6G Fld(2, 4, AC_MSKB0)
    #define REG_0034_PM_DFE_MODE_L0_MOD_11_HDMI1P4_3G Fld(2, 6, AC_MSKB0)
    #define REG_0034_PM_DFE_MODE_L0_MOD_12_HDMI1P4_1P5G Fld(2, 8, AC_MSKB1)
    #define REG_0034_PM_DFE_MODE_L0_MOD_13_HDMI1P4_0P9G Fld(2, 10, AC_MSKB1)
    #define REG_0034_PM_DFE_MODE_L0_MOD_14_HDMI1P4_0P5G Fld(2, 12, AC_MSKB1)
    #define REG_0034_PM_DFE_MODE_L1_MOD_0_HDMI2P1_12G Fld(2, 14, AC_MSKB1)
#define REG_0038_PM (HDMIRX_P0_PHY_PM_BASE + 0x438)
    #define REG_0038_PM_DFE_MODE_L1_MOD_1_HDMI2P1_10G Fld(2, 0, AC_MSKB0)
    #define REG_0038_PM_DFE_MODE_L1_MOD_2_HDMI2P1_8G Fld(2, 2, AC_MSKB0)
    #define REG_0038_PM_DFE_MODE_L1_MOD_3_HDMI2P1_6G Fld(2, 4, AC_MSKB0)
    #define REG_0038_PM_DFE_MODE_L1_MOD_4_HDMI2P1_3G Fld(2, 6, AC_MSKB0)
    #define REG_0038_PM_DFE_MODE_L1_MOD_5_HDMI2P0_6G Fld(2, 8, AC_MSKB1)
    #define REG_0038_PM_DFE_MODE_L1_MOD_6_HDMI2P0_4P5G Fld(2, 10, AC_MSKB1)
    #define REG_0038_PM_DFE_MODE_L1_MOD_7_HDMI2P0_3G Fld(2, 12, AC_MSKB1)
    #define REG_0038_PM_DFE_MODE_L1_MOD_8_HDMI1P4_6G Fld(2, 14, AC_MSKB1)
#define REG_003C_PM (HDMIRX_P0_PHY_PM_BASE + 0x43C)
    #define REG_003C_PM_DFE_MODE_L1_MOD_9_HDMI1P4_4P5G Fld(2, 0, AC_MSKB0)
    #define REG_003C_PM_DFE_MODE_L1_MOD_10_HDMI1P4_3P6G Fld(2, 2, AC_MSKB0)
    #define REG_003C_PM_DFE_MODE_L1_MOD_11_HDMI1P4_3G Fld(2, 4, AC_MSKB0)
    #define REG_003C_PM_DFE_MODE_L1_MOD_12_HDMI1P4_1P5G Fld(2, 6, AC_MSKB0)
    #define REG_003C_PM_DFE_MODE_L1_MOD_13_HDMI1P4_0P9G Fld(2, 8, AC_MSKB1)
    #define REG_003C_PM_DFE_MODE_L1_MOD_14_HDMI1P4_0P5G Fld(2, 10, AC_MSKB1)
    #define REG_003C_PM_DFE_MODE_L2_MOD_0_HDMI2P1_12G Fld(2, 12, AC_MSKB1)
    #define REG_003C_PM_DFE_MODE_L2_MOD_1_HDMI2P1_10G Fld(2, 14, AC_MSKB1)
#define REG_0040_PM (HDMIRX_P0_PHY_PM_BASE + 0x440)
    #define REG_0040_PM_DFE_MODE_L2_MOD_2_HDMI2P1_8G Fld(2, 0, AC_MSKB0)
    #define REG_0040_PM_DFE_MODE_L2_MOD_3_HDMI2P1_6G Fld(2, 2, AC_MSKB0)
    #define REG_0040_PM_DFE_MODE_L2_MOD_4_HDMI2P1_3G Fld(2, 4, AC_MSKB0)
    #define REG_0040_PM_DFE_MODE_L2_MOD_5_HDMI2P0_6G Fld(2, 6, AC_MSKB0)
    #define REG_0040_PM_DFE_MODE_L2_MOD_6_HDMI2P0_4P5G Fld(2, 8, AC_MSKB1)
    #define REG_0040_PM_DFE_MODE_L2_MOD_7_HDMI2P0_3G Fld(2, 10, AC_MSKB1)
    #define REG_0040_PM_DFE_MODE_L2_MOD_8_HDMI1P4_6G Fld(2, 12, AC_MSKB1)
    #define REG_0040_PM_DFE_MODE_L2_MOD_9_HDMI1P4_4P5G Fld(2, 14, AC_MSKB1)
#define REG_0044_PM (HDMIRX_P0_PHY_PM_BASE + 0x444)
    #define REG_0044_PM_DFE_MODE_L2_MOD_10_HDMI1P4_3P6G Fld(2, 0, AC_MSKB0)
    #define REG_0044_PM_DFE_MODE_L2_MOD_11_HDMI1P4_3G Fld(2, 2, AC_MSKB0)
    #define REG_0044_PM_DFE_MODE_L2_MOD_12_HDMI1P4_1P5G Fld(2, 4, AC_MSKB0)
    #define REG_0044_PM_DFE_MODE_L2_MOD_13_HDMI1P4_0P9G Fld(2, 6, AC_MSKB0)
    #define REG_0044_PM_DFE_MODE_L2_MOD_14_HDMI1P4_0P5G Fld(2, 8, AC_MSKB1)
    #define REG_0044_PM_DFE_MODE_L3_MOD_0_HDMI2P1_12G Fld(2, 10, AC_MSKB1)
    #define REG_0044_PM_DFE_MODE_L3_MOD_1_HDMI2P1_10G Fld(2, 12, AC_MSKB1)
    #define REG_0044_PM_DFE_MODE_L3_MOD_2_HDMI2P1_8G Fld(2, 14, AC_MSKB1)
#define REG_0048_PM (HDMIRX_P0_PHY_PM_BASE + 0x448)
    #define REG_0048_PM_DFE_MODE_L3_MOD_3_HDMI2P1_6G Fld(2, 0, AC_MSKB0)
    #define REG_0048_PM_DFE_MODE_L3_MOD_4_HDMI2P1_3G Fld(2, 2, AC_MSKB0)
    #define REG_0048_PM_DFE_MODE_L3_MOD_5_HDMI2P0_6G Fld(2, 4, AC_MSKB0)
    #define REG_0048_PM_DFE_MODE_L3_MOD_6_HDMI2P0_4P5G Fld(2, 6, AC_MSKB0)
    #define REG_0048_PM_DFE_MODE_L3_MOD_7_HDMI2P0_3G Fld(2, 8, AC_MSKB1)
    #define REG_0048_PM_DFE_MODE_L3_MOD_8_HDMI1P4_6G Fld(2, 10, AC_MSKB1)
    #define REG_0048_PM_DFE_MODE_L3_MOD_9_HDMI1P4_4P5G Fld(2, 12, AC_MSKB1)
    #define REG_0048_PM_DFE_MODE_L3_MOD_10_HDMI1P4_3P6G Fld(2, 14, AC_MSKB1)
#define REG_004C_PM (HDMIRX_P0_PHY_PM_BASE + 0x44C)
    #define REG_004C_PM_DFE_MODE_L3_MOD_11_HDMI1P4_3G Fld(2, 0, AC_MSKB0)
    #define REG_004C_PM_DFE_MODE_L3_MOD_12_HDMI1P4_1P5G Fld(2, 2, AC_MSKB0)
    #define REG_004C_PM_DFE_MODE_L3_MOD_13_HDMI1P4_0P9G Fld(2, 4, AC_MSKB0)
    #define REG_004C_PM_DFE_MODE_L3_MOD_14_HDMI1P4_0P5G Fld(2, 6, AC_MSKB0)
    #define REG_004C_PM_DIVSEL_IN_L0_MOD_0_HDMI2P1_12G Fld(2, 8, AC_MSKB1)
    #define REG_004C_PM_DIVSEL_IN_L0_MOD_1_HDMI2P1_10G Fld(2, 10, AC_MSKB1)
    #define REG_004C_PM_DIVSEL_IN_L0_MOD_2_HDMI2P1_8G Fld(2, 12, AC_MSKB1)
    #define REG_004C_PM_DIVSEL_IN_L0_MOD_3_HDMI2P1_6G Fld(2, 14, AC_MSKB1)
#define REG_0050_PM (HDMIRX_P0_PHY_PM_BASE + 0x450)
    #define REG_0050_PM_DIVSEL_IN_L0_MOD_4_HDMI2P1_3G Fld(2, 0, AC_MSKB0)
    #define REG_0050_PM_DIVSEL_IN_L0_MOD_5_HDMI2P0_6G Fld(2, 2, AC_MSKB0)
    #define REG_0050_PM_DIVSEL_IN_L0_MOD_6_HDMI2P0_4P5G Fld(2, 4, AC_MSKB0)
    #define REG_0050_PM_DIVSEL_IN_L0_MOD_7_HDMI2P0_3G Fld(2, 6, AC_MSKB0)
    #define REG_0050_PM_DIVSEL_IN_L0_MOD_8_HDMI1P4_6G Fld(2, 8, AC_MSKB1)
    #define REG_0050_PM_DIVSEL_IN_L0_MOD_9_HDMI1P4_4P5G Fld(2, 10, AC_MSKB1)
    #define REG_0050_PM_DIVSEL_IN_L0_MOD_10_HDMI1P4_3P6G Fld(2, 12, AC_MSKB1)
    #define REG_0050_PM_DIVSEL_IN_L0_MOD_11_HDMI1P4_3G Fld(2, 14, AC_MSKB1)
#define REG_0054_PM (HDMIRX_P0_PHY_PM_BASE + 0x454)
    #define REG_0054_PM_DIVSEL_IN_L0_MOD_12_HDMI1P4_1P5G Fld(2, 0, AC_MSKB0)
    #define REG_0054_PM_DIVSEL_IN_L0_MOD_13_HDMI1P4_0P9G Fld(2, 2, AC_MSKB0)
    #define REG_0054_PM_DIVSEL_IN_L0_MOD_14_HDMI1P4_0P5G Fld(2, 4, AC_MSKB0)
    #define REG_0054_PM_DIVSEL_IN_L1_MOD_0_HDMI2P1_12G Fld(2, 6, AC_MSKB0)
    #define REG_0054_PM_DIVSEL_IN_L1_MOD_1_HDMI2P1_10G Fld(2, 8, AC_MSKB1)
    #define REG_0054_PM_DIVSEL_IN_L1_MOD_2_HDMI2P1_8G Fld(2, 10, AC_MSKB1)
    #define REG_0054_PM_DIVSEL_IN_L1_MOD_3_HDMI2P1_6G Fld(2, 12, AC_MSKB1)
    #define REG_0054_PM_DIVSEL_IN_L1_MOD_4_HDMI2P1_3G Fld(2, 14, AC_MSKB1)
#define REG_0058_PM (HDMIRX_P0_PHY_PM_BASE + 0x458)
    #define REG_0058_PM_DIVSEL_IN_L1_MOD_5_HDMI2P0_6G Fld(2, 0, AC_MSKB0)
    #define REG_0058_PM_DIVSEL_IN_L1_MOD_6_HDMI2P0_4P5G Fld(2, 2, AC_MSKB0)
    #define REG_0058_PM_DIVSEL_IN_L1_MOD_7_HDMI2P0_3G Fld(2, 4, AC_MSKB0)
    #define REG_0058_PM_DIVSEL_IN_L1_MOD_8_HDMI1P4_6G Fld(2, 6, AC_MSKB0)
    #define REG_0058_PM_DIVSEL_IN_L1_MOD_9_HDMI1P4_4P5G Fld(2, 8, AC_MSKB1)
    #define REG_0058_PM_DIVSEL_IN_L1_MOD_10_HDMI1P4_3P6G Fld(2, 10, AC_MSKB1)
    #define REG_0058_PM_DIVSEL_IN_L1_MOD_11_HDMI1P4_3G Fld(2, 12, AC_MSKB1)
    #define REG_0058_PM_DIVSEL_IN_L1_MOD_12_HDMI1P4_1P5G Fld(2, 14, AC_MSKB1)
#define REG_005C_PM (HDMIRX_P0_PHY_PM_BASE + 0x45C)
    #define REG_005C_PM_DIVSEL_IN_L1_MOD_13_HDMI1P4_0P9G Fld(2, 0, AC_MSKB0)
    #define REG_005C_PM_DIVSEL_IN_L1_MOD_14_HDMI1P4_0P5G Fld(2, 2, AC_MSKB0)
    #define REG_005C_PM_DIVSEL_IN_L2_MOD_0_HDMI2P1_12G Fld(2, 4, AC_MSKB0)
    #define REG_005C_PM_DIVSEL_IN_L2_MOD_1_HDMI2P1_10G Fld(2, 6, AC_MSKB0)
    #define REG_005C_PM_DIVSEL_IN_L2_MOD_2_HDMI2P1_8G Fld(2, 8, AC_MSKB1)
    #define REG_005C_PM_DIVSEL_IN_L2_MOD_3_HDMI2P1_6G Fld(2, 10, AC_MSKB1)
    #define REG_005C_PM_DIVSEL_IN_L2_MOD_4_HDMI2P1_3G Fld(2, 12, AC_MSKB1)
    #define REG_005C_PM_DIVSEL_IN_L2_MOD_5_HDMI2P0_6G Fld(2, 14, AC_MSKB1)
#define REG_0060_PM (HDMIRX_P0_PHY_PM_BASE + 0x460)
    #define REG_0060_PM_DIVSEL_IN_L2_MOD_6_HDMI2P0_4P5G Fld(2, 0, AC_MSKB0)
    #define REG_0060_PM_DIVSEL_IN_L2_MOD_7_HDMI2P0_3G Fld(2, 2, AC_MSKB0)
    #define REG_0060_PM_DIVSEL_IN_L2_MOD_8_HDMI1P4_6G Fld(2, 4, AC_MSKB0)
    #define REG_0060_PM_DIVSEL_IN_L2_MOD_9_HDMI1P4_4P5G Fld(2, 6, AC_MSKB0)
    #define REG_0060_PM_DIVSEL_IN_L2_MOD_10_HDMI1P4_3P6G Fld(2, 8, AC_MSKB1)
    #define REG_0060_PM_DIVSEL_IN_L2_MOD_11_HDMI1P4_3G Fld(2, 10, AC_MSKB1)
    #define REG_0060_PM_DIVSEL_IN_L2_MOD_12_HDMI1P4_1P5G Fld(2, 12, AC_MSKB1)
    #define REG_0060_PM_DIVSEL_IN_L2_MOD_13_HDMI1P4_0P9G Fld(2, 14, AC_MSKB1)
#define REG_0064_PM (HDMIRX_P0_PHY_PM_BASE + 0x464)
    #define REG_0064_PM_DIVSEL_IN_L2_MOD_14_HDMI1P4_0P5G Fld(2, 0, AC_MSKB0)
    #define REG_0064_PM_DIVSEL_IN_L3_MOD_0_HDMI2P1_12G Fld(2, 2, AC_MSKB0)
    #define REG_0064_PM_DIVSEL_IN_L3_MOD_1_HDMI2P1_10G Fld(2, 4, AC_MSKB0)
    #define REG_0064_PM_DIVSEL_IN_L3_MOD_2_HDMI2P1_8G Fld(2, 6, AC_MSKB0)
    #define REG_0064_PM_DIVSEL_IN_L3_MOD_3_HDMI2P1_6G Fld(2, 8, AC_MSKB1)
    #define REG_0064_PM_DIVSEL_IN_L3_MOD_4_HDMI2P1_3G Fld(2, 10, AC_MSKB1)
    #define REG_0064_PM_DIVSEL_IN_L3_MOD_5_HDMI2P0_6G Fld(2, 12, AC_MSKB1)
    #define REG_0064_PM_DIVSEL_IN_L3_MOD_6_HDMI2P0_4P5G Fld(2, 14, AC_MSKB1)
#define REG_0068_PM (HDMIRX_P0_PHY_PM_BASE + 0x468)
    #define REG_0068_PM_DIVSEL_IN_L3_MOD_7_HDMI2P0_3G Fld(2, 0, AC_MSKB0)
    #define REG_0068_PM_DIVSEL_IN_L3_MOD_8_HDMI1P4_6G Fld(2, 2, AC_MSKB0)
    #define REG_0068_PM_DIVSEL_IN_L3_MOD_9_HDMI1P4_4P5G Fld(2, 4, AC_MSKB0)
    #define REG_0068_PM_DIVSEL_IN_L3_MOD_10_HDMI1P4_3P6G Fld(2, 6, AC_MSKB0)
    #define REG_0068_PM_DIVSEL_IN_L3_MOD_11_HDMI1P4_3G Fld(2, 8, AC_MSKB1)
    #define REG_0068_PM_DIVSEL_IN_L3_MOD_12_HDMI1P4_1P5G Fld(2, 10, AC_MSKB1)
    #define REG_0068_PM_DIVSEL_IN_L3_MOD_13_HDMI1P4_0P9G Fld(2, 12, AC_MSKB1)
    #define REG_0068_PM_DIVSEL_IN_L3_MOD_14_HDMI1P4_0P5G Fld(2, 14, AC_MSKB1)
#define REG_006C_PM (HDMIRX_P0_PHY_PM_BASE + 0x46C)
    #define REG_006C_PM_DIVSEL_PLL_L0_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_006C_PM_DIVSEL_PLL_L0_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_006C_PM_DIVSEL_PLL_L0_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_006C_PM_DIVSEL_PLL_L0_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_006C_PM_DIVSEL_PLL_L0_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0070_PM (HDMIRX_P0_PHY_PM_BASE + 0x470)
    #define REG_0070_PM_DIVSEL_PLL_L0_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0070_PM_DIVSEL_PLL_L0_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0070_PM_DIVSEL_PLL_L0_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0070_PM_DIVSEL_PLL_L0_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0070_PM_DIVSEL_PLL_L0_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0074_PM (HDMIRX_P0_PHY_PM_BASE + 0x474)
    #define REG_0074_PM_DIVSEL_PLL_L0_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0074_PM_DIVSEL_PLL_L0_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0074_PM_DIVSEL_PLL_L0_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0074_PM_DIVSEL_PLL_L0_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0074_PM_DIVSEL_PLL_L0_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0078_PM (HDMIRX_P0_PHY_PM_BASE + 0x478)
    #define REG_0078_PM_DIVSEL_PLL_L1_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0078_PM_DIVSEL_PLL_L1_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0078_PM_DIVSEL_PLL_L1_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0078_PM_DIVSEL_PLL_L1_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0078_PM_DIVSEL_PLL_L1_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_007C_PM (HDMIRX_P0_PHY_PM_BASE + 0x47C)
    #define REG_007C_PM_DIVSEL_PLL_L1_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_007C_PM_DIVSEL_PLL_L1_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_007C_PM_DIVSEL_PLL_L1_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_007C_PM_DIVSEL_PLL_L1_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_007C_PM_DIVSEL_PLL_L1_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0080_PM (HDMIRX_P0_PHY_PM_BASE + 0x480)
    #define REG_0080_PM_DIVSEL_PLL_L1_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0080_PM_DIVSEL_PLL_L1_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0080_PM_DIVSEL_PLL_L1_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0080_PM_DIVSEL_PLL_L1_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0080_PM_DIVSEL_PLL_L1_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0084_PM (HDMIRX_P0_PHY_PM_BASE + 0x484)
    #define REG_0084_PM_DIVSEL_PLL_L2_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0084_PM_DIVSEL_PLL_L2_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0084_PM_DIVSEL_PLL_L2_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0084_PM_DIVSEL_PLL_L2_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0084_PM_DIVSEL_PLL_L2_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0088_PM (HDMIRX_P0_PHY_PM_BASE + 0x488)
    #define REG_0088_PM_DIVSEL_PLL_L2_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0088_PM_DIVSEL_PLL_L2_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0088_PM_DIVSEL_PLL_L2_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0088_PM_DIVSEL_PLL_L2_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0088_PM_DIVSEL_PLL_L2_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_008C_PM (HDMIRX_P0_PHY_PM_BASE + 0x48C)
    #define REG_008C_PM_DIVSEL_PLL_L2_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_008C_PM_DIVSEL_PLL_L2_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_008C_PM_DIVSEL_PLL_L2_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_008C_PM_DIVSEL_PLL_L2_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_008C_PM_DIVSEL_PLL_L2_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0090_PM (HDMIRX_P0_PHY_PM_BASE + 0x490)
    #define REG_0090_PM_DIVSEL_PLL_L3_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0090_PM_DIVSEL_PLL_L3_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0090_PM_DIVSEL_PLL_L3_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0090_PM_DIVSEL_PLL_L3_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0090_PM_DIVSEL_PLL_L3_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0094_PM (HDMIRX_P0_PHY_PM_BASE + 0x494)
    #define REG_0094_PM_DIVSEL_PLL_L3_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0094_PM_DIVSEL_PLL_L3_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0094_PM_DIVSEL_PLL_L3_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0094_PM_DIVSEL_PLL_L3_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0094_PM_DIVSEL_PLL_L3_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0098_PM (HDMIRX_P0_PHY_PM_BASE + 0x498)
    #define REG_0098_PM_DIVSEL_PLL_L3_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0098_PM_DIVSEL_PLL_L3_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0098_PM_DIVSEL_PLL_L3_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0098_PM_DIVSEL_PLL_L3_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0098_PM_DIVSEL_PLL_L3_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_009C_PM (HDMIRX_P0_PHY_PM_BASE + 0x49C)
    #define REG_009C_PM_DIVSEL_POST_L0_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_009C_PM_DIVSEL_POST_L0_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_009C_PM_DIVSEL_POST_L0_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_009C_PM_DIVSEL_POST_L0_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_009C_PM_DIVSEL_POST_L0_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_00A0_PM (HDMIRX_P0_PHY_PM_BASE + 0x4A0)
    #define REG_00A0_PM_DIVSEL_POST_L0_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_00A0_PM_DIVSEL_POST_L0_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_00A0_PM_DIVSEL_POST_L0_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_00A0_PM_DIVSEL_POST_L0_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_00A0_PM_DIVSEL_POST_L0_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_00A4_PM (HDMIRX_P0_PHY_PM_BASE + 0x4A4)
    #define REG_00A4_PM_DIVSEL_POST_L0_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_00A4_PM_DIVSEL_POST_L0_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_00A4_PM_DIVSEL_POST_L0_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_00A4_PM_DIVSEL_POST_L0_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_00A4_PM_DIVSEL_POST_L0_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_00A8_PM (HDMIRX_P0_PHY_PM_BASE + 0x4A8)
    #define REG_00A8_PM_DIVSEL_POST_L1_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_00A8_PM_DIVSEL_POST_L1_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_00A8_PM_DIVSEL_POST_L1_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_00A8_PM_DIVSEL_POST_L1_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_00A8_PM_DIVSEL_POST_L1_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_00AC_PM (HDMIRX_P0_PHY_PM_BASE + 0x4AC)
    #define REG_00AC_PM_DIVSEL_POST_L1_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_00AC_PM_DIVSEL_POST_L1_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_00AC_PM_DIVSEL_POST_L1_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_00AC_PM_DIVSEL_POST_L1_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_00AC_PM_DIVSEL_POST_L1_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)

//Page P0_HDMIRX_PHY_PM_2
#define REG_00B0_PM (HDMIRX_P0_PHY_PM_BASE + 0x4B0)
    #define REG_00B0_PM_DIVSEL_POST_L1_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_00B0_PM_DIVSEL_POST_L1_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_00B0_PM_DIVSEL_POST_L1_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_00B0_PM_DIVSEL_POST_L1_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_00B0_PM_DIVSEL_POST_L1_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_00B4_PM (HDMIRX_P0_PHY_PM_BASE + 0x4B4)
    #define REG_00B4_PM_DIVSEL_POST_L2_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_00B4_PM_DIVSEL_POST_L2_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_00B4_PM_DIVSEL_POST_L2_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_00B4_PM_DIVSEL_POST_L2_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_00B4_PM_DIVSEL_POST_L2_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_00B8_PM (HDMIRX_P0_PHY_PM_BASE + 0x4B8)
    #define REG_00B8_PM_DIVSEL_POST_L2_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_00B8_PM_DIVSEL_POST_L2_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_00B8_PM_DIVSEL_POST_L2_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_00B8_PM_DIVSEL_POST_L2_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_00B8_PM_DIVSEL_POST_L2_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_00BC_PM (HDMIRX_P0_PHY_PM_BASE + 0x4BC)
    #define REG_00BC_PM_DIVSEL_POST_L2_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_00BC_PM_DIVSEL_POST_L2_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_00BC_PM_DIVSEL_POST_L2_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_00BC_PM_DIVSEL_POST_L2_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_00BC_PM_DIVSEL_POST_L2_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_00C0_PM (HDMIRX_P0_PHY_PM_BASE + 0x4C0)
    #define REG_00C0_PM_DIVSEL_POST_L3_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_00C0_PM_DIVSEL_POST_L3_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_00C0_PM_DIVSEL_POST_L3_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_00C0_PM_DIVSEL_POST_L3_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_00C0_PM_DIVSEL_POST_L3_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_00C4_PM (HDMIRX_P0_PHY_PM_BASE + 0x4C4)
    #define REG_00C4_PM_DIVSEL_POST_L3_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_00C4_PM_DIVSEL_POST_L3_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_00C4_PM_DIVSEL_POST_L3_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_00C4_PM_DIVSEL_POST_L3_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_00C4_PM_DIVSEL_POST_L3_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_00C8_PM (HDMIRX_P0_PHY_PM_BASE + 0x4C8)
    #define REG_00C8_PM_DIVSEL_POST_L3_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_00C8_PM_DIVSEL_POST_L3_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_00C8_PM_DIVSEL_POST_L3_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_00C8_PM_DIVSEL_POST_L3_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_00C8_PM_DIVSEL_POST_L3_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_00CC_PM (HDMIRX_P0_PHY_PM_BASE + 0x4CC)
    #define REG_00CC_PM_DIVSEL_RX2TX_MOD_FIX Fld(3, 0, AC_MSKB0)
    #define REG_00CC_PM_DIVSEL_VCODIV_L0_MOD_FIX Fld(2, 3, AC_MSKB0)
    #define REG_00CC_PM_DIVSEL_VCODIV_L1_MOD_FIX Fld(2, 5, AC_MSKB0)
    #define REG_00CC_PM_DIVSEL_VCODIV_L2_MOD_FIX Fld(2, 7, AC_MSKW10)
    #define REG_00CC_PM_DIVSEL_VCODIV_L3_MOD_FIX Fld(2, 9, AC_MSKB1)
    #define REG_00CC_PM_DLPF_KI_L0_MOD_0_HDMI2P1_12G Fld(3, 11, AC_MSKB1)
#define REG_00D0_PM (HDMIRX_P0_PHY_PM_BASE + 0x4D0)
    #define REG_00D0_PM_DLPF_KI_L0_MOD_1_HDMI2P1_10G Fld(3, 0, AC_MSKB0)
    #define REG_00D0_PM_DLPF_KI_L0_MOD_2_HDMI2P1_8G Fld(3, 3, AC_MSKB0)
    #define REG_00D0_PM_DLPF_KI_L0_MOD_3_HDMI2P1_6G Fld(3, 6, AC_MSKW10)
    #define REG_00D0_PM_DLPF_KI_L0_MOD_4_HDMI2P1_3G Fld(3, 9, AC_MSKB1)
    #define REG_00D0_PM_DLPF_KI_L0_MOD_5_HDMI2P0_6G Fld(3, 12, AC_MSKB1)
#define REG_00D4_PM (HDMIRX_P0_PHY_PM_BASE + 0x4D4)
    #define REG_00D4_PM_DLPF_KI_L0_MOD_6_HDMI2P0_4P5G Fld(3, 0, AC_MSKB0)
    #define REG_00D4_PM_DLPF_KI_L0_MOD_7_HDMI2P0_3G Fld(3, 3, AC_MSKB0)
    #define REG_00D4_PM_DLPF_KI_L0_MOD_8_HDMI1P4_6G Fld(3, 6, AC_MSKW10)
    #define REG_00D4_PM_DLPF_KI_L0_MOD_9_HDMI1P4_4P5G Fld(3, 9, AC_MSKB1)
    #define REG_00D4_PM_DLPF_KI_L0_MOD_10_HDMI1P4_3P6G Fld(3, 12, AC_MSKB1)
#define REG_00D8_PM (HDMIRX_P0_PHY_PM_BASE + 0x4D8)
    #define REG_00D8_PM_DLPF_KI_L0_MOD_11_HDMI1P4_3G Fld(3, 0, AC_MSKB0)
    #define REG_00D8_PM_DLPF_KI_L0_MOD_12_HDMI1P4_1P5G Fld(3, 3, AC_MSKB0)
    #define REG_00D8_PM_DLPF_KI_L0_MOD_13_HDMI1P4_0P9G Fld(3, 6, AC_MSKW10)
    #define REG_00D8_PM_DLPF_KI_L0_MOD_14_HDMI1P4_0P5G Fld(3, 9, AC_MSKB1)
    #define REG_00D8_PM_DLPF_KI_L1_MOD_0_HDMI2P1_12G Fld(3, 12, AC_MSKB1)
#define REG_00DC_PM (HDMIRX_P0_PHY_PM_BASE + 0x4DC)
    #define REG_00DC_PM_DLPF_KI_L1_MOD_1_HDMI2P1_10G Fld(3, 0, AC_MSKB0)
    #define REG_00DC_PM_DLPF_KI_L1_MOD_2_HDMI2P1_8G Fld(3, 3, AC_MSKB0)
    #define REG_00DC_PM_DLPF_KI_L1_MOD_3_HDMI2P1_6G Fld(3, 6, AC_MSKW10)
    #define REG_00DC_PM_DLPF_KI_L1_MOD_4_HDMI2P1_3G Fld(3, 9, AC_MSKB1)
    #define REG_00DC_PM_DLPF_KI_L1_MOD_5_HDMI2P0_6G Fld(3, 12, AC_MSKB1)
#define REG_00E0_PM (HDMIRX_P0_PHY_PM_BASE + 0x4E0)
    #define REG_00E0_PM_DLPF_KI_L1_MOD_6_HDMI2P0_4P5G Fld(3, 0, AC_MSKB0)
    #define REG_00E0_PM_DLPF_KI_L1_MOD_7_HDMI2P0_3G Fld(3, 3, AC_MSKB0)
    #define REG_00E0_PM_DLPF_KI_L1_MOD_8_HDMI1P4_6G Fld(3, 6, AC_MSKW10)
    #define REG_00E0_PM_DLPF_KI_L1_MOD_9_HDMI1P4_4P5G Fld(3, 9, AC_MSKB1)
    #define REG_00E0_PM_DLPF_KI_L1_MOD_10_HDMI1P4_3P6G Fld(3, 12, AC_MSKB1)
#define REG_00E4_PM (HDMIRX_P0_PHY_PM_BASE + 0x4E4)
    #define REG_00E4_PM_DLPF_KI_L1_MOD_11_HDMI1P4_3G Fld(3, 0, AC_MSKB0)
    #define REG_00E4_PM_DLPF_KI_L1_MOD_12_HDMI1P4_1P5G Fld(3, 3, AC_MSKB0)
    #define REG_00E4_PM_DLPF_KI_L1_MOD_13_HDMI1P4_0P9G Fld(3, 6, AC_MSKW10)
    #define REG_00E4_PM_DLPF_KI_L1_MOD_14_HDMI1P4_0P5G Fld(3, 9, AC_MSKB1)
    #define REG_00E4_PM_DLPF_KI_L2_MOD_0_HDMI2P1_12G Fld(3, 12, AC_MSKB1)
#define REG_00E8_PM (HDMIRX_P0_PHY_PM_BASE + 0x4E8)
    #define REG_00E8_PM_DLPF_KI_L2_MOD_1_HDMI2P1_10G Fld(3, 0, AC_MSKB0)
    #define REG_00E8_PM_DLPF_KI_L2_MOD_2_HDMI2P1_8G Fld(3, 3, AC_MSKB0)
    #define REG_00E8_PM_DLPF_KI_L2_MOD_3_HDMI2P1_6G Fld(3, 6, AC_MSKW10)
    #define REG_00E8_PM_DLPF_KI_L2_MOD_4_HDMI2P1_3G Fld(3, 9, AC_MSKB1)
    #define REG_00E8_PM_DLPF_KI_L2_MOD_5_HDMI2P0_6G Fld(3, 12, AC_MSKB1)
#define REG_00EC_PM (HDMIRX_P0_PHY_PM_BASE + 0x4EC)
    #define REG_00EC_PM_DLPF_KI_L2_MOD_6_HDMI2P0_4P5G Fld(3, 0, AC_MSKB0)
    #define REG_00EC_PM_DLPF_KI_L2_MOD_7_HDMI2P0_3G Fld(3, 3, AC_MSKB0)
    #define REG_00EC_PM_DLPF_KI_L2_MOD_8_HDMI1P4_6G Fld(3, 6, AC_MSKW10)
    #define REG_00EC_PM_DLPF_KI_L2_MOD_9_HDMI1P4_4P5G Fld(3, 9, AC_MSKB1)
    #define REG_00EC_PM_DLPF_KI_L2_MOD_10_HDMI1P4_3P6G Fld(3, 12, AC_MSKB1)
#define REG_00F0_PM (HDMIRX_P0_PHY_PM_BASE + 0x4F0)
    #define REG_00F0_PM_DLPF_KI_L2_MOD_11_HDMI1P4_3G Fld(3, 0, AC_MSKB0)
    #define REG_00F0_PM_DLPF_KI_L2_MOD_12_HDMI1P4_1P5G Fld(3, 3, AC_MSKB0)
    #define REG_00F0_PM_DLPF_KI_L2_MOD_13_HDMI1P4_0P9G Fld(3, 6, AC_MSKW10)
    #define REG_00F0_PM_DLPF_KI_L2_MOD_14_HDMI1P4_0P5G Fld(3, 9, AC_MSKB1)
    #define REG_00F0_PM_DLPF_KI_L3_MOD_0_HDMI2P1_12G Fld(3, 12, AC_MSKB1)
#define REG_00F4_PM (HDMIRX_P0_PHY_PM_BASE + 0x4F4)
    #define REG_00F4_PM_DLPF_KI_L3_MOD_1_HDMI2P1_10G Fld(3, 0, AC_MSKB0)
    #define REG_00F4_PM_DLPF_KI_L3_MOD_2_HDMI2P1_8G Fld(3, 3, AC_MSKB0)
    #define REG_00F4_PM_DLPF_KI_L3_MOD_3_HDMI2P1_6G Fld(3, 6, AC_MSKW10)
    #define REG_00F4_PM_DLPF_KI_L3_MOD_4_HDMI2P1_3G Fld(3, 9, AC_MSKB1)
    #define REG_00F4_PM_DLPF_KI_L3_MOD_5_HDMI2P0_6G Fld(3, 12, AC_MSKB1)
#define REG_00F8_PM (HDMIRX_P0_PHY_PM_BASE + 0x4F8)
    #define REG_00F8_PM_DLPF_KI_L3_MOD_6_HDMI2P0_4P5G Fld(3, 0, AC_MSKB0)
    #define REG_00F8_PM_DLPF_KI_L3_MOD_7_HDMI2P0_3G Fld(3, 3, AC_MSKB0)
    #define REG_00F8_PM_DLPF_KI_L3_MOD_8_HDMI1P4_6G Fld(3, 6, AC_MSKW10)
    #define REG_00F8_PM_DLPF_KI_L3_MOD_9_HDMI1P4_4P5G Fld(3, 9, AC_MSKB1)
    #define REG_00F8_PM_DLPF_KI_L3_MOD_10_HDMI1P4_3P6G Fld(3, 12, AC_MSKB1)
#define REG_00FC_PM (HDMIRX_P0_PHY_PM_BASE + 0x4FC)
    #define REG_00FC_PM_DLPF_KI_L3_MOD_11_HDMI1P4_3G Fld(3, 0, AC_MSKB0)
    #define REG_00FC_PM_DLPF_KI_L3_MOD_12_HDMI1P4_1P5G Fld(3, 3, AC_MSKB0)
    #define REG_00FC_PM_DLPF_KI_L3_MOD_13_HDMI1P4_0P9G Fld(3, 6, AC_MSKW10)
    #define REG_00FC_PM_DLPF_KI_L3_MOD_14_HDMI1P4_0P5G Fld(3, 9, AC_MSKB1)
    #define REG_00FC_PM_DLPF_KP_L0_MOD_0_HDMI2P1_12G Fld(3, 12, AC_MSKB1)
#define REG_0100_PM (HDMIRX_P0_PHY_PM_BASE + 0x500)
    #define REG_0100_PM_DLPF_KP_L0_MOD_1_HDMI2P1_10G Fld(3, 0, AC_MSKB0)
    #define REG_0100_PM_DLPF_KP_L0_MOD_2_HDMI2P1_8G Fld(3, 3, AC_MSKB0)
    #define REG_0100_PM_DLPF_KP_L0_MOD_3_HDMI2P1_6G Fld(3, 6, AC_MSKW10)
    #define REG_0100_PM_DLPF_KP_L0_MOD_4_HDMI2P1_3G Fld(3, 9, AC_MSKB1)
    #define REG_0100_PM_DLPF_KP_L0_MOD_5_HDMI2P0_6G Fld(3, 12, AC_MSKB1)
#define REG_0104_PM (HDMIRX_P0_PHY_PM_BASE + 0x504)
    #define REG_0104_PM_DLPF_KP_L0_MOD_6_HDMI2P0_4P5G Fld(3, 0, AC_MSKB0)
    #define REG_0104_PM_DLPF_KP_L0_MOD_7_HDMI2P0_3G Fld(3, 3, AC_MSKB0)
    #define REG_0104_PM_DLPF_KP_L0_MOD_8_HDMI1P4_6G Fld(3, 6, AC_MSKW10)
    #define REG_0104_PM_DLPF_KP_L0_MOD_9_HDMI1P4_4P5G Fld(3, 9, AC_MSKB1)
    #define REG_0104_PM_DLPF_KP_L0_MOD_10_HDMI1P4_3P6G Fld(3, 12, AC_MSKB1)
#define REG_0108_PM (HDMIRX_P0_PHY_PM_BASE + 0x508)
    #define REG_0108_PM_DLPF_KP_L0_MOD_11_HDMI1P4_3G Fld(3, 0, AC_MSKB0)
    #define REG_0108_PM_DLPF_KP_L0_MOD_12_HDMI1P4_1P5G Fld(3, 3, AC_MSKB0)
    #define REG_0108_PM_DLPF_KP_L0_MOD_13_HDMI1P4_0P9G Fld(3, 6, AC_MSKW10)
    #define REG_0108_PM_DLPF_KP_L0_MOD_14_HDMI1P4_0P5G Fld(3, 9, AC_MSKB1)
    #define REG_0108_PM_DLPF_KP_L1_MOD_0_HDMI2P1_12G Fld(3, 12, AC_MSKB1)
#define REG_010C_PM (HDMIRX_P0_PHY_PM_BASE + 0x50C)
    #define REG_010C_PM_DLPF_KP_L1_MOD_1_HDMI2P1_10G Fld(3, 0, AC_MSKB0)
    #define REG_010C_PM_DLPF_KP_L1_MOD_2_HDMI2P1_8G Fld(3, 3, AC_MSKB0)
    #define REG_010C_PM_DLPF_KP_L1_MOD_3_HDMI2P1_6G Fld(3, 6, AC_MSKW10)
    #define REG_010C_PM_DLPF_KP_L1_MOD_4_HDMI2P1_3G Fld(3, 9, AC_MSKB1)
    #define REG_010C_PM_DLPF_KP_L1_MOD_5_HDMI2P0_6G Fld(3, 12, AC_MSKB1)
#define REG_0110_PM (HDMIRX_P0_PHY_PM_BASE + 0x510)
    #define REG_0110_PM_DLPF_KP_L1_MOD_6_HDMI2P0_4P5G Fld(3, 0, AC_MSKB0)
    #define REG_0110_PM_DLPF_KP_L1_MOD_7_HDMI2P0_3G Fld(3, 3, AC_MSKB0)
    #define REG_0110_PM_DLPF_KP_L1_MOD_8_HDMI1P4_6G Fld(3, 6, AC_MSKW10)
    #define REG_0110_PM_DLPF_KP_L1_MOD_9_HDMI1P4_4P5G Fld(3, 9, AC_MSKB1)
    #define REG_0110_PM_DLPF_KP_L1_MOD_10_HDMI1P4_3P6G Fld(3, 12, AC_MSKB1)
#define REG_0114_PM (HDMIRX_P0_PHY_PM_BASE + 0x514)
    #define REG_0114_PM_DLPF_KP_L1_MOD_11_HDMI1P4_3G Fld(3, 0, AC_MSKB0)
    #define REG_0114_PM_DLPF_KP_L1_MOD_12_HDMI1P4_1P5G Fld(3, 3, AC_MSKB0)
    #define REG_0114_PM_DLPF_KP_L1_MOD_13_HDMI1P4_0P9G Fld(3, 6, AC_MSKW10)
    #define REG_0114_PM_DLPF_KP_L1_MOD_14_HDMI1P4_0P5G Fld(3, 9, AC_MSKB1)
    #define REG_0114_PM_DLPF_KP_L2_MOD_0_HDMI2P1_12G Fld(3, 12, AC_MSKB1)
#define REG_0118_PM (HDMIRX_P0_PHY_PM_BASE + 0x518)
    #define REG_0118_PM_DLPF_KP_L2_MOD_1_HDMI2P1_10G Fld(3, 0, AC_MSKB0)
    #define REG_0118_PM_DLPF_KP_L2_MOD_2_HDMI2P1_8G Fld(3, 3, AC_MSKB0)
    #define REG_0118_PM_DLPF_KP_L2_MOD_3_HDMI2P1_6G Fld(3, 6, AC_MSKW10)
    #define REG_0118_PM_DLPF_KP_L2_MOD_4_HDMI2P1_3G Fld(3, 9, AC_MSKB1)
    #define REG_0118_PM_DLPF_KP_L2_MOD_5_HDMI2P0_6G Fld(3, 12, AC_MSKB1)
#define REG_011C_PM (HDMIRX_P0_PHY_PM_BASE + 0x51C)
    #define REG_011C_PM_DLPF_KP_L2_MOD_6_HDMI2P0_4P5G Fld(3, 0, AC_MSKB0)
    #define REG_011C_PM_DLPF_KP_L2_MOD_7_HDMI2P0_3G Fld(3, 3, AC_MSKB0)
    #define REG_011C_PM_DLPF_KP_L2_MOD_8_HDMI1P4_6G Fld(3, 6, AC_MSKW10)
    #define REG_011C_PM_DLPF_KP_L2_MOD_9_HDMI1P4_4P5G Fld(3, 9, AC_MSKB1)
    #define REG_011C_PM_DLPF_KP_L2_MOD_10_HDMI1P4_3P6G Fld(3, 12, AC_MSKB1)
#define REG_0120_PM (HDMIRX_P0_PHY_PM_BASE + 0x520)
    #define REG_0120_PM_DLPF_KP_L2_MOD_11_HDMI1P4_3G Fld(3, 0, AC_MSKB0)
    #define REG_0120_PM_DLPF_KP_L2_MOD_12_HDMI1P4_1P5G Fld(3, 3, AC_MSKB0)
    #define REG_0120_PM_DLPF_KP_L2_MOD_13_HDMI1P4_0P9G Fld(3, 6, AC_MSKW10)
    #define REG_0120_PM_DLPF_KP_L2_MOD_14_HDMI1P4_0P5G Fld(3, 9, AC_MSKB1)
    #define REG_0120_PM_DLPF_KP_L3_MOD_0_HDMI2P1_12G Fld(3, 12, AC_MSKB1)
#define REG_0124_PM (HDMIRX_P0_PHY_PM_BASE + 0x524)
    #define REG_0124_PM_DLPF_KP_L3_MOD_1_HDMI2P1_10G Fld(3, 0, AC_MSKB0)
    #define REG_0124_PM_DLPF_KP_L3_MOD_2_HDMI2P1_8G Fld(3, 3, AC_MSKB0)
    #define REG_0124_PM_DLPF_KP_L3_MOD_3_HDMI2P1_6G Fld(3, 6, AC_MSKW10)
    #define REG_0124_PM_DLPF_KP_L3_MOD_4_HDMI2P1_3G Fld(3, 9, AC_MSKB1)
    #define REG_0124_PM_DLPF_KP_L3_MOD_5_HDMI2P0_6G Fld(3, 12, AC_MSKB1)
#define REG_0128_PM (HDMIRX_P0_PHY_PM_BASE + 0x528)
    #define REG_0128_PM_DLPF_KP_L3_MOD_6_HDMI2P0_4P5G Fld(3, 0, AC_MSKB0)
    #define REG_0128_PM_DLPF_KP_L3_MOD_7_HDMI2P0_3G Fld(3, 3, AC_MSKB0)
    #define REG_0128_PM_DLPF_KP_L3_MOD_8_HDMI1P4_6G Fld(3, 6, AC_MSKW10)
    #define REG_0128_PM_DLPF_KP_L3_MOD_9_HDMI1P4_4P5G Fld(3, 9, AC_MSKB1)
    #define REG_0128_PM_DLPF_KP_L3_MOD_10_HDMI1P4_3P6G Fld(3, 12, AC_MSKB1)
#define REG_012C_PM (HDMIRX_P0_PHY_PM_BASE + 0x52C)
    #define REG_012C_PM_DLPF_KP_L3_MOD_11_HDMI1P4_3G Fld(3, 0, AC_MSKB0)
    #define REG_012C_PM_DLPF_KP_L3_MOD_12_HDMI1P4_1P5G Fld(3, 3, AC_MSKB0)
    #define REG_012C_PM_DLPF_KP_L3_MOD_13_HDMI1P4_0P9G Fld(3, 6, AC_MSKW10)
    #define REG_012C_PM_DLPF_KP_L3_MOD_14_HDMI1P4_0P5G Fld(3, 9, AC_MSKB1)
    #define REG_012C_PM_EN_ACDR_MODE_MOD_0_HDMI2P1_12G Fld(1, 12, AC_MSKB1)
    #define REG_012C_PM_EN_ACDR_MODE_MOD_1_HDMI2P1_10G Fld(1, 13, AC_MSKB1)
    #define REG_012C_PM_EN_ACDR_MODE_MOD_2_HDMI2P1_8G Fld(1, 14, AC_MSKB1)
    #define REG_012C_PM_EN_ACDR_MODE_MOD_3_HDMI2P1_6G Fld(1, 15, AC_MSKB1)
#define REG_0130_PM (HDMIRX_P0_PHY_PM_BASE + 0x530)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_4_HDMI2P1_3G Fld(1, 0, AC_MSKB0)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_5_HDMI2P0_6G Fld(1, 1, AC_MSKB0)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_6_HDMI2P0_4P5G Fld(1, 2, AC_MSKB0)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_7_HDMI2P0_3G Fld(1, 3, AC_MSKB0)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_8_HDMI1P4_6G Fld(1, 4, AC_MSKB0)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_9_HDMI1P4_4P5G Fld(1, 5, AC_MSKB0)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_10_HDMI1P4_3P6G Fld(1, 6, AC_MSKB0)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_11_HDMI1P4_3G Fld(1, 7, AC_MSKB0)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_12_HDMI1P4_1P5G Fld(1, 8, AC_MSKB1)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_13_HDMI1P4_0P9G Fld(1, 9, AC_MSKB1)
    #define REG_0130_PM_EN_ACDR_MODE_MOD_14_HDMI1P4_0P5G Fld(1, 10, AC_MSKB1)
    #define REG_0130_PM_EN_CLKO_PIX_2X_MOD_FIX Fld(1, 11, AC_MSKB1)
    #define REG_0130_PM_EN_CLKO_RX2TX_MOD_FIX Fld(1, 12, AC_MSKB1)
    #define REG_0130_PM_EN_CLKO_VCODIV_L0_MOD_FIX Fld(1, 13, AC_MSKB1)
    #define REG_0130_PM_EN_CLKO_VCODIV_L1_MOD_FIX Fld(1, 14, AC_MSKB1)
    #define REG_0130_PM_EN_CLKO_VCODIV_L2_MOD_FIX Fld(1, 15, AC_MSKB1)
#define REG_0134_PM (HDMIRX_P0_PHY_PM_BASE + 0x534)
    #define REG_0134_PM_EN_CLKO_VCODIV_L3_MOD_FIX Fld(1, 0, AC_MSKB0)
    #define REG_0134_PM_EN_DATARATE_DIV36_2X_MOD_FIX Fld(1, 1, AC_MSKB0)
    #define REG_0134_PM_EN_HDMI2P1_MOD_0_HDMI2P1_12G Fld(1, 2, AC_MSKB0)
    #define REG_0134_PM_EN_HDMI2P1_MOD_1_HDMI2P1_10G Fld(1, 3, AC_MSKB0)
    #define REG_0134_PM_EN_HDMI2P1_MOD_2_HDMI2P1_8G Fld(1, 4, AC_MSKB0)
    #define REG_0134_PM_EN_HDMI2P1_MOD_3_HDMI2P1_6G Fld(1, 5, AC_MSKB0)
    #define REG_0134_PM_EN_HDMI2P1_MOD_4_HDMI2P1_3G Fld(1, 6, AC_MSKB0)
    #define REG_0134_PM_EN_HDMI2P1_MOD_5_HDMI2P0_6G Fld(1, 7, AC_MSKB0)
    #define REG_0134_PM_EN_HDMI2P1_MOD_6_HDMI2P0_4P5G Fld(1, 8, AC_MSKB1)
    #define REG_0134_PM_EN_HDMI2P1_MOD_7_HDMI2P0_3G Fld(1, 9, AC_MSKB1)
    #define REG_0134_PM_EN_HDMI2P1_MOD_8_HDMI1P4_6G Fld(1, 10, AC_MSKB1)
    #define REG_0134_PM_EN_HDMI2P1_MOD_9_HDMI1P4_4P5G Fld(1, 11, AC_MSKB1)
    #define REG_0134_PM_EN_HDMI2P1_MOD_10_HDMI1P4_3P6G Fld(1, 12, AC_MSKB1)
    #define REG_0134_PM_EN_HDMI2P1_MOD_11_HDMI1P4_3G Fld(1, 13, AC_MSKB1)
    #define REG_0134_PM_EN_HDMI2P1_MOD_12_HDMI1P4_1P5G Fld(1, 14, AC_MSKB1)
    #define REG_0134_PM_EN_HDMI2P1_MOD_13_HDMI1P4_0P9G Fld(1, 15, AC_MSKB1)
#define REG_0138_PM (HDMIRX_P0_PHY_PM_BASE + 0x538)
    #define REG_0138_PM_EN_HDMI2P1_MOD_14_HDMI1P4_0P5G Fld(1, 0, AC_MSKB0)
    #define REG_0138_PM_EQ_BW_L0_MOD_0_HDMI2P1_12G Fld(3, 1, AC_MSKB0)
    #define REG_0138_PM_EQ_BW_L0_MOD_1_HDMI2P1_10G Fld(3, 4, AC_MSKB0)
    #define REG_0138_PM_EQ_BW_L0_MOD_2_HDMI2P1_8G Fld(3, 7, AC_MSKW10)
    #define REG_0138_PM_EQ_BW_L0_MOD_3_HDMI2P1_6G Fld(3, 10, AC_MSKB1)
    #define REG_0138_PM_EQ_BW_L0_MOD_4_HDMI2P1_3G Fld(3, 13, AC_MSKB1)
#define REG_013C_PM (HDMIRX_P0_PHY_PM_BASE + 0x53C)
    #define REG_013C_PM_EQ_BW_L0_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_013C_PM_EQ_BW_L0_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_013C_PM_EQ_BW_L0_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_013C_PM_EQ_BW_L0_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_013C_PM_EQ_BW_L0_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0140_PM (HDMIRX_P0_PHY_PM_BASE + 0x540)
    #define REG_0140_PM_EQ_BW_L0_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0140_PM_EQ_BW_L0_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0140_PM_EQ_BW_L0_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0140_PM_EQ_BW_L0_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0140_PM_EQ_BW_L0_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0144_PM (HDMIRX_P0_PHY_PM_BASE + 0x544)
    #define REG_0144_PM_EQ_BW_L1_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0144_PM_EQ_BW_L1_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0144_PM_EQ_BW_L1_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0144_PM_EQ_BW_L1_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0144_PM_EQ_BW_L1_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0148_PM (HDMIRX_P0_PHY_PM_BASE + 0x548)
    #define REG_0148_PM_EQ_BW_L1_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0148_PM_EQ_BW_L1_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0148_PM_EQ_BW_L1_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0148_PM_EQ_BW_L1_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0148_PM_EQ_BW_L1_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_014C_PM (HDMIRX_P0_PHY_PM_BASE + 0x54C)
    #define REG_014C_PM_EQ_BW_L1_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_014C_PM_EQ_BW_L1_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_014C_PM_EQ_BW_L1_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_014C_PM_EQ_BW_L1_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_014C_PM_EQ_BW_L1_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0150_PM (HDMIRX_P0_PHY_PM_BASE + 0x550)
    #define REG_0150_PM_EQ_BW_L2_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0150_PM_EQ_BW_L2_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0150_PM_EQ_BW_L2_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0150_PM_EQ_BW_L2_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0150_PM_EQ_BW_L2_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0154_PM (HDMIRX_P0_PHY_PM_BASE + 0x554)
    #define REG_0154_PM_EQ_BW_L2_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0154_PM_EQ_BW_L2_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0154_PM_EQ_BW_L2_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0154_PM_EQ_BW_L2_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0154_PM_EQ_BW_L2_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0158_PM (HDMIRX_P0_PHY_PM_BASE + 0x558)
    #define REG_0158_PM_EQ_BW_L2_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0158_PM_EQ_BW_L2_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0158_PM_EQ_BW_L2_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0158_PM_EQ_BW_L2_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0158_PM_EQ_BW_L2_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_015C_PM (HDMIRX_P0_PHY_PM_BASE + 0x55C)
    #define REG_015C_PM_EQ_BW_L3_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_015C_PM_EQ_BW_L3_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_015C_PM_EQ_BW_L3_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_015C_PM_EQ_BW_L3_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_015C_PM_EQ_BW_L3_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0160_PM (HDMIRX_P0_PHY_PM_BASE + 0x560)
    #define REG_0160_PM_EQ_BW_L3_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0160_PM_EQ_BW_L3_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0160_PM_EQ_BW_L3_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0160_PM_EQ_BW_L3_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0160_PM_EQ_BW_L3_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0164_PM (HDMIRX_P0_PHY_PM_BASE + 0x564)
    #define REG_0164_PM_EQ_BW_L3_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0164_PM_EQ_BW_L3_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0164_PM_EQ_BW_L3_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0164_PM_EQ_BW_L3_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0164_PM_EQ_BW_L3_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0168_PM (HDMIRX_P0_PHY_PM_BASE + 0x568)
    #define REG_0168_PM_EQ_CODE_MODE_L0_MOD_0_HDMI2P1_12G Fld(2, 0, AC_MSKB0)
    #define REG_0168_PM_EQ_CODE_MODE_L0_MOD_1_HDMI2P1_10G Fld(2, 2, AC_MSKB0)
    #define REG_0168_PM_EQ_CODE_MODE_L0_MOD_2_HDMI2P1_8G Fld(2, 4, AC_MSKB0)
    #define REG_0168_PM_EQ_CODE_MODE_L0_MOD_3_HDMI2P1_6G Fld(2, 6, AC_MSKB0)
    #define REG_0168_PM_EQ_CODE_MODE_L0_MOD_4_HDMI2P1_3G Fld(2, 8, AC_MSKB1)
    #define REG_0168_PM_EQ_CODE_MODE_L0_MOD_5_HDMI2P0_6G Fld(2, 10, AC_MSKB1)
    #define REG_0168_PM_EQ_CODE_MODE_L0_MOD_6_HDMI2P0_4P5G Fld(2, 12, AC_MSKB1)
    #define REG_0168_PM_EQ_CODE_MODE_L0_MOD_7_HDMI2P0_3G Fld(2, 14, AC_MSKB1)

//Page P0_HDMIRX_PHY_PM_3
#define REG_016C_PM (HDMIRX_P0_PHY_PM_BASE + 0x56C)
    #define REG_016C_PM_EQ_CODE_MODE_L0_MOD_8_HDMI1P4_6G Fld(2, 0, AC_MSKB0)
    #define REG_016C_PM_EQ_CODE_MODE_L0_MOD_9_HDMI1P4_4P5G Fld(2, 2, AC_MSKB0)
    #define REG_016C_PM_EQ_CODE_MODE_L0_MOD_10_HDMI1P4_3P6G Fld(2, 4, AC_MSKB0)
    #define REG_016C_PM_EQ_CODE_MODE_L0_MOD_11_HDMI1P4_3G Fld(2, 6, AC_MSKB0)
    #define REG_016C_PM_EQ_CODE_MODE_L0_MOD_12_HDMI1P4_1P5G Fld(2, 8, AC_MSKB1)
    #define REG_016C_PM_EQ_CODE_MODE_L0_MOD_13_HDMI1P4_0P9G Fld(2, 10, AC_MSKB1)
    #define REG_016C_PM_EQ_CODE_MODE_L0_MOD_14_HDMI1P4_0P5G Fld(2, 12, AC_MSKB1)
    #define REG_016C_PM_EQ_CODE_MODE_L1_MOD_0_HDMI2P1_12G Fld(2, 14, AC_MSKB1)
#define REG_0170_PM (HDMIRX_P0_PHY_PM_BASE + 0x570)
    #define REG_0170_PM_EQ_CODE_MODE_L1_MOD_1_HDMI2P1_10G Fld(2, 0, AC_MSKB0)
    #define REG_0170_PM_EQ_CODE_MODE_L1_MOD_2_HDMI2P1_8G Fld(2, 2, AC_MSKB0)
    #define REG_0170_PM_EQ_CODE_MODE_L1_MOD_3_HDMI2P1_6G Fld(2, 4, AC_MSKB0)
    #define REG_0170_PM_EQ_CODE_MODE_L1_MOD_4_HDMI2P1_3G Fld(2, 6, AC_MSKB0)
    #define REG_0170_PM_EQ_CODE_MODE_L1_MOD_5_HDMI2P0_6G Fld(2, 8, AC_MSKB1)
    #define REG_0170_PM_EQ_CODE_MODE_L1_MOD_6_HDMI2P0_4P5G Fld(2, 10, AC_MSKB1)
    #define REG_0170_PM_EQ_CODE_MODE_L1_MOD_7_HDMI2P0_3G Fld(2, 12, AC_MSKB1)
    #define REG_0170_PM_EQ_CODE_MODE_L1_MOD_8_HDMI1P4_6G Fld(2, 14, AC_MSKB1)
#define REG_0174_PM (HDMIRX_P0_PHY_PM_BASE + 0x574)
    #define REG_0174_PM_EQ_CODE_MODE_L1_MOD_9_HDMI1P4_4P5G Fld(2, 0, AC_MSKB0)
    #define REG_0174_PM_EQ_CODE_MODE_L1_MOD_10_HDMI1P4_3P6G Fld(2, 2, AC_MSKB0)
    #define REG_0174_PM_EQ_CODE_MODE_L1_MOD_11_HDMI1P4_3G Fld(2, 4, AC_MSKB0)
    #define REG_0174_PM_EQ_CODE_MODE_L1_MOD_12_HDMI1P4_1P5G Fld(2, 6, AC_MSKB0)
    #define REG_0174_PM_EQ_CODE_MODE_L1_MOD_13_HDMI1P4_0P9G Fld(2, 8, AC_MSKB1)
    #define REG_0174_PM_EQ_CODE_MODE_L1_MOD_14_HDMI1P4_0P5G Fld(2, 10, AC_MSKB1)
    #define REG_0174_PM_EQ_CODE_MODE_L2_MOD_0_HDMI2P1_12G Fld(2, 12, AC_MSKB1)
    #define REG_0174_PM_EQ_CODE_MODE_L2_MOD_1_HDMI2P1_10G Fld(2, 14, AC_MSKB1)
#define REG_0178_PM (HDMIRX_P0_PHY_PM_BASE + 0x578)
    #define REG_0178_PM_EQ_CODE_MODE_L2_MOD_2_HDMI2P1_8G Fld(2, 0, AC_MSKB0)
    #define REG_0178_PM_EQ_CODE_MODE_L2_MOD_3_HDMI2P1_6G Fld(2, 2, AC_MSKB0)
    #define REG_0178_PM_EQ_CODE_MODE_L2_MOD_4_HDMI2P1_3G Fld(2, 4, AC_MSKB0)
    #define REG_0178_PM_EQ_CODE_MODE_L2_MOD_5_HDMI2P0_6G Fld(2, 6, AC_MSKB0)
    #define REG_0178_PM_EQ_CODE_MODE_L2_MOD_6_HDMI2P0_4P5G Fld(2, 8, AC_MSKB1)
    #define REG_0178_PM_EQ_CODE_MODE_L2_MOD_7_HDMI2P0_3G Fld(2, 10, AC_MSKB1)
    #define REG_0178_PM_EQ_CODE_MODE_L2_MOD_8_HDMI1P4_6G Fld(2, 12, AC_MSKB1)
    #define REG_0178_PM_EQ_CODE_MODE_L2_MOD_9_HDMI1P4_4P5G Fld(2, 14, AC_MSKB1)
#define REG_017C_PM (HDMIRX_P0_PHY_PM_BASE + 0x57C)
    #define REG_017C_PM_EQ_CODE_MODE_L2_MOD_10_HDMI1P4_3P6G Fld(2, 0, AC_MSKB0)
    #define REG_017C_PM_EQ_CODE_MODE_L2_MOD_11_HDMI1P4_3G Fld(2, 2, AC_MSKB0)
    #define REG_017C_PM_EQ_CODE_MODE_L2_MOD_12_HDMI1P4_1P5G Fld(2, 4, AC_MSKB0)
    #define REG_017C_PM_EQ_CODE_MODE_L2_MOD_13_HDMI1P4_0P9G Fld(2, 6, AC_MSKB0)
    #define REG_017C_PM_EQ_CODE_MODE_L2_MOD_14_HDMI1P4_0P5G Fld(2, 8, AC_MSKB1)
    #define REG_017C_PM_EQ_CODE_MODE_L3_MOD_0_HDMI2P1_12G Fld(2, 10, AC_MSKB1)
    #define REG_017C_PM_EQ_CODE_MODE_L3_MOD_1_HDMI2P1_10G Fld(2, 12, AC_MSKB1)
    #define REG_017C_PM_EQ_CODE_MODE_L3_MOD_2_HDMI2P1_8G Fld(2, 14, AC_MSKB1)
#define REG_0180_PM (HDMIRX_P0_PHY_PM_BASE + 0x580)
    #define REG_0180_PM_EQ_CODE_MODE_L3_MOD_3_HDMI2P1_6G Fld(2, 0, AC_MSKB0)
    #define REG_0180_PM_EQ_CODE_MODE_L3_MOD_4_HDMI2P1_3G Fld(2, 2, AC_MSKB0)
    #define REG_0180_PM_EQ_CODE_MODE_L3_MOD_5_HDMI2P0_6G Fld(2, 4, AC_MSKB0)
    #define REG_0180_PM_EQ_CODE_MODE_L3_MOD_6_HDMI2P0_4P5G Fld(2, 6, AC_MSKB0)
    #define REG_0180_PM_EQ_CODE_MODE_L3_MOD_7_HDMI2P0_3G Fld(2, 8, AC_MSKB1)
    #define REG_0180_PM_EQ_CODE_MODE_L3_MOD_8_HDMI1P4_6G Fld(2, 10, AC_MSKB1)
    #define REG_0180_PM_EQ_CODE_MODE_L3_MOD_9_HDMI1P4_4P5G Fld(2, 12, AC_MSKB1)
    #define REG_0180_PM_EQ_CODE_MODE_L3_MOD_10_HDMI1P4_3P6G Fld(2, 14, AC_MSKB1)
#define REG_0184_PM (HDMIRX_P0_PHY_PM_BASE + 0x584)
    #define REG_0184_PM_EQ_CODE_MODE_L3_MOD_11_HDMI1P4_3G Fld(2, 0, AC_MSKB0)
    #define REG_0184_PM_EQ_CODE_MODE_L3_MOD_12_HDMI1P4_1P5G Fld(2, 2, AC_MSKB0)
    #define REG_0184_PM_EQ_CODE_MODE_L3_MOD_13_HDMI1P4_0P9G Fld(2, 4, AC_MSKB0)
    #define REG_0184_PM_EQ_CODE_MODE_L3_MOD_14_HDMI1P4_0P5G Fld(2, 6, AC_MSKB0)
    #define REG_0184_PM_ICTRL_PD_L0_MOD_0_HDMI2P1_12G Fld(5, 8, AC_MSKB1)
#define REG_0188_PM (HDMIRX_P0_PHY_PM_BASE + 0x588)
    #define REG_0188_PM_ICTRL_PD_L0_MOD_1_HDMI2P1_10G Fld(5, 0, AC_MSKB0)
    #define REG_0188_PM_ICTRL_PD_L0_MOD_2_HDMI2P1_8G Fld(5, 5, AC_MSKW10)
    #define REG_0188_PM_ICTRL_PD_L0_MOD_3_HDMI2P1_6G Fld(5, 10, AC_MSKB1)
#define REG_018C_PM (HDMIRX_P0_PHY_PM_BASE + 0x58C)
    #define REG_018C_PM_ICTRL_PD_L0_MOD_4_HDMI2P1_3G Fld(5, 0, AC_MSKB0)
    #define REG_018C_PM_ICTRL_PD_L0_MOD_5_HDMI2P0_6G Fld(5, 5, AC_MSKW10)
    #define REG_018C_PM_ICTRL_PD_L0_MOD_6_HDMI2P0_4P5G Fld(5, 10, AC_MSKB1)
#define REG_0190_PM (HDMIRX_P0_PHY_PM_BASE + 0x590)
    #define REG_0190_PM_ICTRL_PD_L0_MOD_7_HDMI2P0_3G Fld(5, 0, AC_MSKB0)
    #define REG_0190_PM_ICTRL_PD_L0_MOD_8_HDMI1P4_6G Fld(5, 5, AC_MSKW10)
    #define REG_0190_PM_ICTRL_PD_L0_MOD_9_HDMI1P4_4P5G Fld(5, 10, AC_MSKB1)
#define REG_0194_PM (HDMIRX_P0_PHY_PM_BASE + 0x594)
    #define REG_0194_PM_ICTRL_PD_L0_MOD_10_HDMI1P4_3P6G Fld(5, 0, AC_MSKB0)
    #define REG_0194_PM_ICTRL_PD_L0_MOD_11_HDMI1P4_3G Fld(5, 5, AC_MSKW10)
    #define REG_0194_PM_ICTRL_PD_L0_MOD_12_HDMI1P4_1P5G Fld(5, 10, AC_MSKB1)
#define REG_0198_PM (HDMIRX_P0_PHY_PM_BASE + 0x598)
    #define REG_0198_PM_ICTRL_PD_L0_MOD_13_HDMI1P4_0P9G Fld(5, 0, AC_MSKB0)
    #define REG_0198_PM_ICTRL_PD_L0_MOD_14_HDMI1P4_0P5G Fld(5, 5, AC_MSKW10)
    #define REG_0198_PM_ICTRL_PD_L1_MOD_0_HDMI2P1_12G Fld(5, 10, AC_MSKB1)
#define REG_019C_PM (HDMIRX_P0_PHY_PM_BASE + 0x59C)
    #define REG_019C_PM_ICTRL_PD_L1_MOD_1_HDMI2P1_10G Fld(5, 0, AC_MSKB0)
    #define REG_019C_PM_ICTRL_PD_L1_MOD_2_HDMI2P1_8G Fld(5, 5, AC_MSKW10)
    #define REG_019C_PM_ICTRL_PD_L1_MOD_3_HDMI2P1_6G Fld(5, 10, AC_MSKB1)
#define REG_01A0_PM (HDMIRX_P0_PHY_PM_BASE + 0x5A0)
    #define REG_01A0_PM_ICTRL_PD_L1_MOD_4_HDMI2P1_3G Fld(5, 0, AC_MSKB0)
    #define REG_01A0_PM_ICTRL_PD_L1_MOD_5_HDMI2P0_6G Fld(5, 5, AC_MSKW10)
    #define REG_01A0_PM_ICTRL_PD_L1_MOD_6_HDMI2P0_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01A4_PM (HDMIRX_P0_PHY_PM_BASE + 0x5A4)
    #define REG_01A4_PM_ICTRL_PD_L1_MOD_7_HDMI2P0_3G Fld(5, 0, AC_MSKB0)
    #define REG_01A4_PM_ICTRL_PD_L1_MOD_8_HDMI1P4_6G Fld(5, 5, AC_MSKW10)
    #define REG_01A4_PM_ICTRL_PD_L1_MOD_9_HDMI1P4_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01A8_PM (HDMIRX_P0_PHY_PM_BASE + 0x5A8)
    #define REG_01A8_PM_ICTRL_PD_L1_MOD_10_HDMI1P4_3P6G Fld(5, 0, AC_MSKB0)
    #define REG_01A8_PM_ICTRL_PD_L1_MOD_11_HDMI1P4_3G Fld(5, 5, AC_MSKW10)
    #define REG_01A8_PM_ICTRL_PD_L1_MOD_12_HDMI1P4_1P5G Fld(5, 10, AC_MSKB1)
#define REG_01AC_PM (HDMIRX_P0_PHY_PM_BASE + 0x5AC)
    #define REG_01AC_PM_ICTRL_PD_L1_MOD_13_HDMI1P4_0P9G Fld(5, 0, AC_MSKB0)
    #define REG_01AC_PM_ICTRL_PD_L1_MOD_14_HDMI1P4_0P5G Fld(5, 5, AC_MSKW10)
    #define REG_01AC_PM_ICTRL_PD_L2_MOD_0_HDMI2P1_12G Fld(5, 10, AC_MSKB1)
#define REG_01B0_PM (HDMIRX_P0_PHY_PM_BASE + 0x5B0)
    #define REG_01B0_PM_ICTRL_PD_L2_MOD_1_HDMI2P1_10G Fld(5, 0, AC_MSKB0)
    #define REG_01B0_PM_ICTRL_PD_L2_MOD_2_HDMI2P1_8G Fld(5, 5, AC_MSKW10)
    #define REG_01B0_PM_ICTRL_PD_L2_MOD_3_HDMI2P1_6G Fld(5, 10, AC_MSKB1)
#define REG_01B4_PM (HDMIRX_P0_PHY_PM_BASE + 0x5B4)
    #define REG_01B4_PM_ICTRL_PD_L2_MOD_4_HDMI2P1_3G Fld(5, 0, AC_MSKB0)
    #define REG_01B4_PM_ICTRL_PD_L2_MOD_5_HDMI2P0_6G Fld(5, 5, AC_MSKW10)
    #define REG_01B4_PM_ICTRL_PD_L2_MOD_6_HDMI2P0_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01B8_PM (HDMIRX_P0_PHY_PM_BASE + 0x5B8)
    #define REG_01B8_PM_ICTRL_PD_L2_MOD_7_HDMI2P0_3G Fld(5, 0, AC_MSKB0)
    #define REG_01B8_PM_ICTRL_PD_L2_MOD_8_HDMI1P4_6G Fld(5, 5, AC_MSKW10)
    #define REG_01B8_PM_ICTRL_PD_L2_MOD_9_HDMI1P4_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01BC_PM (HDMIRX_P0_PHY_PM_BASE + 0x5BC)
    #define REG_01BC_PM_ICTRL_PD_L2_MOD_10_HDMI1P4_3P6G Fld(5, 0, AC_MSKB0)
    #define REG_01BC_PM_ICTRL_PD_L2_MOD_11_HDMI1P4_3G Fld(5, 5, AC_MSKW10)
    #define REG_01BC_PM_ICTRL_PD_L2_MOD_12_HDMI1P4_1P5G Fld(5, 10, AC_MSKB1)
#define REG_01C0_PM (HDMIRX_P0_PHY_PM_BASE + 0x5C0)
    #define REG_01C0_PM_ICTRL_PD_L2_MOD_13_HDMI1P4_0P9G Fld(5, 0, AC_MSKB0)
    #define REG_01C0_PM_ICTRL_PD_L2_MOD_14_HDMI1P4_0P5G Fld(5, 5, AC_MSKW10)
    #define REG_01C0_PM_ICTRL_PD_L3_MOD_0_HDMI2P1_12G Fld(5, 10, AC_MSKB1)
#define REG_01C4_PM (HDMIRX_P0_PHY_PM_BASE + 0x5C4)
    #define REG_01C4_PM_ICTRL_PD_L3_MOD_1_HDMI2P1_10G Fld(5, 0, AC_MSKB0)
    #define REG_01C4_PM_ICTRL_PD_L3_MOD_2_HDMI2P1_8G Fld(5, 5, AC_MSKW10)
    #define REG_01C4_PM_ICTRL_PD_L3_MOD_3_HDMI2P1_6G Fld(5, 10, AC_MSKB1)
#define REG_01C8_PM (HDMIRX_P0_PHY_PM_BASE + 0x5C8)
    #define REG_01C8_PM_ICTRL_PD_L3_MOD_4_HDMI2P1_3G Fld(5, 0, AC_MSKB0)
    #define REG_01C8_PM_ICTRL_PD_L3_MOD_5_HDMI2P0_6G Fld(5, 5, AC_MSKW10)
    #define REG_01C8_PM_ICTRL_PD_L3_MOD_6_HDMI2P0_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01CC_PM (HDMIRX_P0_PHY_PM_BASE + 0x5CC)
    #define REG_01CC_PM_ICTRL_PD_L3_MOD_7_HDMI2P0_3G Fld(5, 0, AC_MSKB0)
    #define REG_01CC_PM_ICTRL_PD_L3_MOD_8_HDMI1P4_6G Fld(5, 5, AC_MSKW10)
    #define REG_01CC_PM_ICTRL_PD_L3_MOD_9_HDMI1P4_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01D0_PM (HDMIRX_P0_PHY_PM_BASE + 0x5D0)
    #define REG_01D0_PM_ICTRL_PD_L3_MOD_10_HDMI1P4_3P6G Fld(5, 0, AC_MSKB0)
    #define REG_01D0_PM_ICTRL_PD_L3_MOD_11_HDMI1P4_3G Fld(5, 5, AC_MSKW10)
    #define REG_01D0_PM_ICTRL_PD_L3_MOD_12_HDMI1P4_1P5G Fld(5, 10, AC_MSKB1)
#define REG_01D4_PM (HDMIRX_P0_PHY_PM_BASE + 0x5D4)
    #define REG_01D4_PM_ICTRL_PD_L3_MOD_13_HDMI1P4_0P9G Fld(5, 0, AC_MSKB0)
    #define REG_01D4_PM_ICTRL_PD_L3_MOD_14_HDMI1P4_0P5G Fld(5, 5, AC_MSKW10)
    #define REG_01D4_PM_ICTRL_PFD_L0_MOD_0_HDMI2P1_12G Fld(5, 10, AC_MSKB1)
#define REG_01D8_PM (HDMIRX_P0_PHY_PM_BASE + 0x5D8)
    #define REG_01D8_PM_ICTRL_PFD_L0_MOD_1_HDMI2P1_10G Fld(5, 0, AC_MSKB0)
    #define REG_01D8_PM_ICTRL_PFD_L0_MOD_2_HDMI2P1_8G Fld(5, 5, AC_MSKW10)
    #define REG_01D8_PM_ICTRL_PFD_L0_MOD_3_HDMI2P1_6G Fld(5, 10, AC_MSKB1)
#define REG_01DC_PM (HDMIRX_P0_PHY_PM_BASE + 0x5DC)
    #define REG_01DC_PM_ICTRL_PFD_L0_MOD_4_HDMI2P1_3G Fld(5, 0, AC_MSKB0)
    #define REG_01DC_PM_ICTRL_PFD_L0_MOD_5_HDMI2P0_6G Fld(5, 5, AC_MSKW10)
    #define REG_01DC_PM_ICTRL_PFD_L0_MOD_6_HDMI2P0_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01E0_PM (HDMIRX_P0_PHY_PM_BASE + 0x5E0)
    #define REG_01E0_PM_ICTRL_PFD_L0_MOD_7_HDMI2P0_3G Fld(5, 0, AC_MSKB0)
    #define REG_01E0_PM_ICTRL_PFD_L0_MOD_8_HDMI1P4_6G Fld(5, 5, AC_MSKW10)
    #define REG_01E0_PM_ICTRL_PFD_L0_MOD_9_HDMI1P4_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01E4_PM (HDMIRX_P0_PHY_PM_BASE + 0x5E4)
    #define REG_01E4_PM_ICTRL_PFD_L0_MOD_10_HDMI1P4_3P6G Fld(5, 0, AC_MSKB0)
    #define REG_01E4_PM_ICTRL_PFD_L0_MOD_11_HDMI1P4_3G Fld(5, 5, AC_MSKW10)
    #define REG_01E4_PM_ICTRL_PFD_L0_MOD_12_HDMI1P4_1P5G Fld(5, 10, AC_MSKB1)
#define REG_01E8_PM (HDMIRX_P0_PHY_PM_BASE + 0x5E8)
    #define REG_01E8_PM_ICTRL_PFD_L0_MOD_13_HDMI1P4_0P9G Fld(5, 0, AC_MSKB0)
    #define REG_01E8_PM_ICTRL_PFD_L0_MOD_14_HDMI1P4_0P5G Fld(5, 5, AC_MSKW10)
    #define REG_01E8_PM_ICTRL_PFD_L1_MOD_0_HDMI2P1_12G Fld(5, 10, AC_MSKB1)
#define REG_01EC_PM (HDMIRX_P0_PHY_PM_BASE + 0x5EC)
    #define REG_01EC_PM_ICTRL_PFD_L1_MOD_1_HDMI2P1_10G Fld(5, 0, AC_MSKB0)
    #define REG_01EC_PM_ICTRL_PFD_L1_MOD_2_HDMI2P1_8G Fld(5, 5, AC_MSKW10)
    #define REG_01EC_PM_ICTRL_PFD_L1_MOD_3_HDMI2P1_6G Fld(5, 10, AC_MSKB1)
#define REG_01F0_PM (HDMIRX_P0_PHY_PM_BASE + 0x5F0)
    #define REG_01F0_PM_ICTRL_PFD_L1_MOD_4_HDMI2P1_3G Fld(5, 0, AC_MSKB0)
    #define REG_01F0_PM_ICTRL_PFD_L1_MOD_5_HDMI2P0_6G Fld(5, 5, AC_MSKW10)
    #define REG_01F0_PM_ICTRL_PFD_L1_MOD_6_HDMI2P0_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01F4_PM (HDMIRX_P0_PHY_PM_BASE + 0x5F4)
    #define REG_01F4_PM_ICTRL_PFD_L1_MOD_7_HDMI2P0_3G Fld(5, 0, AC_MSKB0)
    #define REG_01F4_PM_ICTRL_PFD_L1_MOD_8_HDMI1P4_6G Fld(5, 5, AC_MSKW10)
    #define REG_01F4_PM_ICTRL_PFD_L1_MOD_9_HDMI1P4_4P5G Fld(5, 10, AC_MSKB1)
#define REG_01F8_PM (HDMIRX_P0_PHY_PM_BASE + 0x5F8)
    #define REG_01F8_PM_ICTRL_PFD_L1_MOD_10_HDMI1P4_3P6G Fld(5, 0, AC_MSKB0)
    #define REG_01F8_PM_ICTRL_PFD_L1_MOD_11_HDMI1P4_3G Fld(5, 5, AC_MSKW10)
    #define REG_01F8_PM_ICTRL_PFD_L1_MOD_12_HDMI1P4_1P5G Fld(5, 10, AC_MSKB1)
#define REG_01FC_PM (HDMIRX_P0_PHY_PM_BASE + 0x5FC)
    #define REG_01FC_PM_ICTRL_PFD_L1_MOD_13_HDMI1P4_0P9G Fld(5, 0, AC_MSKB0)
    #define REG_01FC_PM_ICTRL_PFD_L1_MOD_14_HDMI1P4_0P5G Fld(5, 5, AC_MSKW10)
    #define REG_01FC_PM_ICTRL_PFD_L2_MOD_0_HDMI2P1_12G Fld(5, 10, AC_MSKB1)

