{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565051288637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565051288643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 05 18:28:08 2019 " "Processing started: Mon Aug 05 18:28:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565051288643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051288643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fingerprint -c fingerprint " "Command: quartus_map --read_settings_files=on --write_settings_files=off fingerprint -c fingerprint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051288643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565051288985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565051288985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/prj_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/prj_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor " "Found entity 1: prj_processor" {  } { { "prj_processor/synthesis/prj_processor.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "prj_processor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "prj_processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_irq_mapper " "Found entity 1: prj_processor_irq_mapper" {  } { { "prj_processor/synthesis/submodules/prj_processor_irq_mapper.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0 " "Found entity 1: prj_processor_mm_interconnect_0" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: prj_processor_mm_interconnect_0_avalon_st_adapter" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: prj_processor_mm_interconnect_0_rsp_mux_001" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295988 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_rsp_mux " "Found entity 1: prj_processor_mm_interconnect_0_rsp_mux" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_rsp_demux_002 " "Found entity 1: prj_processor_mm_interconnect_0_rsp_demux_002" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_rsp_demux " "Found entity 1: prj_processor_mm_interconnect_0_rsp_demux" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_cmd_mux_002 " "Found entity 1: prj_processor_mm_interconnect_0_cmd_mux_002" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_cmd_mux " "Found entity 1: prj_processor_mm_interconnect_0_cmd_mux" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: prj_processor_mm_interconnect_0_cmd_demux_001" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_cmd_demux " "Found entity 1: prj_processor_mm_interconnect_0_cmd_demux" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "prj_processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051295999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051295999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296000 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "prj_processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "prj_processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel prj_processor_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565051296005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel prj_processor_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565051296005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_router_004_default_decode " "Found entity 1: prj_processor_mm_interconnect_0_router_004_default_decode" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296005 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_mm_interconnect_0_router_004 " "Found entity 2: prj_processor_mm_interconnect_0_router_004" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel prj_processor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565051296006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel prj_processor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565051296006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_router_002_default_decode " "Found entity 1: prj_processor_mm_interconnect_0_router_002_default_decode" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296007 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_mm_interconnect_0_router_002 " "Found entity 2: prj_processor_mm_interconnect_0_router_002" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel prj_processor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565051296008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel prj_processor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565051296008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_router_001_default_decode " "Found entity 1: prj_processor_mm_interconnect_0_router_001_default_decode" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296008 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_mm_interconnect_0_router_001 " "Found entity 2: prj_processor_mm_interconnect_0_router_001" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel prj_processor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565051296009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel prj_processor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565051296009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_router_default_decode " "Found entity 1: prj_processor_mm_interconnect_0_router_default_decode" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296010 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_mm_interconnect_0_router " "Found entity 2: prj_processor_mm_interconnect_0_router" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "prj_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "prj_processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "prj_processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "prj_processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_sysid " "Found entity 1: prj_processor_sysid" {  } { { "prj_processor/synthesis/submodules/prj_processor_sysid.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_sys_timer " "Found entity 1: prj_processor_sys_timer" {  } { { "prj_processor/synthesis/submodules/prj_processor_sys_timer.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_prog_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_prog_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_prog_mem " "Found entity 1: prj_processor_prog_mem" {  } { { "prj_processor/synthesis/submodules/prj_processor_prog_mem.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_prog_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_jtag_uart_sim_scfifo_w " "Found entity 1: prj_processor_jtag_uart_sim_scfifo_w" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296025 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_jtag_uart_scfifo_w " "Found entity 2: prj_processor_jtag_uart_scfifo_w" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296025 ""} { "Info" "ISGN_ENTITY_NAME" "3 prj_processor_jtag_uart_sim_scfifo_r " "Found entity 3: prj_processor_jtag_uart_sim_scfifo_r" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296025 ""} { "Info" "ISGN_ENTITY_NAME" "4 prj_processor_jtag_uart_scfifo_r " "Found entity 4: prj_processor_jtag_uart_scfifo_r" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296025 ""} { "Info" "ISGN_ENTITY_NAME" "5 prj_processor_jtag_uart " "Found entity 5: prj_processor_jtag_uart" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_fp1_control.v 5 5 " "Found 5 design units, including 5 entities, in source file prj_processor/synthesis/submodules/prj_processor_fp1_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_fp1_control_tx " "Found entity 1: prj_processor_fp1_control_tx" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296028 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_fp1_control_rx_stimulus_source " "Found entity 2: prj_processor_fp1_control_rx_stimulus_source" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296028 ""} { "Info" "ISGN_ENTITY_NAME" "3 prj_processor_fp1_control_rx " "Found entity 3: prj_processor_fp1_control_rx" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296028 ""} { "Info" "ISGN_ENTITY_NAME" "4 prj_processor_fp1_control_regs " "Found entity 4: prj_processor_fp1_control_regs" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296028 ""} { "Info" "ISGN_ENTITY_NAME" "5 prj_processor_fp1_control " "Found entity 5: prj_processor_fp1_control" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu " "Found entity 1: prj_processor_cpu" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_ic_data_module " "Found entity 1: prj_processor_cpu_cpu_ic_data_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_cpu_cpu_ic_tag_module " "Found entity 2: prj_processor_cpu_cpu_ic_tag_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "3 prj_processor_cpu_cpu_bht_module " "Found entity 3: prj_processor_cpu_cpu_bht_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "4 prj_processor_cpu_cpu_register_bank_a_module " "Found entity 4: prj_processor_cpu_cpu_register_bank_a_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "5 prj_processor_cpu_cpu_register_bank_b_module " "Found entity 5: prj_processor_cpu_cpu_register_bank_b_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "6 prj_processor_cpu_cpu_dc_tag_module " "Found entity 6: prj_processor_cpu_cpu_dc_tag_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "7 prj_processor_cpu_cpu_dc_data_module " "Found entity 7: prj_processor_cpu_cpu_dc_data_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "8 prj_processor_cpu_cpu_dc_victim_module " "Found entity 8: prj_processor_cpu_cpu_dc_victim_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "9 prj_processor_cpu_cpu_nios2_oci_debug " "Found entity 9: prj_processor_cpu_cpu_nios2_oci_debug" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "10 prj_processor_cpu_cpu_nios2_oci_break " "Found entity 10: prj_processor_cpu_cpu_nios2_oci_break" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "11 prj_processor_cpu_cpu_nios2_oci_xbrk " "Found entity 11: prj_processor_cpu_cpu_nios2_oci_xbrk" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "12 prj_processor_cpu_cpu_nios2_oci_dbrk " "Found entity 12: prj_processor_cpu_cpu_nios2_oci_dbrk" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "13 prj_processor_cpu_cpu_nios2_oci_itrace " "Found entity 13: prj_processor_cpu_cpu_nios2_oci_itrace" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "14 prj_processor_cpu_cpu_nios2_oci_td_mode " "Found entity 14: prj_processor_cpu_cpu_nios2_oci_td_mode" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "15 prj_processor_cpu_cpu_nios2_oci_dtrace " "Found entity 15: prj_processor_cpu_cpu_nios2_oci_dtrace" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "16 prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "17 prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "18 prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "19 prj_processor_cpu_cpu_nios2_oci_fifo " "Found entity 19: prj_processor_cpu_cpu_nios2_oci_fifo" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "20 prj_processor_cpu_cpu_nios2_oci_pib " "Found entity 20: prj_processor_cpu_cpu_nios2_oci_pib" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "21 prj_processor_cpu_cpu_nios2_oci_im " "Found entity 21: prj_processor_cpu_cpu_nios2_oci_im" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "22 prj_processor_cpu_cpu_nios2_performance_monitors " "Found entity 22: prj_processor_cpu_cpu_nios2_performance_monitors" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "23 prj_processor_cpu_cpu_nios2_avalon_reg " "Found entity 23: prj_processor_cpu_cpu_nios2_avalon_reg" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "24 prj_processor_cpu_cpu_ociram_sp_ram_module " "Found entity 24: prj_processor_cpu_cpu_ociram_sp_ram_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "25 prj_processor_cpu_cpu_nios2_ocimem " "Found entity 25: prj_processor_cpu_cpu_nios2_ocimem" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "26 prj_processor_cpu_cpu_nios2_oci " "Found entity 26: prj_processor_cpu_cpu_nios2_oci" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""} { "Info" "ISGN_ENTITY_NAME" "27 prj_processor_cpu_cpu " "Found entity 27: prj_processor_cpu_cpu" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_debug_slave_sysclk " "Found entity 1: prj_processor_cpu_cpu_debug_slave_sysclk" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_debug_slave_tck " "Found entity 1: prj_processor_cpu_cpu_debug_slave_tck" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_tck.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_debug_slave_wrapper " "Found entity 1: prj_processor_cpu_cpu_debug_slave_wrapper" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_mult_cell " "Found entity 1: prj_processor_cpu_cpu_mult_cell" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_test_bench " "Found entity 1: prj_processor_cpu_cpu_test_bench" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_test_bench.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_pwm_control.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_pwm_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_PWM_control " "Found entity 1: prj_processor_PWM_control" {  } { { "prj_processor/synthesis/submodules/prj_processor_PWM_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_PWM_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296680 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM.v(8) " "Verilog HDL information at PWM.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1565051296681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296682 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hdl/fingerprint_if.vhd " "Can't analyze file -- file hdl/fingerprint_if.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1565051296683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project_bdf " "Found entity 1: project_bdf" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051296684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051296684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_bdf " "Elaborating entity \"project_bdf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565051296747 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "GPIO " "Found inconsistent I/O type for element \"GPIO\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 320 288 456 336 "GPIO\[2\]" "" } { 296 280 456 312 "GPIO\[1\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051296748 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "GPIO " "Converted elements in bus name \"GPIO\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[2\] GPIO2 " "Converted element name(s) from \"GPIO\[2\]\" to \"GPIO2\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 320 288 456 336 "GPIO\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051296748 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[3\] GPIO3 " "Converted element name(s) from \"GPIO\[3\]\" to \"GPIO3\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 336 288 456 352 "GPIO\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051296748 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[1\] GPIO1 " "Converted element name(s) from \"GPIO\[1\]\" to \"GPIO1\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 296 280 456 312 "GPIO\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051296748 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[4\] GPIO4 " "Converted element name(s) from \"GPIO\[4\]\" to \"GPIO4\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 240 1272 1448 256 "GPIO\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051296748 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[0\] GPIO0 " "Converted element name(s) from \"GPIO\[0\]\" to \"GPIO0\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 280 280 456 296 "GPIO\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051296748 ""}  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 320 288 456 336 "GPIO\[2\]" "" } { 336 288 456 352 "GPIO\[3\]" "" } { 296 280 456 312 "GPIO\[1\]" "" } { 240 1272 1448 256 "GPIO\[4\]" "" } { 280 280 456 296 "GPIO\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1565051296748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor prj_processor:inst " "Elaborating entity \"prj_processor\" for hierarchy \"prj_processor:inst\"" {  } { { "project_bdf.bdf" "inst" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 176 672 1024 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051296763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_PWM_control prj_processor:inst\|prj_processor_PWM_control:pwm_control " "Elaborating entity \"prj_processor_PWM_control\" for hierarchy \"prj_processor:inst\|prj_processor_PWM_control:pwm_control\"" {  } { { "prj_processor/synthesis/prj_processor.v" "pwm_control" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051296790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu prj_processor:inst\|prj_processor_cpu:cpu " "Elaborating entity \"prj_processor_cpu\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\"" {  } { { "prj_processor/synthesis/prj_processor.v" "cpu" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051296800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu " "Elaborating entity \"prj_processor_cpu_cpu\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu.v" "cpu" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051296842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_test_bench prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_test_bench:the_prj_processor_cpu_cpu_test_bench " "Elaborating entity \"prj_processor_cpu_cpu_test_bench\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_test_bench:the_prj_processor_cpu_cpu_test_bench\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_test_bench" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_ic_data_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data " "Elaborating entity \"prj_processor_cpu_cpu_ic_data_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_ic_data" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 6994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_moc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_moc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_moc1 " "Found entity 1: altsyncram_moc1" {  } { { "db/altsyncram_moc1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_moc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051297337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051297337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_moc1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_moc1:auto_generated " "Elaborating entity \"altsyncram_moc1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_moc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_ic_tag_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag " "Elaborating entity \"prj_processor_cpu_cpu_ic_tag_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_ic_tag" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_phc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_phc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_phc1 " "Found entity 1: altsyncram_phc1" {  } { { "db/altsyncram_phc1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_phc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051297451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051297451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_phc1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_phc1:auto_generated " "Elaborating entity \"altsyncram_phc1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_phc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_bht_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht " "Elaborating entity \"prj_processor_cpu_cpu_bht_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_bht" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051297552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051297552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_register_bank_a_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a " "Elaborating entity \"prj_processor_cpu_cpu_register_bank_a_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_register_bank_a" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051297649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051297649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_register_bank_b_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_b_module:prj_processor_cpu_cpu_register_bank_b " "Elaborating entity \"prj_processor_cpu_cpu_register_bank_b_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_b_module:prj_processor_cpu_cpu_register_bank_b\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_register_bank_b" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 8224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_mult_cell prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell " "Elaborating entity \"prj_processor_cpu_cpu_mult_cell\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_mult_cell" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 8809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/SoftProcDes/fp_project/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051297815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051297815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/SoftProcDes/fp_project/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051297976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_dc_tag_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag " "Elaborating entity \"prj_processor_cpu_cpu_dc_tag_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_dc_tag" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 9231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_9tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051298773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051298773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_dc_data_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data " "Elaborating entity \"prj_processor_cpu_cpu_dc_data_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_dc_data" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 9297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051298879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051298879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_dc_victim_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim " "Elaborating entity \"prj_processor_cpu_cpu_dc_victim_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_dc_victim" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 9409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051298987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051298987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051298987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 10240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_debug prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_debug\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_debug" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_break prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_break:the_prj_processor_cpu_cpu_nios2_oci_break " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_break\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_break:the_prj_processor_cpu_cpu_nios2_oci_break\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_break" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_xbrk prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_xbrk:the_prj_processor_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_xbrk:the_prj_processor_cpu_cpu_nios2_oci_xbrk\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_xbrk" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_dbrk prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dbrk:the_prj_processor_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dbrk:the_prj_processor_cpu_cpu_nios2_oci_dbrk\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_dbrk" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_itrace prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_itrace:the_prj_processor_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_itrace\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_itrace:the_prj_processor_cpu_cpu_nios2_oci_itrace\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_itrace" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_dtrace prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dtrace:the_prj_processor_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dtrace:the_prj_processor_cpu_cpu_nios2_oci_dtrace\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_dtrace" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_td_mode prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dtrace:the_prj_processor_cpu_cpu_nios2_oci_dtrace\|prj_processor_cpu_cpu_nios2_oci_td_mode:prj_processor_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dtrace:the_prj_processor_cpu_cpu_nios2_oci_dtrace\|prj_processor_cpu_cpu_nios2_oci_td_mode:prj_processor_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_fifo prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_fifo\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_fifo" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc:the_prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc:the_prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_pib prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_pib:the_prj_processor_cpu_cpu_nios2_oci_pib " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_pib\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_pib:the_prj_processor_cpu_cpu_nios2_oci_pib\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_pib" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_im prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_im:the_prj_processor_cpu_cpu_nios2_oci_im " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_im\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_im:the_prj_processor_cpu_cpu_nios2_oci_im\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_im" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_avalon_reg prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_avalon_reg:the_prj_processor_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"prj_processor_cpu_cpu_nios2_avalon_reg\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_avalon_reg:the_prj_processor_cpu_cpu_nios2_avalon_reg\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_avalon_reg" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_ocimem prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem " "Elaborating entity \"prj_processor_cpu_cpu_nios2_ocimem\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_ocimem" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_ociram_sp_ram_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram " "Elaborating entity \"prj_processor_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_ociram_sp_ram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051299825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051299825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_debug_slave_wrapper prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"prj_processor_cpu_cpu_debug_slave_wrapper\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_debug_slave_wrapper" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_debug_slave_tck prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|prj_processor_cpu_cpu_debug_slave_tck:the_prj_processor_cpu_cpu_debug_slave_tck " "Elaborating entity \"prj_processor_cpu_cpu_debug_slave_tck\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|prj_processor_cpu_cpu_debug_slave_tck:the_prj_processor_cpu_cpu_debug_slave_tck\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" "the_prj_processor_cpu_cpu_debug_slave_tck" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_debug_slave_sysclk prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|prj_processor_cpu_cpu_debug_slave_sysclk:the_prj_processor_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"prj_processor_cpu_cpu_debug_slave_sysclk\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|prj_processor_cpu_cpu_debug_slave_sysclk:the_prj_processor_cpu_cpu_debug_slave_sysclk\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" "the_prj_processor_cpu_cpu_debug_slave_sysclk" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" "prj_processor_cpu_cpu_debug_slave_phy" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051299957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control prj_processor:inst\|prj_processor_fp1_control:fp1_control " "Elaborating entity \"prj_processor_fp1_control\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\"" {  } { { "prj_processor/synthesis/prj_processor.v" "fp1_control" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control_tx prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_tx:the_prj_processor_fp1_control_tx " "Elaborating entity \"prj_processor_fp1_control_tx\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_tx:the_prj_processor_fp1_control_tx\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "the_prj_processor_fp1_control_tx" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control_rx prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_rx:the_prj_processor_fp1_control_rx " "Elaborating entity \"prj_processor_fp1_control_rx\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_rx:the_prj_processor_fp1_control_rx\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "the_prj_processor_fp1_control_rx" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control_rx_stimulus_source prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_rx:the_prj_processor_fp1_control_rx\|prj_processor_fp1_control_rx_stimulus_source:the_prj_processor_fp1_control_rx_stimulus_source " "Elaborating entity \"prj_processor_fp1_control_rx_stimulus_source\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_rx:the_prj_processor_fp1_control_rx\|prj_processor_fp1_control_rx_stimulus_source:the_prj_processor_fp1_control_rx_stimulus_source\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "the_prj_processor_fp1_control_rx_stimulus_source" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control_regs prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_regs:the_prj_processor_fp1_control_regs " "Elaborating entity \"prj_processor_fp1_control_regs\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_regs:the_prj_processor_fp1_control_regs\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "the_prj_processor_fp1_control_regs" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_jtag_uart prj_processor:inst\|prj_processor_jtag_uart:jtag_uart " "Elaborating entity \"prj_processor_jtag_uart\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\"" {  } { { "prj_processor/synthesis/prj_processor.v" "jtag_uart" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_jtag_uart_scfifo_w prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w " "Elaborating entity \"prj_processor_jtag_uart_scfifo_w\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "the_prj_processor_jtag_uart_scfifo_w" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "wfifo" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051300795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051300795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051300795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051300795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051300795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051300795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051300795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051300795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051300795 ""}  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565051300795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/SoftProcDes/fp_project/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051300827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051300827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/SoftProcDes/fp_project/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051300842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051300842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/SoftProcDes/fp_project/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/SoftProcDes/fp_project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051300857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051300857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/SoftProcDes/fp_project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/SoftProcDes/fp_project/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051300896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051300896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/SoftProcDes/fp_project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051300941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051300941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/SoftProcDes/fp_project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/SoftProcDes/fp_project/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051300984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051300984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/SoftProcDes/fp_project/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_jtag_uart_scfifo_r prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_r:the_prj_processor_jtag_uart_scfifo_r " "Elaborating entity \"prj_processor_jtag_uart_scfifo_r\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_r:the_prj_processor_jtag_uart_scfifo_r\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "the_prj_processor_jtag_uart_scfifo_r" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051300996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "prj_processor_jtag_uart_alt_jtag_atlantic" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301270 ""}  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565051301270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301306 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_prog_mem prj_processor:inst\|prj_processor_prog_mem:prog_mem " "Elaborating entity \"prj_processor_prog_mem\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\"" {  } { { "prj_processor/synthesis/prj_processor.v" "prog_mem" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_prog_mem.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_prog_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_prog_mem.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_prog_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20000 " "Parameter \"maximum_depth\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20000 " "Parameter \"numwords_a\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051301371 ""}  } { { "prj_processor/synthesis/submodules/prj_processor_prog_mem.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_prog_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565051301371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnc1 " "Found entity 1: altsyncram_nnc1" {  } { { "db/altsyncram_nnc1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_nnc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051301412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051301412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnc1 prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated " "Elaborating entity \"altsyncram_nnc1\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "C:/SoftProcDes/fp_project/db/decode_b7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051301477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051301477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b7a prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\|decode_b7a:decode3 " "Elaborating entity \"decode_b7a\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\|decode_b7a:decode3\"" {  } { { "db/altsyncram_nnc1.tdf" "decode3" { Text "C:/SoftProcDes/fp_project/db/altsyncram_nnc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "C:/SoftProcDes/fp_project/db/mux_83b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051301521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051301521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83b prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\|mux_83b:mux2 " "Elaborating entity \"mux_83b\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\|mux_83b:mux2\"" {  } { { "db/altsyncram_nnc1.tdf" "mux2" { Text "C:/SoftProcDes/fp_project/db/altsyncram_nnc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_sys_timer prj_processor:inst\|prj_processor_sys_timer:sys_timer " "Elaborating entity \"prj_processor_sys_timer\" for hierarchy \"prj_processor:inst\|prj_processor_sys_timer:sys_timer\"" {  } { { "prj_processor/synthesis/prj_processor.v" "sys_timer" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_sysid prj_processor:inst\|prj_processor_sysid:sysid " "Elaborating entity \"prj_processor_sysid\" for hierarchy \"prj_processor:inst\|prj_processor_sysid:sysid\"" {  } { { "prj_processor/synthesis/prj_processor.v" "sysid" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"prj_processor_mm_interconnect_0\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "prj_processor/synthesis/prj_processor.v" "mm_interconnect_0" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_control_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_control_s1_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "pwm_control_s1_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fp1_control_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fp1_control_s1_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "fp1_control_s1_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:prog_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:prog_mem_s1_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "prog_mem_s1_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051301990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router:router " "Elaborating entity \"prj_processor_mm_interconnect_0_router\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router:router\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "router" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_default_decode prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router:router\|prj_processor_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"prj_processor_mm_interconnect_0_router_default_decode\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router:router\|prj_processor_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_001 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"prj_processor_mm_interconnect_0_router_001\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_001:router_001\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "router_001" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_001_default_decode prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_001:router_001\|prj_processor_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"prj_processor_mm_interconnect_0_router_001_default_decode\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_001:router_001\|prj_processor_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_002 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"prj_processor_mm_interconnect_0_router_002\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_002:router_002\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "router_002" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_002_default_decode prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_002:router_002\|prj_processor_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"prj_processor_mm_interconnect_0_router_002_default_decode\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_002:router_002\|prj_processor_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_004 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"prj_processor_mm_interconnect_0_router_004\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_004:router_004\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "router_004" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_004_default_decode prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_004:router_004\|prj_processor_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"prj_processor_mm_interconnect_0_router_004_default_decode\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_004:router_004\|prj_processor_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_cmd_demux prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"prj_processor_mm_interconnect_0_cmd_demux\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cmd_demux" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_cmd_demux_001 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"prj_processor_mm_interconnect_0_cmd_demux_001\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_cmd_mux prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"prj_processor_mm_interconnect_0_cmd_mux\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cmd_mux" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_cmd_mux_002 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"prj_processor_mm_interconnect_0_cmd_mux_002\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_rsp_demux prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"prj_processor_mm_interconnect_0_rsp_demux\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "rsp_demux" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_rsp_demux_002 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"prj_processor_mm_interconnect_0_rsp_demux_002\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_rsp_mux prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"prj_processor_mm_interconnect_0_rsp_mux\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "rsp_mux" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_rsp_mux_001 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"prj_processor_mm_interconnect_0_rsp_mux_001\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_avalon_st_adapter prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"prj_processor_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_irq_mapper prj_processor:inst\|prj_processor_irq_mapper:irq_mapper " "Elaborating entity \"prj_processor_irq_mapper\" for hierarchy \"prj_processor:inst\|prj_processor_irq_mapper:irq_mapper\"" {  } { { "prj_processor/synthesis/prj_processor.v" "irq_mapper" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller prj_processor:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"prj_processor:inst\|altera_reset_controller:rst_controller\"" {  } { { "prj_processor/synthesis/prj_processor.v" "rst_controller" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer prj_processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"prj_processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "prj_processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer prj_processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"prj_processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "prj_processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst1 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst1\"" {  } { { "project_bdf.bdf" "inst1" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 216 1088 1256 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051302611 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_prj_processor_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_prj_processor_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_itrace" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565051303578 "|project_bdf|prj_processor:inst|prj_processor_cpu:cpu|prj_processor_cpu_cpu:cpu|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci|prj_processor_cpu_cpu_nios2_oci_itrace:the_prj_processor_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565051304249 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.05.18:28:27 Progress: Loading sld2dd85a2c/alt_sld_fab_wrapper_hw.tcl " "2019.08.05.18:28:27 Progress: Loading sld2dd85a2c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051307541 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051309820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051309963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051312293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051312432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051312574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051312736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051312743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051312751 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565051313425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dd85a2c/alt_sld_fab.v" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051313611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051313611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051313695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051313695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051313696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051313696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051313745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051313745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051313820 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051313820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051313820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051313878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051313878 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PWM:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PWM:inst1\|Mult0\"" {  } { { "PWM.v" "Mult0" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565051317776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565051317776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565051317776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565051317776 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1565051317776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051317834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM:inst1\|lpm_mult:Mult0 " "Instantiated megafunction \"PWM:inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051317835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051317835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051317835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051317835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051317835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051317835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051317835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051317835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051317835 ""}  } { { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565051317835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051317904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051317931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051317982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hrg " "Found entity 1: add_sub_hrg" {  } { { "db/add_sub_hrg.tdf" "" { Text "C:/SoftProcDes/fp_project/db/add_sub_hrg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051318019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051318019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051318051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051318067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318068 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565051318068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/SoftProcDes/fp_project/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051318100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051318100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051318125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565051318125 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565051318125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/SoftProcDes/fp_project/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565051318160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051318160 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1565051319072 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1565051319072 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565051319116 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1565051319116 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1565051319116 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1565051319116 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1565051319116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565051319131 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 44 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 61 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 352 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 398 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 42 -1 0 } } { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 7655 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2618 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 4044 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 43 -1 0 } } { "prj_processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 5916 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 7664 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_sys_timer.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_sys_timer.v" 167 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 5835 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565051319264 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565051319264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051321041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565051323561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051323781 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565051324071 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565051324071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051324242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SoftProcDes/fp_project/output_files/fingerprint.map.smsg " "Generated suppressed messages file C:/SoftProcDes/fp_project/output_files/fingerprint.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051324909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565051327332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565051327332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5037 " "Implemented 5037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565051327757 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565051327757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4685 " "Implemented 4685 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565051327757 ""} { "Info" "ICUT_CUT_TM_RAMS" "334 " "Implemented 334 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565051327757 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1565051327757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565051327757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565051327821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 05 18:28:47 2019 " "Processing ended: Mon Aug 05 18:28:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565051327821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565051327821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565051327821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565051327821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565051329040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565051329045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 05 18:28:48 2019 " "Processing started: Mon Aug 05 18:28:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565051329045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565051329045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fingerprint -c fingerprint " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fingerprint -c fingerprint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565051329045 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565051329139 ""}
{ "Info" "0" "" "Project  = fingerprint" {  } {  } 0 0 "Project  = fingerprint" 0 0 "Fitter" 0 0 1565051329140 ""}
{ "Info" "0" "" "Revision = fingerprint" {  } {  } 0 0 "Revision = fingerprint" 0 0 "Fitter" 0 0 1565051329140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565051329297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565051329297 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fingerprint 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"fingerprint\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565051329341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565051329369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565051329369 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565051329611 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1565051329617 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565051329728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565051329728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565051329728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565051329728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565051329728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565051329728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565051329728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565051329728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565051329728 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1565051329728 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 15111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565051329743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 15113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565051329743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 15115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565051329743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 15117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565051329743 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1565051329743 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1565051329743 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1565051329743 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1565051329743 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1565051329743 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565051329746 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565051330093 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051331101 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1565051331101 ""}
{ "Info" "ISTA_SDC_FOUND" "prj_processor/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'prj_processor/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565051331175 ""}
{ "Info" "ISTA_SDC_FOUND" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.sdc " "Reading SDC File: 'prj_processor/synthesis/submodules/prj_processor_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565051331183 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565051331228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565051331228 "|project_bdf|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565051331228 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1565051331228 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051331292 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051331292 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051331292 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1565051331292 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1565051331293 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565051331293 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565051331293 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565051331293 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1565051331293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565051331717 ""}  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 240 256 456 256 "MAX10_CLK1_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 15096 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565051331717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565051331717 ""}  } { { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 14324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565051331717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565051331717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 14570 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565051331717 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565051331717 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 14409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565051331717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565051331717 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 14431 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565051331717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565051331717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 1994 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565051331717 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565051331717 ""}  } { { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 5286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565051331717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prj_processor:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node prj_processor:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565051331717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prj_processor:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node prj_processor:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "prj_processor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 6074 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565051331717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 5286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565051331717 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565051331717 ""}  } { { "prj_processor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 798 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565051331717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565051332511 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565051332517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565051332518 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565051332525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565051332536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565051332547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565051332688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565051332695 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565051332695 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565051332695 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1565051332695 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565051332695 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565051333133 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1565051333133 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565051333138 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1565051333154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565051334784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565051335539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565051335606 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565051336857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565051336857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565051339640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565051341971 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565051341971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565051342477 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1565051342477 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565051342477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565051342479 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565051342767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565051342809 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565051344533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565051344535 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565051346470 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565051347516 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565051348140 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 240 256 456 256 "MAX10_CLK1_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 494 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565051348161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 432 288 456 448 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/SoftProcDes/fp_project/" { { 0 { 0 ""} 0 492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565051348161 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1565051348161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SoftProcDes/fp_project/output_files/fingerprint.fit.smsg " "Generated suppressed messages file C:/SoftProcDes/fp_project/output_files/fingerprint.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565051348451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 158 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5709 " "Peak virtual memory: 5709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565051349759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 05 18:29:09 2019 " "Processing ended: Mon Aug 05 18:29:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565051349759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565051349759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565051349759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565051349759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565051350775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565051350780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 05 18:29:10 2019 " "Processing started: Mon Aug 05 18:29:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565051350780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565051350780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fingerprint -c fingerprint " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fingerprint -c fingerprint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565051350780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1565051351167 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1565051353121 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565051353232 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1565051353233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565051353526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 05 18:29:13 2019 " "Processing ended: Mon Aug 05 18:29:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565051353526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565051353526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565051353526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565051353526 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565051354176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565051354710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565051354715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 05 18:29:14 2019 " "Processing started: Mon Aug 05 18:29:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565051354715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051354715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fingerprint -c fingerprint " "Command: quartus_sta fingerprint -c fingerprint" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051354715 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1565051354805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355117 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565051355594 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355594 ""}
{ "Info" "ISTA_SDC_FOUND" "prj_processor/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'prj_processor/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355652 ""}
{ "Info" "ISTA_SDC_FOUND" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.sdc " "Reading SDC File: 'prj_processor/synthesis/submodules/prj_processor_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355668 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565051355700 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355700 "|project_bdf|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565051355700 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355700 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051355736 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051355736 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051355736 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355736 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1565051355736 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1565051355753 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1565051355765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.416 " "Worst-case setup slack is 44.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.416               0.000 altera_reserved_tck  " "   44.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 altera_reserved_tck  " "    0.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.114 " "Worst-case recovery slack is 47.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.114               0.000 altera_reserved_tck  " "   47.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.450 " "Worst-case removal slack is 1.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.450               0.000 altera_reserved_tck  " "    1.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.631 " "Worst-case minimum pulse width slack is 49.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631               0.000 altera_reserved_tck  " "   49.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051355795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355795 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.970 ns " "Worst Case Available Settling Time: 196.970 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051355815 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355815 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1565051355822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051355850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051358775 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565051359049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359049 "|project_bdf|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565051359049 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359049 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051359054 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051359054 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051359054 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.744 " "Worst-case setup slack is 44.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.744               0.000 altera_reserved_tck  " "   44.744               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 altera_reserved_tck  " "    0.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.313 " "Worst-case recovery slack is 47.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.313               0.000 altera_reserved_tck  " "   47.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.313 " "Worst-case removal slack is 1.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.313               0.000 altera_reserved_tck  " "    1.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.650 " "Worst-case minimum pulse width slack is 49.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.650               0.000 altera_reserved_tck  " "   49.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359093 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.242 ns " "Worst Case Available Settling Time: 197.242 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359112 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359112 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1565051359117 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565051359381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359381 "|project_bdf|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565051359381 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359381 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051359386 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051359386 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565051359386 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.825 " "Worst-case setup slack is 47.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.825               0.000 altera_reserved_tck  " "   47.825               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.916 " "Worst-case recovery slack is 48.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.916               0.000 altera_reserved_tck  " "   48.916               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.614 " "Worst-case removal slack is 0.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 altera_reserved_tck  " "    0.614               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.422 " "Worst-case minimum pulse width slack is 49.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.422               0.000 altera_reserved_tck  " "   49.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565051359421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359421 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.740 ns " "Worst Case Available Settling Time: 198.740 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565051359440 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051359440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051360090 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051360091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565051360172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 05 18:29:20 2019 " "Processing ended: Mon Aug 05 18:29:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565051360172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565051360172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565051360172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051360172 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 192 s " "Quartus Prime Full Compilation was successful. 0 errors, 192 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1565051360848 ""}
