
---------- Begin Simulation Statistics ----------
final_tick                                41344690000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83973                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675124                       # Number of bytes of host memory used
host_op_rate                                   158186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1190.86                       # Real time elapsed on the host
host_tick_rate                               34718337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041345                       # Number of seconds simulated
sim_ticks                                 41344690000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120004729                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58097468                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.826894                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.826894                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5472355                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3077723                       # number of floating regfile writes
system.cpu.idleCycles                           87319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               490241                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22169927                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.368831                       # Inst execution rate
system.cpu.iew.exec_refs                     39397382                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15916426                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5008865                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23744403                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6817                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16136541                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           199761996                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23480956                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1005553                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             195877198                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49230                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3446015                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 392025                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3530128                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1155                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       362396                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         127845                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 218902756                       # num instructions consuming a value
system.cpu.iew.wb_count                     195435641                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621514                       # average fanout of values written-back
system.cpu.iew.wb_producers                 136051086                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.363491                       # insts written-back per cycle
system.cpu.iew.wb_sent                      195628151                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                298824112                       # number of integer regfile reads
system.cpu.int_regfile_writes               155297958                       # number of integer regfile writes
system.cpu.ipc                               1.209345                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.209345                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1761117      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151585570     76.99%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               751931      0.38%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                812900      0.41%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476915      0.24%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  453      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193732      0.10%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               378488      0.19%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1248189      0.63%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                296      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22666925     11.51%     91.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14409305      7.32%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          996397      0.51%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1600480      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              196882756                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5340566                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10522636                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4988839                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6419960                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2932970                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014897                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2452542     83.62%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  10896      0.37%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1715      0.06%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 223787      7.63%     91.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102876      3.51%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19720      0.67%     95.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121412      4.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              192714043                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          468847507                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    190446802                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         204727789                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  199761832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 196882756                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 164                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11384605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             69604                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             98                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13830123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82602062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.383509                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.467498                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31992964     38.73%     38.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6764543      8.19%     46.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8172740      9.89%     56.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9023864     10.92%     67.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7831988      9.48%     77.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5972092      7.23%     84.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6739803      8.16%     92.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3758633      4.55%     97.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2345435      2.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82602062                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.380992                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            666173                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           168201                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23744403                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16136541                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83540478                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82689381                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           65                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          875                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            885                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23817860                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19570671                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            484122                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9785892                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9235480                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.375454                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1104992                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          546684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             503100                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            43584                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          447                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        11344953                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            387653                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80956678                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.326891                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.817115                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        34928420     43.14%     43.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10191564     12.59%     55.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5249533      6.48%     62.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9361010     11.56%     73.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2555558      3.16%     76.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3778993      4.67%     81.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3323176      4.10%     85.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1999949      2.47%     88.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9568475     11.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80956678                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9568475                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34603852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34603852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34603852                       # number of overall hits
system.cpu.dcache.overall_hits::total        34603852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       351842                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         351842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       351842                       # number of overall misses
system.cpu.dcache.overall_misses::total        351842                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22485121492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22485121492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22485121492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22485121492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34955694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34955694                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34955694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34955694                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010065                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010065                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010065                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010065                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63906.871528                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63906.871528                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63906.871528                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63906.871528                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23710                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               859                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.601863                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243021                       # number of writebacks
system.cpu.dcache.writebacks::total            243021                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        93130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        93130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258712                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258712                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18116499992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18116499992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18116499992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18116499992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007401                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007401                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007401                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007401                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70025.742880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70025.742880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70025.742880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70025.742880                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258199                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19219327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19219327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       158782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8200979000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8200979000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19378109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19378109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008194                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008194                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51649.299039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51649.299039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        80810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4241603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4241603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54399.059919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54399.059919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14284142492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14284142492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73988.099513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73988.099513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12320                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12320                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13874896492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13874896492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76767.159965                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76767.159965                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.652026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34862564                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258711                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.754858                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.652026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70170099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70170099                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19916215                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29566076                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30631103                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2096643                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 392025                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9122755                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96712                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              204391158                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                540863                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23505358                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15916431                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23468                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109798                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21123444                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      110887935                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23817860                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10843572                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      60987728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  977430                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  253                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1913                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  17261430                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                132096                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82602062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.535317                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.360116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47601961     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1497216      1.81%     59.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3795649      4.60%     64.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3157811      3.82%     67.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1962026      2.38%     70.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2315846      2.80%     73.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2441255      2.96%     75.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1856822      2.25%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17973476     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82602062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.288040                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.341018                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17114935                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17114935                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17114935                       # number of overall hits
system.cpu.icache.overall_hits::total        17114935                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146495                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146495                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146495                       # number of overall misses
system.cpu.icache.overall_misses::total        146495                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2007965000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2007965000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2007965000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2007965000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17261430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17261430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17261430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17261430                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008487                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008487                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008487                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008487                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13706.713540                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13706.713540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13706.713540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13706.713540                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145378                       # number of writebacks
system.cpu.icache.writebacks::total            145378                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          608                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          608                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          608                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          608                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145887                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145887                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145887                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145887                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1835219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1835219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1835219500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1835219500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008452                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008452                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008452                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008452                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12579.732944                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12579.732944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12579.732944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12579.732944                       # average overall mshr miss latency
system.cpu.icache.replacements                 145378                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17114935                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17114935                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146495                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146495                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2007965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2007965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17261430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17261430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13706.713540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13706.713540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          608                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          608                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145887                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145887                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1835219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1835219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12579.732944                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12579.732944                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.617897                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17260822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145887                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.316382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.617897                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34668747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34668747                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17261711                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           414                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4078537                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1285141                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                36504                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1155                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 558955                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48029                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    476                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41344690000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 392025                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20996870                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9488111                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2714                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31591183                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20131159                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              202977970                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 65361                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 716868                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1043                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19055859                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           225106956                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   529118148                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                310177969                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6290470                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16774163                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      40                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11505434                       # count of insts added to the skid buffer
system.cpu.rob.reads                        271067521                       # The number of ROB reads
system.cpu.rob.writes                       401103372                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49577                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194103                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144526                       # number of overall hits
system.l2.overall_hits::.cpu.data               49577                       # number of overall hits
system.l2.overall_hits::total                  194103                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1360                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209134                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210494                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1360                       # number of overall misses
system.l2.overall_misses::.cpu.data            209134                       # number of overall misses
system.l2.overall_misses::total                210494                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17196010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17290810000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94800000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17196010000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17290810000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258711                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404597                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258711                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404597                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808369                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520256                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808369                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520256                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69705.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82224.841489                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82143.956597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69705.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82224.841489                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82143.956597                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198750                       # number of writebacks
system.l2.writebacks::total                    198750                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210494                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210494                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80900750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15069033000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15149933750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80900750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15069033000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15149933750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520256                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520256                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59485.845588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72054.438781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71973.233204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59485.845588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72054.438781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71973.233204                       # average overall mshr miss latency
system.l2.replacements                         202618                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243021                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243021                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145378                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145378                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145378                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145378                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19696                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161058                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13389421000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13389421000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83134.156639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83134.156639                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11751780750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11751780750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72966.141080                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72966.141080                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94800000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94800000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69705.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69705.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80900750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80900750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59485.845588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59485.845588                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3806589000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3806589000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.616699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.616699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79178.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79178.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3317252250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3317252250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.616699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.616699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69000.171603                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69000.171603                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8124.140215                       # Cycle average of tags in use
system.l2.tags.total_refs                      808093                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210810                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.833276                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.149884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.201139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8070.789192                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6675818                       # Number of tag accesses
system.l2.tags.data_accesses                  6675818                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000697165500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11895                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611439                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186885                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210494                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198750                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210494                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198750                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210494                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.694409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.829101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.123610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11890     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11895                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.672957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8142     68.45%     68.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.04%     68.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2992     25.15%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              611      5.14%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              145      1.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11895                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13471616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    325.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    307.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41344432000                       # Total gap between requests
system.mem_ctrls.avgGap                     101026.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13384192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2105228.023235873785                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 323722151.502405703068                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 307614061.201087713242                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1360                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209134                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198750                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36020750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8167630750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 986443331750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26485.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39054.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4963236.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13384576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13471616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1360                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209134                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210494                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2105228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    323731439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        325836667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2105228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2105228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    307657404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       307657404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    307657404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2105228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    323731439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       633494071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210488                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198722                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12466                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4257001500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052440000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8203651500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20224.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38974.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78072                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91355                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.223040                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.764630                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.868964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173748     72.46%     72.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45399     18.93%     91.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9592      4.00%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5086      2.12%     97.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3500      1.46%     98.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1315      0.55%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          641      0.27%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          215      0.09%     99.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          277      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13471232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              325.827380                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              307.614061                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       856707180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455331690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751435020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518220720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3263123760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17849914230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    844854240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24539586840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.536603                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2046266250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1380340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37918083750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855343440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454606845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751449300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519108120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3263123760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17905032660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    798438720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24547102845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.718392                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1924617500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1380340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38039732500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198750                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3017                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161058                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161058                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49436                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622755                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622755                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622755                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26191616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26191616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26191616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210494                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210494    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210494                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301815250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263117500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145378                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19046                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145887                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77957                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437151                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775623                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1212774                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18640896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32110848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50751744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202619                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607217                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001583                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040163                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606266     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    941      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607217                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41344690000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792487000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218838484                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388067000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
