\hypertarget{_s_d_l__cpuinfo_8h}{}\doxysection{include/\+SDL2/\+SDL\+\_\+cpuinfo.h File Reference}
\label{_s_d_l__cpuinfo_8h}\index{include/SDL2/SDL\_cpuinfo.h@{include/SDL2/SDL\_cpuinfo.h}}
{\ttfamily \#include \char`\"{}SDL\+\_\+stdinc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}begin\+\_\+code.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}close\+\_\+code.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a05d74b2aab28d821ea7f3f78372fd00e}{SDL\+\_\+\+CACHELINE\+\_\+\+SIZE}}~128
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} int \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a888cf77e53a67803402e1740a9639bd7}{SDL\+\_\+\+Get\+CPUCount}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} int \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aa699924d6c33d2cac8f1983c4ae4091c}{SDL\+\_\+\+Get\+CPUCache\+Line\+Size}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}{SDL\+\_\+\+Has\+AVX512F}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aa5356bc82108c60c3bee504ee63fda7e}{SDL\+\_\+\+Has\+ARMSIMD}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_ac5096ea77af07eb4a9d4c754289b2a2b}{SDL\+\_\+\+Has\+NEON}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} int \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_af672834675f296bed0e226113695bebd}{SDL\+\_\+\+Get\+System\+RAM}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__config_8h_a7c94ea6f8948649f8d181ae55911eeaf}{size\+\_\+t}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a99cf6527faa408c398a5a678aaf892d5}{SDL\+\_\+\+SIMDGet\+Alignment}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} $\ast$\mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_ac2e013a734c8108fa7bd80c5c80abd71}{SDL\+\_\+\+SIMDAlloc}} (const \mbox{\hyperlink{_s_d_l__config_8h_a7c94ea6f8948649f8d181ae55911eeaf}{size\+\_\+t}} \mbox{\hyperlink{_s_d_l__opengl__glext_8h_a652168017ea9a8bbcead03d5c16269fb}{len}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} $\ast$\mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a674d89c2b103e08a7c94b96103cc27f8}{SDL\+\_\+\+SIMDRealloc}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} $\ast$mem, const \mbox{\hyperlink{_s_d_l__config_8h_a7c94ea6f8948649f8d181ae55911eeaf}{size\+\_\+t}} \mbox{\hyperlink{_s_d_l__opengl__glext_8h_a652168017ea9a8bbcead03d5c16269fb}{len}})
\item 
\mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}{SDL\+\_\+\+SIMDFree}} (\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} $\ast$ptr)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CPU feature detection for SDL. 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a05d74b2aab28d821ea7f3f78372fd00e}\label{_s_d_l__cpuinfo_8h_a05d74b2aab28d821ea7f3f78372fd00e}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_CACHELINE\_SIZE@{SDL\_CACHELINE\_SIZE}}
\index{SDL\_CACHELINE\_SIZE@{SDL\_CACHELINE\_SIZE}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_CACHELINE\_SIZE}{SDL\_CACHELINE\_SIZE}}
{\footnotesize\ttfamily \#define SDL\+\_\+\+CACHELINE\+\_\+\+SIZE~128}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aa699924d6c33d2cac8f1983c4ae4091c}\label{_s_d_l__cpuinfo_8h_aa699924d6c33d2cac8f1983c4ae4091c}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_GetCPUCacheLineSize@{SDL\_GetCPUCacheLineSize}}
\index{SDL\_GetCPUCacheLineSize@{SDL\_GetCPUCacheLineSize}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_GetCPUCacheLineSize()}{SDL\_GetCPUCacheLineSize()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} int \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Get\+CPUCache\+Line\+Size (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine the L1 cache line size of the CPU.

This is useful for determining multi-\/threaded structure padding or SIMD prefetch sizes.

\begin{DoxyReturn}{Returns}
the L1 cache line size of the CPU, in bytes.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0. 
\end{DoxySince}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a888cf77e53a67803402e1740a9639bd7}\label{_s_d_l__cpuinfo_8h_a888cf77e53a67803402e1740a9639bd7}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_GetCPUCount@{SDL\_GetCPUCount}}
\index{SDL\_GetCPUCount@{SDL\_GetCPUCount}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_GetCPUCount()}{SDL\_GetCPUCount()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} int \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Get\+CPUCount (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Get the number of CPU cores available.

\begin{DoxyReturn}{Returns}
the total number of logical CPU cores. On CPUs that include technologies such as hyperthreading, the number of logical cores may be more than the number of physical cores.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0. 
\end{DoxySince}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_af672834675f296bed0e226113695bebd}\label{_s_d_l__cpuinfo_8h_af672834675f296bed0e226113695bebd}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_GetSystemRAM@{SDL\_GetSystemRAM}}
\index{SDL\_GetSystemRAM@{SDL\_GetSystemRAM}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_GetSystemRAM()}{SDL\_GetSystemRAM()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} int \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Get\+System\+RAM (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Get the amount of RAM configured in the system.

\begin{DoxyReturn}{Returns}
the amount of RAM configured in the system in MB.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+1. 
\end{DoxySince}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}\label{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_Has3DNow@{SDL\_Has3DNow}}
\index{SDL\_Has3DNow@{SDL\_Has3DNow}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_Has3DNow()}{SDL\_Has3DNow()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has3\+DNow (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has 3DNow! features.

This always returns false on CPUs that aren\textquotesingle{}t using AMD instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has 3DNow! features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}\label{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAltiVec@{SDL\_HasAltiVec}}
\index{SDL\_HasAltiVec@{SDL\_HasAltiVec}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasAltiVec()}{SDL\_HasAltiVec()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+Alti\+Vec (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has Alti\+Vec features.

This always returns false on CPUs that aren\textquotesingle{}t using Power\+PC instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has Alti\+Vec features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aa5356bc82108c60c3bee504ee63fda7e}\label{_s_d_l__cpuinfo_8h_aa5356bc82108c60c3bee504ee63fda7e}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasARMSIMD@{SDL\_HasARMSIMD}}
\index{SDL\_HasARMSIMD@{SDL\_HasARMSIMD}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasARMSIMD()}{SDL\_HasARMSIMD()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+ARMSIMD (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has ARM SIMD (ARMv6) features.

This is different from ARM NEON, which is a different instruction set.

This always returns false on CPUs that aren\textquotesingle{}t using ARM instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has ARM SIMD features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+12.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ac5096ea77af07eb4a9d4c754289b2a2b}{SDL\+\_\+\+Has\+NEON}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}\label{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAVX@{SDL\_HasAVX}}
\index{SDL\_HasAVX@{SDL\_HasAVX}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasAVX()}{SDL\_HasAVX()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+AVX (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has AVX features.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has AVX features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+2.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}\label{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAVX2@{SDL\_HasAVX2}}
\index{SDL\_HasAVX2@{SDL\_HasAVX2}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasAVX2()}{SDL\_HasAVX2()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+AVX2 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has AVX2 features.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has AVX2 features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+4.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}\label{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAVX512F@{SDL\_HasAVX512F}}
\index{SDL\_HasAVX512F@{SDL\_HasAVX512F}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasAVX512F()}{SDL\_HasAVX512F()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+AVX512F (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has AVX-\/512F (foundation) features.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has AVX-\/512F features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+9.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}\label{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasMMX@{SDL\_HasMMX}}
\index{SDL\_HasMMX@{SDL\_HasMMX}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasMMX()}{SDL\_HasMMX()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+MMX (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has MMX features.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has MMX features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_ac5096ea77af07eb4a9d4c754289b2a2b}\label{_s_d_l__cpuinfo_8h_ac5096ea77af07eb4a9d4c754289b2a2b}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasNEON@{SDL\_HasNEON}}
\index{SDL\_HasNEON@{SDL\_HasNEON}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasNEON()}{SDL\_HasNEON()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+NEON (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has NEON (ARM SIMD) features.

This always returns false on CPUs that aren\textquotesingle{}t using ARM instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has ARM NEON features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+6. 
\end{DoxySince}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}\label{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasRDTSC@{SDL\_HasRDTSC}}
\index{SDL\_HasRDTSC@{SDL\_HasRDTSC}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasRDTSC()}{SDL\_HasRDTSC()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+RDTSC (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has the RDTSC instruction.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has the RDTSC instruction or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}\label{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE@{SDL\_HasSSE}}
\index{SDL\_HasSSE@{SDL\_HasSSE}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE()}{SDL\_HasSSE()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+SSE (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has SSE features.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has SSE features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}\label{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE2@{SDL\_HasSSE2}}
\index{SDL\_HasSSE2@{SDL\_HasSSE2}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE2()}{SDL\_HasSSE2()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+SSE2 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has SSE2 features.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has SSE2 features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}\label{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE3@{SDL\_HasSSE3}}
\index{SDL\_HasSSE3@{SDL\_HasSSE3}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE3()}{SDL\_HasSSE3()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+SSE3 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has SSE3 features.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has SSE3 features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}\label{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE41@{SDL\_HasSSE41}}
\index{SDL\_HasSSE41@{SDL\_HasSSE41}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE41()}{SDL\_HasSSE41()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+SSE41 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has SSE4.\+1 features.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has SSE4.\+1 features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{SDL\+\_\+\+Has\+SSE42}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}\label{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE42@{SDL\_HasSSE42}}
\index{SDL\_HasSSE42@{SDL\_HasSSE42}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE42()}{SDL\_HasSSE42()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__stdinc_8h_a8fca68df0f976765230fe589a7c7733b}{SDL\+\_\+bool}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+Has\+SSE42 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Determine whether the CPU has SSE4.\+2 features.

This always returns false on CPUs that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
SDL\+\_\+\+TRUE if the CPU has SSE4.\+2 features or SDL\+\_\+\+FALSE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+0.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{SDL\+\_\+\+Has3\+DNow}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{SDL\+\_\+\+Has\+Alti\+Vec}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{SDL\+\_\+\+Has\+AVX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{SDL\+\_\+\+Has\+MMX}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{SDL\+\_\+\+Has\+RDTSC}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{SDL\+\_\+\+Has\+SSE2}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{SDL\+\_\+\+Has\+SSE3}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{SDL\+\_\+\+Has\+SSE41}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_ac2e013a734c8108fa7bd80c5c80abd71}\label{_s_d_l__cpuinfo_8h_ac2e013a734c8108fa7bd80c5c80abd71}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDAlloc@{SDL\_SIMDAlloc}}
\index{SDL\_SIMDAlloc@{SDL\_SIMDAlloc}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_SIMDAlloc()}{SDL\_SIMDAlloc()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} $\ast$\mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+SIMDAlloc (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{_s_d_l__config_8h_a7c94ea6f8948649f8d181ae55911eeaf}{size\+\_\+t}}}]{len }\end{DoxyParamCaption})}

Allocate memory in a SIMD-\/friendly way.

This will allocate a block of memory that is suitable for use with SIMD instructions. Specifically, it will be properly aligned and padded for the system\textquotesingle{}s supported vector instructions.

The memory returned will be padded such that it is safe to read or write an incomplete vector at the end of the memory block. This can be useful so you don\textquotesingle{}t have to drop back to a scalar fallback at the end of your SIMD processing loop to deal with the final elements without overflowing the allocated buffer.

You must free this memory with SDL\+\_\+\+Free\+SIMD(), not free() or \mbox{\hyperlink{_s_d_l__stdinc_8h_a0e4ade894d550ada1fa19dc2d46e88b8}{SDL\+\_\+free()}} or delete\mbox{[}\mbox{]}, etc.

Note that SDL will only deal with SIMD instruction sets it is aware of; for example, SDL 2.\+0.\+8 knows that SSE wants 16-\/byte vectors (\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{SDL\+\_\+\+Has\+SSE()}}), and AVX2 wants 32 bytes (\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{SDL\+\_\+\+Has\+AVX2()}}), but doesn\textquotesingle{}t know that AVX-\/512 wants
\begin{DoxyEnumerate}
\item To be clear\+: if you can\textquotesingle{}t decide to use an instruction set with an SDL\+\_\+\+Has$\ast$() function, don\textquotesingle{}t use that instruction set with memory allocated through here.
\end{DoxyEnumerate}

SDL\+\_\+\+Alloc\+SIMD(0) will return a non-\/\+NULL pointer, assuming the system isn\textquotesingle{}t out of memory, but you are not allowed to dereference it (because you only own zero bytes of that buffer).


\begin{DoxyParams}{Parameters}
{\em len} & The length, in bytes, of the block to allocate. The actual allocated block might be larger due to padding, etc. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
a pointer to the newly-\/allocated block, NULL if out of memory.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+10.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
SDL\+\_\+\+SIMDAlignment 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a674d89c2b103e08a7c94b96103cc27f8}{SDL\+\_\+\+SIMDRealloc}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}{SDL\+\_\+\+SIMDFree}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}\label{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDFree@{SDL\_SIMDFree}}
\index{SDL\_SIMDFree@{SDL\_SIMDFree}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_SIMDFree()}{SDL\_SIMDFree()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+SIMDFree (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} $\ast$}]{ptr }\end{DoxyParamCaption})}

Deallocate memory obtained from SDL\+\_\+\+SIMDAlloc

It is not valid to use this function on a pointer from anything but \mbox{\hyperlink{_s_d_l__cpuinfo_8h_ac2e013a734c8108fa7bd80c5c80abd71}{SDL\+\_\+\+SIMDAlloc()}} or \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a674d89c2b103e08a7c94b96103cc27f8}{SDL\+\_\+\+SIMDRealloc()}}. It can\textquotesingle{}t be used on pointers from malloc, realloc, SDL\+\_\+malloc, memalign, new\mbox{[}\mbox{]}, etc.

However, SDL\+\_\+\+SIMDFree(\+NULL) is a legal no-\/op.

The memory pointed to by {\ttfamily ptr} is no longer valid for access upon return, and may be returned to the system or reused by a future allocation. The pointer passed to this function is no longer safe to dereference once this function returns, and should be discarded.


\begin{DoxyParams}{Parameters}
{\em ptr} & The pointer, returned from SDL\+\_\+\+SIMDAlloc or SDL\+\_\+\+SIMDRealloc, to deallocate. NULL is a legal no-\/op.\\
\hline
\end{DoxyParams}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+10.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ac2e013a734c8108fa7bd80c5c80abd71}{SDL\+\_\+\+SIMDAlloc}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a674d89c2b103e08a7c94b96103cc27f8}{SDL\+\_\+\+SIMDRealloc}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a99cf6527faa408c398a5a678aaf892d5}\label{_s_d_l__cpuinfo_8h_a99cf6527faa408c398a5a678aaf892d5}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDGetAlignment@{SDL\_SIMDGetAlignment}}
\index{SDL\_SIMDGetAlignment@{SDL\_SIMDGetAlignment}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_SIMDGetAlignment()}{SDL\_SIMDGetAlignment()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__config_8h_a7c94ea6f8948649f8d181ae55911eeaf}{size\+\_\+t}} \mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+SIMDGet\+Alignment (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}}}]{ }\end{DoxyParamCaption})}

Report the alignment this system needs for SIMD allocations.

This will return the minimum number of bytes to which a pointer must be aligned to be compatible with SIMD instructions on the current machine. For example, if the machine supports SSE only, it will return 16, but if it supports AVX-\/512F, it\textquotesingle{}ll return 64 (etc). This only reports values for instruction sets SDL knows about, so if your SDL build doesn\textquotesingle{}t have \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}{SDL\+\_\+\+Has\+AVX512\+F()}}, then it might return 16 for the SSE support it sees and not 64 for the AVX-\/512 instructions that exist but SDL doesn\textquotesingle{}t know about. Plan accordingly.

\begin{DoxyReturn}{Returns}
the alignment in bytes needed for available, known SIMD instructions.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+10. 
\end{DoxySince}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a674d89c2b103e08a7c94b96103cc27f8}\label{_s_d_l__cpuinfo_8h_a674d89c2b103e08a7c94b96103cc27f8}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDRealloc@{SDL\_SIMDRealloc}}
\index{SDL\_SIMDRealloc@{SDL\_SIMDRealloc}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_SIMDRealloc()}{SDL\_SIMDRealloc()}}
{\footnotesize\ttfamily \mbox{\hyperlink{begin__code_8h_aa4c7a931f4a968f818b2a1b10a432185}{DECLSPEC}} \mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} $\ast$\mbox{\hyperlink{begin__code_8h_a81faf4ba0455dc75f2e0507eddb79401}{SDLCALL}} SDL\+\_\+\+SIMDRealloc (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_d_l__opengl_8h_a46df6112013cf583e82b25cebd5cb499}{void}} $\ast$}]{mem,  }\item[{const \mbox{\hyperlink{_s_d_l__config_8h_a7c94ea6f8948649f8d181ae55911eeaf}{size\+\_\+t}}}]{len }\end{DoxyParamCaption})}

Reallocate memory obtained from SDL\+\_\+\+SIMDAlloc

It is not valid to use this function on a pointer from anything but \mbox{\hyperlink{_s_d_l__cpuinfo_8h_ac2e013a734c8108fa7bd80c5c80abd71}{SDL\+\_\+\+SIMDAlloc()}}. It can\textquotesingle{}t be used on pointers from malloc, realloc, SDL\+\_\+malloc, memalign, new\mbox{[}\mbox{]}, etc.


\begin{DoxyParams}{Parameters}
{\em mem} & The pointer obtained from SDL\+\_\+\+SIMDAlloc. This function also accepts NULL, at which point this function is the same as calling SDL\+\_\+\+SIMDAlloc with a NULL pointer. \\
\hline
{\em len} & The length, in bytes, of the block to allocated. The actual allocated block might be larger due to padding, etc. Passing 0 will return a non-\/\+NULL pointer, assuming the system isn\textquotesingle{}t out of memory. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
a pointer to the newly-\/reallocated block, NULL if out of memory.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since SDL 2.\+0.\+14.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
SDL\+\_\+\+SIMDAlignment 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_ac2e013a734c8108fa7bd80c5c80abd71}{SDL\+\_\+\+SIMDAlloc}} 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}{SDL\+\_\+\+SIMDFree}} 
\end{DoxySeeAlso}
