--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml entity_vgagenerator_wb.twx entity_vgagenerator_wb.ncd -o
entity_vgagenerator_wb.twr entity_vgagenerator_wb.pcf -ucf
entity_vgagenerator_wb.ucf

Design file:              entity_vgagenerator_wb.ncd
Physical constraint file: entity_vgagenerator_wb.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.34 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock vga_clk_in to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
vga_green<0>|   15.801(R)|vga_clk_in_BUFGP  |   0.000|
vga_green<1>|   15.810(R)|vga_clk_in_BUFGP  |   0.000|
vga_green<2>|   15.531(R)|vga_clk_in_BUFGP  |   0.000|
vga_green<3>|   15.810(R)|vga_clk_in_BUFGP  |   0.000|
vga_hsync   |    7.976(R)|vga_clk_in_BUFGP  |   0.000|
vga_red<0>  |   14.991(R)|vga_clk_in_BUFGP  |   0.000|
vga_red<1>  |   14.972(R)|vga_clk_in_BUFGP  |   0.000|
vga_red<2>  |   14.987(R)|vga_clk_in_BUFGP  |   0.000|
vga_red<3>  |   14.978(R)|vga_clk_in_BUFGP  |   0.000|
vga_vsync   |   10.568(R)|vga_clk_in_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock vga_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vga_clk_in     |    9.731|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jun 21 13:09:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 254 MB



