// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/10/2018 21:36:46"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PS3_ZAD8 (
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2);
input 	[7:0] SW;
output 	[5:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~18_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~19_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~13_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~18 ;
wire \Mod1|auto_generated|divider|divider|op_5~22 ;
wire \Mod1|auto_generated|divider|divider|op_5~26 ;
wire \Mod1|auto_generated|divider|divider|op_5~10_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~11_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~16_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~6 ;
wire \Mod1|auto_generated|divider|divider|op_6~10 ;
wire \Mod1|auto_generated|divider|divider|op_6~22 ;
wire \Mod1|auto_generated|divider|divider|op_6~26 ;
wire \Mod1|auto_generated|divider|divider|op_6~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~15_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~6 ;
wire \Mod1|auto_generated|divider|divider|op_7~10 ;
wire \Mod1|auto_generated|divider|divider|op_7~14 ;
wire \Mod1|auto_generated|divider|divider|op_7~26 ;
wire \Mod1|auto_generated|divider|divider|op_7~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_8~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_8~6 ;
wire \Mod1|auto_generated|divider|divider|op_8~10 ;
wire \Mod1|auto_generated|divider|divider|op_8~14 ;
wire \Mod1|auto_generated|divider|divider|op_8~18 ;
wire \Mod1|auto_generated|divider|divider|op_8~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_8~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~5_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \h0|WideOr6~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \h0|WideOr2~0_combout ;
wire \h0|WideOr1~0_combout ;
wire \h0|WideOr0~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~15_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~38_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~34 ;
wire \Mod0|auto_generated|divider|divider|op_8~30 ;
wire \Mod0|auto_generated|divider|divider|op_8~26 ;
wire \Mod0|auto_generated|divider|divider|op_8~22 ;
wire \Mod0|auto_generated|divider|divider|op_8~6 ;
wire \Mod0|auto_generated|divider|divider|op_8~10 ;
wire \Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~14 ;
wire \Mod0|auto_generated|divider|divider|op_8~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~3_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~11_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ;
wire \Div1|auto_generated|divider|divider|op_4~22_cout ;
wire \Div1|auto_generated|divider|divider|op_4~18 ;
wire \Div1|auto_generated|divider|divider|op_4~10 ;
wire \Div1|auto_generated|divider|divider|op_4~14 ;
wire \Div1|auto_generated|divider|divider|op_4~6 ;
wire \Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~5_combout ;
wire \Div1|auto_generated|divider|divider|op_4~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~8_combout ;
wire \Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~0_combout ;
wire \Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ;
wire \Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~5_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~26_cout ;
wire \Div1|auto_generated|divider|divider|op_5~22 ;
wire \Div1|auto_generated|divider|divider|op_5~18 ;
wire \Div1|auto_generated|divider|divider|op_5~10 ;
wire \Div1|auto_generated|divider|divider|op_5~14 ;
wire \Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~16_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~18_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~19_combout ;
wire \Div1|auto_generated|divider|divider|op_6~26_cout ;
wire \Div1|auto_generated|divider|divider|op_6~22 ;
wire \Div1|auto_generated|divider|divider|op_6~18 ;
wire \Div1|auto_generated|divider|divider|op_6~14 ;
wire \Div1|auto_generated|divider|divider|op_6~10 ;
wire \Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \Div1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[20]~8_combout ;
wire \Div1|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~17_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~20_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~26_cout ;
wire \Div1|auto_generated|divider|divider|op_7~22_cout ;
wire \Div1|auto_generated|divider|divider|op_7~18_cout ;
wire \Div1|auto_generated|divider|divider|op_7~14_cout ;
wire \Div1|auto_generated|divider|divider|op_7~10_cout ;
wire \Div1|auto_generated|divider|divider|op_7~6_cout ;
wire \Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \h1|WideOr2~0_combout ;
wire \h1|WideOr1~0_combout ;
wire \h1|WideOr0~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~3_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~5_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~38_cout ;
wire \Div0|auto_generated|divider|divider|op_8~34_cout ;
wire \Div0|auto_generated|divider|divider|op_8~30_cout ;
wire \Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \h2|WideOr6~0_combout ;
wire \h2|WideOr4~0_combout ;
wire \h2|WideOr1~0_combout ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\h0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\h0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\h0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\h0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\h0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\h0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\h0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\h1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\h1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\h1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\h1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\h1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\h1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\h1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\h2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\h2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\h2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\h2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \SW[4]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \SW[4]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \SW[5]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \SW[5]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\SW[6]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\SW[6]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\SW[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \SW[7]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \SW[7]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~18_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~18 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~19 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~19_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \SW[7]~input_o )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~19 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~19 .lut_mask = 64'h0303030303030303;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~12_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~13_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \SW[5]~input_o )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~13 .lut_mask = 64'h0303030303030303;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \SW[3]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~14_cout  ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( \SW[3]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\SW[4]~input_o )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\SW[4]~input_o )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Mod1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_5~18  ))
// \Mod1|auto_generated|divider|divider|op_5~22  = CARRY(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000F0000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\SW[6]~input_o )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~22  ))
// \Mod1|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\SW[6]~input_o )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Mod1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[18]~19_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[18]~18_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[18]~18_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000000000000FFF;
defparam \Mod1|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~11_combout  = ( \Mod1|auto_generated|divider|divider|op_5~21_sumout  & ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~11 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~16_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~16 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~16 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~17_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \SW[6]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~14_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[16]~13_combout  ) # ( !\Mod1|auto_generated|divider|divider|StageOut[16]~13_combout  & ( 
// \Mod1|auto_generated|divider|divider|StageOut[16]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~8_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\SW[4]~input_o ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~8 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \SW[2]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~18_cout  ))
// \Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( \SW[2]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\SW[3]~input_o )) ) + ( 
// GND ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))
// \Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\SW[3]~input_o )) ) + ( GND 
// ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))
// \Mod1|auto_generated|divider|divider|op_6~22  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000001D1D;
defparam \Mod1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~22  ))
// \Mod1|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FC3000000000;
defparam \Mod1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_5~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[17]~17_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[17]~16_combout ))) ) + ( \Mod1|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~15_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[16]~14_combout  & ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~15 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~15 .lut_mask = 64'h0000000033333333;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~9_combout  = ( \Mod1|auto_generated|divider|divider|op_5~17_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout ) # (\Mod1|auto_generated|divider|divider|StageOut[15]~8_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_5~17_sumout  & ( (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|StageOut[15]~8_combout ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~4_combout  = (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~5_sumout )) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\SW[3]~input_o )))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h4477447744774477;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \SW[1]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( \SW[1]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\SW[2]~input_o )) ) + ( 
// GND ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))
// \Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\SW[2]~input_o )) ) + ( GND 
// ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))
// \Mod1|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003CF;
defparam \Mod1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~14  ))
// \Mod1|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FC3000000000;
defparam \Mod1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_6~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[22]~15_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[22]~11_combout ))) ) + ( \Mod1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~7_combout  = ( !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_6~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~10_combout  = (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & \Mod1|auto_generated|divider|divider|StageOut[21]~9_combout )

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = 64'h0505050505050505;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~5_combout  = (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~9_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[20]~4_combout )))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \SW[2]~input_o  & ( (\Mod1|auto_generated|divider|divider|op_6~5_sumout ) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\SW[2]~input_o  & ( 
// (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & \Mod1|auto_generated|divider|divider|op_6~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \SW[0]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_8~6  = CARRY(( \SW[0]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\SW[1]~input_o 
// )) ) + ( \Mod1|auto_generated|divider|divider|op_8~6  ))
// \Mod1|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\SW[1]~input_o )) 
// ) + ( \Mod1|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_8~10  ))
// \Mod1|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~14  ))
// \Mod1|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_7~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[27]~10_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[27]~7_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000001B5F;
defparam \Mod1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_8~13_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|op_7~9_sumout )) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_8~13_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\Mod1|auto_generated|divider|divider|op_7~9_sumout )) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ))))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h02130213CEDFCEDF;
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \Mod1|auto_generated|divider|divider|op_8~17_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|op_7~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_8~17_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h01230123CDEFCDEF;
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\SW[1]~input_o )) ) ) # ( !\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h0F0F0F0F33553355;
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_8~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout ) # (\SW[0]~input_o ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_8~5_sumout 
//  & ( (\SW[0]~input_o  & \Mod1|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N3
cyclonev_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout 
// ) ) ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr6~0 .extended_lut = "off";
defparam \h0|WideOr6~0 .lut_mask = 64'h555500FFAA5500FF;
defparam \h0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N39
cyclonev_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  ) ) ) # ( 
// \Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & \Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr5~0 .extended_lut = "off";
defparam \h0|WideOr5~0 .lut_mask = 64'h005555FF555500FF;
defparam \h0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N45
cyclonev_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ))) # (\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & (\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr4~0 .extended_lut = "off";
defparam \h0|WideOr4~0 .lut_mask = 64'h3355335511551155;
defparam \h0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N18
cyclonev_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr3~0 .extended_lut = "off";
defparam \h0|WideOr3~0 .lut_mask = 64'h0F0F5555A5A55F5F;
defparam \h0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N24
cyclonev_lcell_comb \h0|WideOr2~0 (
// Equation(s):
// \h0|WideOr2~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  ) # ( !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ))) # (\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & (\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr2~0 .extended_lut = "off";
defparam \h0|WideOr2~0 .lut_mask = 64'h03CF03CFFFFFFFFF;
defparam \h0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N27
cyclonev_lcell_comb \h0|WideOr1~0 (
// Equation(s):
// \h0|WideOr1~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ))) # (\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  & (\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr1~0 .extended_lut = "off";
defparam \h0|WideOr1~0 .lut_mask = 64'h33553355BB77BB77;
defparam \h0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ))) # (\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// !\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout  $ 
// (((!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & !\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr0~0 .extended_lut = "off";
defparam \h0|WideOr0~0 .lut_mask = 64'h3CF03CF03CC03CC0;
defparam \h0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  = SUM(( \SW[1]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  = CARRY(( \SW[1]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  = SUM(( !\SW[2]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  = CARRY(( !\SW[2]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  = SHARE(\SW[2]~input_o )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .lut_mask = 64'h000055550000AAAA;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  = SUM(( \SW[3]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  = CARRY(( \SW[3]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_sumout  = SUM(( !\SW[4]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6  = CARRY(( !\SW[4]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = SHARE(\SW[4]~input_o )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .lut_mask = 64'h000055550000AAAA;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout  = SUM(( !\SW[5]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~10  = CARRY(( !\SW[5]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~11  = SHARE(\SW[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout  = SUM(( \SW[6]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~14  = CARRY(( \SW[6]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~15  = SHARE(GND)

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout  = SUM(( \SW[7]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18  = CARRY(( \SW[7]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17 .lut_mask = 64'h0000000000003333;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~7_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \SW[6]~input_o )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .lut_mask = 64'h0505050505050505;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~6_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~6 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .lut_mask = 64'h2222222222222222;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \SW[4]~input_o )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .lut_mask = 64'h0505050505050505;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~14_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~14 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~15_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \SW[2]~input_o )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~15 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~15 .lut_mask = 64'h0505050505050505;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~33_sumout  = SUM(( \SW[0]~input_o  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~38_cout  ))
// \Mod0|auto_generated|divider|divider|op_8~34  = CARRY(( \SW[0]~input_o  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[1]~input_o ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~34  ))
// \Mod0|auto_generated|divider|divider|op_8~30  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[1]~input_o ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000005353;
defparam \Mod0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( GND ) + ( (\Mod0|auto_generated|divider|divider|StageOut[49]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_8~30  ))
// \Mod0|auto_generated|divider|divider|op_8~26  = CARRY(( GND ) + ( (\Mod0|auto_generated|divider|divider|StageOut[49]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000F00000000000;
defparam \Mod0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[3]~input_o )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))
// \Mod0|auto_generated|divider|divider|op_8~22  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[3]~input_o )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h00000000000005F5;
defparam \Mod0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))
// \Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000F0000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[5]~input_o )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))
// \Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[5]~input_o )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[53]~6_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))
// \Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[53]~6_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[53]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00003F3F;
defparam \Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[7]~input_o ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000000000005353;
defparam \Mod0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~3_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \SW[5]~input_o )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 64'h0505050505050505;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~1_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[4]~input_o )))

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_sumout ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~1 .lut_mask = 64'h2727272727272727;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~11_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~11 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~12_combout  = ( \SW[3]~input_o  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~12 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~12 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_8~21_sumout )))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[50]~11_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22_cout  ))
// \Div1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_8~21_sumout )))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[50]~11_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000000000353F;
defparam \Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~1_combout )) ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))
// \Div1|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~1_combout )) ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[51]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[52]~4_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[52]~3_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))
// \Div1|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[52]~4_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[52]~3_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~6_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))
// \Div1|auto_generated|divider|divider|op_4~6  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~6_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[53]~6_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000ACA000000000;
defparam \Div1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~5_combout  = ( \Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~8_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[53]~6_combout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[53]~6_combout  & ( 
// (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[53]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~8 .lut_mask = 64'h0303030333333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~7_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[52]~4_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[52]~3_combout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|op_4~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout ))) ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[52]~4_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[52]~3_combout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout ))) ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[52]~4_combout  & ( 
// !\Mod0|auto_generated|divider|divider|StageOut[52]~3_combout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout ))) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[52]~4_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[52]~3_combout  & 
// ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|op_8~9_sumout )))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h0A4E1B5F1B5F1B5F;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~2_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[51]~1_combout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[51]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~2 .lut_mask = 64'h0000000033333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  = ( \Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[50]~11_combout ))) ) ) 
// ) # ( !\Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[50]~11_combout ))) ) ) ) # ( \Mod0|auto_generated|divider|divider|op_8~21_sumout  & 
// ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\Div1|auto_generated|divider|divider|op_4~17_sumout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( 
// !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_4~17_sumout  & !\Div1|auto_generated|divider|divider|op_4~1_sumout ) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[15]~5 .lut_mask = 64'h330033FF335F335F;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~25_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[49]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))
// \Div1|auto_generated|divider|divider|op_5~22  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~25_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[49]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000004777;
defparam \Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))
// \Div1|auto_generated|divider|divider|op_5~18  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[60]~0_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))
// \Div1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[60]~0_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[60]~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000353F;
defparam \Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[17]~7_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))
// \Div1|auto_generated|divider|divider|op_5~14  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[17]~7_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~5_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[62]~8_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[62]~5_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[62]~5_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[62]~8_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~3_combout  = ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~4_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[52]~3_combout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~9_sumout ) # 
// (\Mod0|auto_generated|divider|divider|op_8~1_sumout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[52]~3_combout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|StageOut[52]~4_combout )))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 64'h0145014511551155;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~1_combout  = ( \Div1|auto_generated|divider|divider|op_4~9_sumout  & ( ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[60]~0_combout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~9_sumout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[60]~0_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[60]~0_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~13_combout  = ( \Mod0|auto_generated|divider|divider|op_8~25_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~13 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~16_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[49]~14_combout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout  
// & ( (\Mod0|auto_generated|divider|divider|StageOut[49]~15_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~16 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~16 .lut_mask = 64'h030303030F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~18_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~18 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~19_combout  = (\SW[1]~input_o  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~19 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~19 .lut_mask = 64'h000F000F000F000F;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_8~29_sumout )))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[48]~19_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[48]~18_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout  ))
// \Div1|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_8~29_sumout )))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[48]~19_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[48]~18_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[48]~18_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000CAC00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Div1|auto_generated|divider|divider|op_5~21_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[58]~16_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))
// \Div1|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Div1|auto_generated|divider|divider|op_5~21_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[58]~16_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[58]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00002777;
defparam \Div1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~5_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18  ))
// \Div1|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~5_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h00000000000005AF;
defparam \Div1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~14  ))
// \Div1|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Div1|auto_generated|divider|divider|op_5~13_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ) # (\Div1|auto_generated|divider|divider|StageOut[17]~3_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000002777;
defparam \Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~0_combout  = ( \Div1|auto_generated|divider|divider|op_5~9_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~2_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[16]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[21]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~6_combout  = ( \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  & ( (\Div1|auto_generated|divider|divider|op_5~17_sumout ) # (\Div1|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[15]~5_combout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|op_5~17_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[21]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[21]~6 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Div1|auto_generated|divider|divider|StageOut[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[20]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[20]~8_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[58]~13_combout  & ( (\Div1|auto_generated|divider|divider|op_5~21_sumout ) # (\Div1|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Div1|auto_generated|divider|divider|op_5~21_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[58]~16_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[58]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[20]~8 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[20]~8 .lut_mask = 64'h2727272777777777;
defparam \Div1|auto_generated|divider|divider|StageOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~17_combout  = (\Mod0|auto_generated|divider|divider|op_8~29_sumout  & !\Mod0|auto_generated|divider|divider|op_8~1_sumout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~17 .lut_mask = 64'h3030303030303030;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~20_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[48]~18_combout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[48]~18_combout  
// & ( (\Mod0|auto_generated|divider|divider|StageOut[48]~19_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[48]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~20 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~20 .lut_mask = 64'h050505050F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~33_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\SW[0]~input_o )) ) + 
// ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h00000000000011BB;
defparam \Div1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~21_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[57]~20_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[57]~17_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[57]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[57]~20_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000D88800000000;
defparam \Div1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( \Div1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~10_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[21]~6_combout )) ) + ( \Div1|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\Div1|auto_generated|divider|divider|op_6~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[22]~2_combout )) # (\Div1|auto_generated|divider|divider|StageOut[22]~0_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N33
cyclonev_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  
// & ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_5~1_sumout  $ (\Div1|auto_generated|divider|divider|op_4~1_sumout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_4~1_sumout  ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr6~0 .extended_lut = "off";
defparam \h1|WideOr6~0 .lut_mask = 64'hF0F0A5A5F0F0AAAA;
defparam \h1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N9
cyclonev_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|op_4~1_sumout ) ) ) ) 
// # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_4~1_sumout ) ) ) ) # ( 
// \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr5~0 .extended_lut = "off";
defparam \h1|WideOr5~0 .lut_mask = 64'hF0F0AAAAFAFAA0A0;
defparam \h1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N12
cyclonev_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout ) # 
// (!\Div1|auto_generated|divider|divider|op_6~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr4~0 .extended_lut = "off";
defparam \h1|WideOr4~0 .lut_mask = 64'hC8C8C8C8D8D8D8D8;
defparam \h1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N15
cyclonev_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Div1|auto_generated|divider|divider|op_5~1_sumout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # 
// (!\Div1|auto_generated|divider|divider|op_6~1_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout  $ (\Div1|auto_generated|divider|divider|op_6~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr3~0 .extended_lut = "off";
defparam \h1|WideOr3~0 .lut_mask = 64'hEE99EE99CCAACCAA;
defparam \h1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N48
cyclonev_lcell_comb \h1|WideOr2~0 (
// Equation(s):
// \h1|WideOr2~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Div1|auto_generated|divider|divider|op_5~1_sumout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr2~0 .extended_lut = "off";
defparam \h1|WideOr2~0 .lut_mask = 64'hFFFFFFFFCACACACA;
defparam \h1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N51
cyclonev_lcell_comb \h1|WideOr1~0 (
// Equation(s):
// \h1|WideOr1~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_5~1_sumout  $ 
// (\Div1|auto_generated|divider|divider|op_4~1_sumout )) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr1~0 .extended_lut = "off";
defparam \h1|WideOr1~0 .lut_mask = 64'hFF99FF99DD88DD88;
defparam \h1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_5~1_sumout ) ) ) ) 
// # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \Div1|auto_generated|divider|divider|op_4~1_sumout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_5~1_sumout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Div1|auto_generated|divider|divider|op_5~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr0~0 .extended_lut = "off";
defparam \h1|WideOr0~0 .lut_mask = 64'h03033C3C33333C3C;
defparam \h1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  = SUM(( \SW[1]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  = CARRY(( \SW[1]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  = SUM(( !\SW[2]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  = CARRY(( !\SW[2]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  = SHARE(\SW[2]~input_o )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .lut_mask = 64'h000055550000AAAA;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  = SUM(( \SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  = CARRY(( \SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(\SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout  = SUM(( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14  = CARRY(( !\SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15  = SHARE(\SW[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  = SUM(( \SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10  = CARRY(( \SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout  = SUM(( \SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6  = CARRY(( \SW[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .lut_mask = 64'h0000000000003333;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[53]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~0_combout  = ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[53]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[53]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~1_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \SW[6]~input_o )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~1 .lut_mask = 64'h0505050505050505;
defparam \Div0|auto_generated|divider|divider|StageOut[53]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~2_combout  = ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~3_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \SW[4]~input_o )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~3 .lut_mask = 64'h0505050505050505;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~4_combout  = ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~5_combout  = ( \SW[2]~input_o  & ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~5 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~34_cout  = CARRY(( \SW[0]~input_o  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~30_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[1]~input_o )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(!\SW[1]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h0000000000003535;
defparam \Div0|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[49]~5_combout ) # (\Div0|auto_generated|divider|divider|StageOut[49]~4_combout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~30_cout  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[49]~4_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[49]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[3]~input_o )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[51]~3_combout ) # (\Div0|auto_generated|divider|divider|StageOut[51]~2_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~22_cout  
// ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[51]~2_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[51]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000000000003F3F;
defparam \Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[5]~input_o )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\SW[5]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000FFFF00003535;
defparam \Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[53]~1_combout ) # (\Div0|auto_generated|divider|divider|StageOut[53]~0_combout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~14_cout  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout )) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[7]~input_o ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000005353;
defparam \Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N30
cyclonev_lcell_comb \h2|WideOr6~0 (
// Equation(s):
// \h2|WideOr6~0_combout  = ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr6~0 .extended_lut = "off";
defparam \h2|WideOr6~0 .lut_mask = 64'h00000000FFFF0000;
defparam \h2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N39
cyclonev_lcell_comb \h2|WideOr4~0 (
// Equation(s):
// \h2|WideOr4~0_combout  = ( \Div0|auto_generated|divider|divider|op_8~1_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr4~0 .extended_lut = "off";
defparam \h2|WideOr4~0 .lut_mask = 64'h0000FFFF00000000;
defparam \h2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N42
cyclonev_lcell_comb \h2|WideOr1~0 (
// Equation(s):
// \h2|WideOr1~0_combout  = ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) ) # ( \Div0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr1~0 .extended_lut = "off";
defparam \h2|WideOr1~0 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \h2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
