
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  110047.7      0.99     262.3    7114.3                          
    0:00:26  110047.7      0.99     262.3    7114.3                          
    0:00:26  110287.1      0.99     262.3    7114.3                          
    0:00:26  110526.5      0.99     262.3    7114.3                          
    0:00:26  110765.9      0.99     262.3    7114.3                          
    0:00:43  105266.3      0.45      65.4      81.1                          
    0:00:43  105266.3      0.45      65.4      81.1                          
    0:00:43  105266.3      0.45      65.4      81.1                          
    0:00:44  105266.6      0.45      65.4      81.1                          
    0:00:44  105266.6      0.45      65.4      81.1                          
    0:00:53   88183.0      0.45      37.3      70.2                          
    0:00:54   88140.7      0.44      36.8      53.1                          
    0:00:57   88150.8      0.42      34.7      38.4                          
    0:00:58   88167.0      0.40      32.8      22.7                          
    0:00:59   88173.1      0.40      32.6      14.9                          
    0:00:59   88188.8      0.40      31.4       7.1                          
    0:01:00   88197.6      0.39      30.6       3.4                          
    0:01:00   88207.2      0.34      29.6       0.0                          
    0:01:01   88222.1      0.34      29.3       0.0                          
    0:01:01   87753.7      0.34      29.3       0.0                          
    0:01:01   87753.7      0.34      29.3       0.0                          
    0:01:01   87753.7      0.34      29.3       0.0                          
    0:01:01   87753.7      0.34      29.3       0.0                          
    0:01:01   87753.7      0.34      29.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:02   87753.7      0.34      29.3       0.0                          
    0:01:02   87766.4      0.32      28.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:02   87789.6      0.30      28.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87795.4      0.30      28.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87807.4      0.30      27.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87835.1      0.28      27.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:02   87857.1      0.28      26.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:03   87871.0      0.27      26.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   87886.9      0.27      25.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   87903.4      0.27      25.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:03   87917.0      0.27      24.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   87929.5      0.26      23.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:03   87932.4      0.26      23.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:03   87949.2      0.26      23.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:03   87958.2      0.26      23.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:03   87969.7      0.26      23.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:03   87983.8      0.26      23.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:04   87996.3      0.25      23.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88005.0      0.25      23.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:04   88020.2      0.25      23.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:04   88039.3      0.25      22.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88053.2      0.25      22.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88065.9      0.25      21.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:04   88084.3      0.24      21.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88101.3      0.24      20.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88113.0      0.24      20.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88122.9      0.24      20.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88134.8      0.24      20.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:05   88151.1      0.24      19.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88158.0      0.24      19.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88171.8      0.23      19.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88180.3      0.23      18.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88185.4      0.23      18.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88196.0      0.23      18.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88211.5      0.22      18.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88212.8      0.22      18.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88219.2      0.22      18.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88231.9      0.22      18.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88239.9      0.22      17.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88248.4      0.22      17.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88259.9      0.22      17.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88268.1      0.21      17.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88281.1      0.21      17.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88290.7      0.21      16.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88301.1      0.21      16.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88307.5      0.21      16.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88321.8      0.21      16.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88327.4      0.20      16.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88337.0      0.20      16.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88351.4      0.20      15.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88355.6      0.20      15.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88368.4      0.20      15.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88371.1      0.20      15.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88380.9      0.19      15.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88393.4      0.19      14.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88406.2      0.19      14.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88408.3      0.19      14.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88418.4      0.19      14.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88426.1      0.19      14.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88438.1      0.18      14.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88444.7      0.18      13.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88453.2      0.18      13.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:08   88463.9      0.18      13.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88473.5      0.18      12.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88485.7      0.18      12.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88493.1      0.18      12.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88499.0      0.18      12.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88502.5      0.18      12.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:09   88511.2      0.18      12.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88526.7      0.17      11.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88540.0      0.17      11.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88546.9      0.17      11.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88553.0      0.17      11.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88555.9      0.17      11.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88560.2      0.17      11.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88568.4      0.17      11.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88576.9      0.17      11.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88582.3      0.17      11.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88592.9      0.16      10.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88596.6      0.16      10.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88601.7      0.16      10.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88607.3      0.16      10.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88614.7      0.16      10.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:10   88623.0      0.16      10.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88630.4      0.15      10.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88636.0      0.15      10.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:10   88640.0      0.15      10.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:10   88648.2      0.15      10.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88657.5      0.15       9.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88660.7      0.15       9.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88667.1      0.15       9.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88673.2      0.15       9.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88675.9      0.15       9.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88684.1      0.15       9.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88689.2      0.15       9.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88690.0      0.15       9.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88695.0      0.15       9.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88696.6      0.14       9.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:11   88702.2      0.14       9.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88708.3      0.14       9.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88711.8      0.14       9.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88724.3      0.14       9.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88732.0      0.14       9.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   88739.2      0.14       9.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88745.3      0.14       9.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88750.4      0.14       9.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88756.8      0.14       9.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88761.5      0.14       8.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88764.2      0.14       8.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88768.5      0.14       8.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:12   88774.6      0.14       8.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88778.8      0.14       8.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88785.2      0.14       8.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:13   88784.9      0.13       8.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88793.5      0.13       8.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:13   88796.4      0.13       8.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88803.3      0.13       8.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:13   88813.1      0.13       8.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88821.1      0.13       8.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88824.0      0.13       8.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88825.1      0.13       8.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88833.6      0.13       8.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:13   88838.9      0.13       8.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:13   88847.7      0.13       8.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88854.4      0.13       8.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88863.7      0.13       8.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88866.3      0.13       8.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88874.9      0.13       8.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88881.2      0.13       8.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88891.3      0.13       8.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88891.1      0.12       8.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88892.4      0.12       8.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88904.6      0.12       7.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88908.6      0.12       7.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88911.6      0.12       7.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88916.6      0.12       7.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88920.3      0.12       7.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88928.9      0.12       7.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88932.8      0.12       7.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   88935.5      0.12       7.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88945.3      0.12       7.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88960.2      0.12       7.4      13.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88965.3      0.12       7.4      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88967.2      0.12       7.3      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88976.7      0.12       7.2      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88978.1      0.12       7.2      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:15   88984.7      0.12       7.2      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88988.7      0.12       7.2      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88992.4      0.12       7.2      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:16   88996.7      0.12       7.2      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89007.9      0.12       7.1      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:16   89017.2      0.12       7.1      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:16   89019.6      0.12       7.1      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89020.6      0.12       7.1      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89027.5      0.12       7.0      13.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89033.1      0.12       6.9      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89034.2      0.12       6.9      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:16   89038.4      0.11       6.9      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89040.3      0.11       6.9      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89043.5      0.11       6.9      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89053.3      0.11       6.9      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89060.8      0.11       6.9      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:17   89064.0      0.11       6.8      13.1 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89063.4      0.11       6.8      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89077.0      0.11       6.8      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89087.9      0.11       6.8      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89091.9      0.11       6.8      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89096.2      0.11       6.8      13.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89102.8      0.11       6.8      13.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89104.7      0.11       6.7      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89106.5      0.11       6.7      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89108.7      0.11       6.7      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89113.2      0.11       6.7      13.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89117.4      0.11       6.6      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89119.6      0.11       6.6      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89123.0      0.11       6.6      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89127.6      0.11       6.6      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89133.1      0.11       6.5      13.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89135.8      0.11       6.6      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89137.4      0.11       6.5      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89139.8      0.11       6.5      13.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89140.6      0.11       6.5      13.1 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89148.0      0.10       6.5      13.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89152.8      0.10       6.4      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89157.6      0.10       6.4      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89157.3      0.10       6.4      13.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89163.7      0.10       6.4      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89168.8      0.10       6.3      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89173.6      0.10       6.3      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:19   89173.6      0.10       6.3      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89177.0      0.10       6.3      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:19   89180.8      0.10       6.3      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89184.5      0.10       6.2      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89186.6      0.10       6.2      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89189.5      0.10       6.2      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:19   89192.2      0.10       6.2      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89194.9      0.10       6.2      13.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89196.2      0.10       6.1      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89201.2      0.10       6.1      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89218.5      0.10       6.0      26.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89222.5      0.10       6.0      26.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89223.6      0.10       6.0      26.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89228.1      0.10       5.9      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89234.5      0.10       5.9      26.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89236.9      0.10       5.9      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89236.6      0.10       5.8      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89238.5      0.10       5.8      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89238.5      0.10       5.8      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89240.6      0.10       5.8      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89249.1      0.10       5.8      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89255.2      0.10       5.6      26.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89257.6      0.10       5.6      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89262.2      0.09       5.6      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89266.9      0.09       5.6      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89269.3      0.09       5.5      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89273.3      0.09       5.5      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89279.2      0.09       5.5      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89282.6      0.09       5.5      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89289.8      0.09       5.5      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89302.6      0.09       5.5      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89302.3      0.09       5.5      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89307.1      0.09       5.4      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89316.1      0.09       5.4      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89322.0      0.09       5.4      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89327.9      0.09       5.4      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89331.3      0.09       5.4      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89332.6      0.09       5.4      26.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89341.2      0.09       5.3      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89342.0      0.09       5.3      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89344.9      0.09       5.3      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89346.2      0.09       5.3      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89350.2      0.09       5.3      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89359.2      0.09       5.3      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89360.8      0.09       5.3      26.2 path/path/path/genblk1.add_in_reg[38]/D
    0:01:23   89362.7      0.09       5.2      26.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89368.6      0.09       5.2      26.2 path/path/path/genblk1.add_in_reg[38]/D
    0:01:23   89370.9      0.09       5.2      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89369.9      0.09       5.2      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89373.1      0.09       5.2      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89370.1      0.09       5.2      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89372.5      0.09       5.1      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89377.6      0.09       5.0      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89378.9      0.09       4.9      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89385.8      0.08       4.9      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89388.2      0.08       4.9      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89399.7      0.08       4.9      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89407.7      0.08       4.9      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89415.9      0.08       4.9      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89419.9      0.08       4.9      26.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89423.6      0.08       4.8      26.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89424.7      0.08       4.8      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89429.5      0.08       4.8      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89432.7      0.08       4.8      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89436.9      0.08       4.7      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89437.2      0.08       4.7      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89439.3      0.08       4.7      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89442.8      0.08       4.7      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89442.8      0.08       4.7      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89446.8      0.08       4.6      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89447.6      0.08       4.6      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89452.6      0.08       4.6      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89454.5      0.08       4.6      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89459.8      0.08       4.6      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89462.4      0.08       4.6      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89464.0      0.08       4.6      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89463.2      0.08       4.6      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89465.4      0.08       4.6      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89468.3      0.08       4.5      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89469.6      0.08       4.5      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89476.0      0.08       4.5      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89478.1      0.08       4.5      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89478.9      0.08       4.5      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89484.5      0.08       4.5      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89488.3      0.08       4.5      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89492.8      0.08       4.5      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89497.8      0.08       4.5      26.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89503.9      0.08       4.4      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89505.5      0.08       4.4      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89508.7      0.08       4.4      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89508.7      0.08       4.4      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89511.1      0.08       4.4      26.2 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:27   89516.7      0.08       4.4      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89519.1      0.08       4.3      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89521.8      0.08       4.3      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89528.7      0.07       4.3      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89532.1      0.07       4.3      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89535.1      0.07       4.3      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89537.2      0.07       4.3      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89542.8      0.07       4.1      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89543.6      0.07       4.1      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89549.7      0.07       4.0      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89551.6      0.07       4.0      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89557.4      0.07       4.0      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89561.1      0.07       3.9      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89566.2      0.07       3.9      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89569.9      0.07       3.9      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89574.4      0.07       3.8      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89575.0      0.07       3.8      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89579.5      0.07       3.8      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89581.1      0.07       3.8      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89589.6      0.07       3.8      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89592.5      0.07       3.7      26.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89595.4      0.07       3.7      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89602.6      0.07       3.7      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89606.6      0.07       3.7      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89610.6      0.07       3.6      26.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89616.7      0.07       3.6      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89621.5      0.07       3.6      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89627.4      0.07       3.6      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89635.3      0.06       3.6      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89636.9      0.06       3.5      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89639.1      0.06       3.5      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89641.2      0.06       3.5      26.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89646.5      0.06       3.5      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89653.4      0.06       3.5      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89659.3      0.06       3.4      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89661.9      0.06       3.4      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89667.5      0.06       3.3      26.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89673.7      0.06       3.2      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89680.6      0.06       3.2      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89687.0      0.06       3.2      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89689.1      0.06       3.2      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89695.2      0.06       3.2      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89699.2      0.06       3.2      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89701.1      0.06       3.2      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89706.6      0.06       3.2      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89711.4      0.06       3.2      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89712.8      0.06       3.1      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89717.8      0.06       3.1      26.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89723.7      0.06       3.0      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89729.2      0.06       3.0      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89731.9      0.06       3.0      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89739.4      0.06       2.9      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89745.7      0.06       2.9      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89747.9      0.06       2.9      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89749.5      0.06       2.9      26.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:31   89753.5      0.06       2.9      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89753.5      0.06       2.9      26.2                          
    0:01:32   89743.3      0.06       2.9      26.2                          
    0:01:32   89743.3      0.06       2.9      26.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32   89743.3      0.06       2.9      26.2                          
    0:01:32   89728.4      0.06       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89730.8      0.06       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89733.5      0.06       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89736.4      0.06       2.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89741.0      0.06       2.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:33   89741.2      0.05       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89743.1      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89745.5      0.05       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89750.0      0.05       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89758.2      0.05       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89759.6      0.05       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89763.8      0.05       2.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89767.8      0.05       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89773.9      0.05       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89780.9      0.05       2.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89789.6      0.05       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89793.1      0.05       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89795.2      0.05       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89796.5      0.05       2.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89803.7      0.05       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89809.8      0.05       2.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89815.7      0.05       2.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89817.3      0.05       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89817.8      0.05       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89821.8      0.05       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89823.7      0.05       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89826.3      0.05       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89830.3      0.05       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89834.1      0.05       2.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89834.1      0.05       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89834.3      0.05       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89834.6      0.05       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89840.2      0.05       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89840.7      0.05       2.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:35   89840.4      0.05       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89844.4      0.05       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89848.1      0.05       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89849.5      0.05       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89850.3      0.05       2.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:36   89850.3      0.05       2.4       0.0                          
    0:01:36   89850.3      0.05       2.4       0.0                          
    0:01:39   89545.7      0.05       2.4       0.0                          
    0:01:39   89474.4      0.05       2.4       0.0                          
    0:01:39   89471.8      0.05       2.4       0.0                          
    0:01:40   89470.7      0.05       2.4       0.0                          
    0:01:40   89469.6      0.05       2.4       0.0                          
    0:01:40   89469.6      0.05       2.4       0.0                          
    0:01:40   89471.2      0.05       2.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   89520.2      0.05       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89529.5      0.05       2.2       0.0                          
    0:01:42   89443.8      0.07       2.5       0.0                          
    0:01:42   89431.1      0.07       2.5       0.0                          
    0:01:42   89431.1      0.07       2.5       0.0                          
    0:01:42   89431.1      0.07       2.5       0.0                          
    0:01:42   89431.1      0.07       2.5       0.0                          
    0:01:42   89431.1      0.07       2.5       0.0                          
    0:01:42   89431.1      0.07       2.5       0.0                          
    0:01:42   89435.8      0.05       2.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:42   89440.1      0.05       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89442.5      0.05       2.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89463.0      0.05       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89463.0      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89464.8      0.05       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89465.6      0.05       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89467.5      0.05       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89470.4      0.05       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89474.7      0.05       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89478.4      0.04       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89488.3      0.04       1.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89491.2      0.04       1.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89494.1      0.04       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89494.1      0.04       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89496.2      0.04       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89497.0      0.04       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89497.3      0.04       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89497.3      0.04       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89498.9      0.04       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89502.9      0.04       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89505.3      0.04       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89508.7      0.04       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89510.3      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89510.3      0.04       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89512.7      0.04       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89516.2      0.04       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89519.9      0.04       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89519.9      0.04       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89528.2      0.04       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89532.1      0.04       1.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89534.3      0.04       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89537.5      0.04       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89548.1      0.04       1.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89560.3      0.04       1.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89563.8      0.04       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89563.8      0.04       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89568.6      0.04       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89569.9      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89575.5      0.04       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89583.2      0.04       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89584.3      0.04       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89592.3      0.04       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89596.0      0.04       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89602.4      0.04       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89606.4      0.04       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89611.7      0.04       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89617.8      0.04       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89626.0      0.04       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89634.0      0.04       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89644.4      0.04       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89649.2      0.04       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89653.2      0.04       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89655.3      0.04       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89656.6      0.04       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89658.8      0.04       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89657.4      0.04       1.0       0.0                          
    0:01:47   89646.8      0.04       1.0       0.0                          
    0:01:47   89632.4      0.04       1.0       0.0                          
    0:01:48   89622.6      0.04       1.0       0.0                          
    0:01:48   89609.5      0.04       1.0       0.0                          
    0:01:48   89592.5      0.04       1.0       0.0                          
    0:01:48   89579.2      0.04       1.0       0.0                          
    0:01:48   89563.5      0.04       1.0       0.0                          
    0:01:48   89550.0      0.04       1.0       0.0                          
    0:01:48   89537.5      0.04       1.0       0.0                          
    0:01:49   89516.4      0.04       1.0       0.0                          
    0:01:49   89490.9      0.04       1.0       0.0                          
    0:01:49   89454.2      0.04       1.0       0.0                          
    0:01:50   89318.5      0.04       1.1       0.0                          
    0:01:50   89192.5      0.04       1.1       0.0                          
    0:01:50   89153.1      0.04       1.1       0.0                          
    0:01:50   89152.3      0.04       1.1       0.0                          
    0:01:50   89151.5      0.04       1.1       0.0                          
    0:01:50   89143.5      0.04       1.1       0.0                          
    0:01:51   88950.4      0.04       1.1       0.0                          
    0:01:51   88754.1      0.04       1.1       0.0                          
    0:01:52   88576.1      0.04       1.1       0.0                          
    0:01:52   88574.3      0.04       1.1       0.0                          
    0:01:52   88570.6      0.04       1.1       0.0                          
    0:01:52   88568.4      0.04       1.1       0.0                          
    0:01:53   88563.6      0.04       1.1       0.0                          
    0:01:54   88561.0      0.04       1.1       0.0                          
    0:01:55   88549.0      0.04       1.1       0.0                          
    0:01:57   88547.9      0.04       1.1       0.0                          
    0:01:57   88510.7      0.05       1.2       0.0                          
    0:01:57   88509.9      0.05       1.2       0.0                          
    0:01:57   88509.9      0.05       1.2       0.0                          
    0:01:57   88509.9      0.05       1.2       0.0                          
    0:01:57   88509.9      0.05       1.2       0.0                          
    0:01:57   88509.9      0.05       1.2       0.0                          
    0:01:57   88509.9      0.05       1.2       0.0                          
    0:01:58   88514.7      0.04       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88517.1      0.04       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88518.1      0.04       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88519.5      0.04       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88522.7      0.04       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88524.5      0.04       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88530.9      0.04       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88531.4      0.04       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88537.6      0.04       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88540.5      0.04       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88541.6      0.04       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88546.1      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88557.3      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88559.1      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59   88560.4      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59   88560.4      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88561.5      0.03       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88562.8      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88565.2      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88565.5      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88570.3      0.03       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88571.3      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:00   88578.8      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:00   88581.2      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88586.2      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88588.1      0.03       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88587.8      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88590.8      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88594.5      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88594.0      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88603.8      0.03       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88608.9      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88615.2      0.03       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88618.4      0.03       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88624.8      0.03       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88634.7      0.03       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88634.7      0.03       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88633.1      0.03       0.8       0.0                          
    0:02:01   88632.0      0.03       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88634.9      0.03       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88636.8      0.03       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88638.9      0.03       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88640.5      0.03       0.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01   88641.0      0.03       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88646.4      0.03       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88649.6      0.03       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88649.6      0.03       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88650.4      0.03       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:02   88650.4      0.03       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88652.7      0.03       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88656.7      0.03       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88657.8      0.03       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88659.9      0.03       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88663.9      0.03       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:02   88668.2      0.03       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88671.1      0.03       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88673.5      0.03       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88675.1      0.03       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88677.2      0.03       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88679.6      0.03       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88681.5      0.03       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88687.1      0.03       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88690.5      0.03       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88697.2      0.03       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88701.7      0.03       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88707.5      0.03       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88712.9      0.03       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88719.5      0.03       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88722.4      0.03       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88727.2      0.03       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88730.9      0.03       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04   88736.0      0.03       0.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88740.3      0.02       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88745.3      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88753.3      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88756.2      0.02       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88759.9      0.02       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88767.9      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88773.5      0.02       0.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88779.4      0.02       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88782.6      0.02       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88789.2      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88792.1      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88794.5      0.02       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88798.2      0.02       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88801.4      0.02       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88801.7      0.02       0.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88804.1      0.02       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88808.4      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88811.0      0.02       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88815.5      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88820.6      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88824.0      0.02       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88829.9      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88833.6      0.02       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88838.4      0.02       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88843.5      0.02       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88845.6      0.02       0.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88853.8      0.02       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88860.5      0.02       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88863.7      0.02       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88865.8      0.02       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88872.5      0.02       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88874.9      0.02       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88876.2      0.02       0.4       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:06:48 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44613.786283
Buf/Inv area:                     5624.304034
Noncombinational area:           44262.398489
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88876.184772
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:06:52 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  28.5513 mW   (92%)
  Net Switching Power  =   2.4470 mW    (8%)
                         ---------
Total Dynamic Power    =  30.9983 mW  (100%)

Cell Leakage Power     =   1.7279 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.7062e+04          306.3376        7.3637e+05        2.8105e+04  (  85.88%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4892e+03        2.1407e+03        9.9149e+05        4.6214e+03  (  14.12%)
--------------------------------------------------------------------------------------------------
Total          2.8551e+04 uW     2.4471e+03 uW     1.7279e+06 nW     3.2726e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:06:53 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[4].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[17]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[17]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri[17]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out[17] (memory_b20_SIZE12_LOGSIZE4_16)
                                                          0.00       0.22 f
  path/genblk1[4].path/Mat_a_Mem/data_out[17] (seqMemory_b20_SIZE12_16)
                                                          0.00       0.22 f
  path/genblk1[4].path/path/in0[17] (mac_b20_g1_8)        0.00       0.22 f
  path/genblk1[4].path/path/mult_21/a[17] (mac_b20_g1_8_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[4].path/path/mult_21/U1361/Z (XOR2_X1)     0.09       0.30 f
  path/genblk1[4].path/path/mult_21/U1214/ZN (NAND2_X1)
                                                          0.03       0.34 r
  path/genblk1[4].path/path/mult_21/U1155/Z (BUF_X2)      0.04       0.38 r
  path/genblk1[4].path/path/mult_21/U1837/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[4].path/path/mult_21/U426/CO (FA_X1)       0.10       0.53 f
  path/genblk1[4].path/path/mult_21/U416/CO (FA_X1)       0.09       0.62 f
  path/genblk1[4].path/path/mult_21/U406/CO (FA_X1)       0.11       0.73 f
  path/genblk1[4].path/path/mult_21/U1053/Z (BUF_X1)      0.04       0.77 f
  path/genblk1[4].path/path/mult_21/U1248/ZN (XNOR2_X1)
                                                          0.06       0.83 f
  path/genblk1[4].path/path/mult_21/U397/S (FA_X1)        0.14       0.97 r
  path/genblk1[4].path/path/mult_21/U1587/ZN (NAND2_X1)
                                                          0.03       1.00 f
  path/genblk1[4].path/path/mult_21/U1716/ZN (OAI21_X1)
                                                          0.04       1.04 r
  path/genblk1[4].path/path/mult_21/U1630/ZN (NAND2_X1)
                                                          0.03       1.07 f
  path/genblk1[4].path/path/mult_21/U1161/ZN (AND2_X1)
                                                          0.04       1.11 f
  path/genblk1[4].path/path/mult_21/U2046/ZN (OAI21_X1)
                                                          0.04       1.15 r
  path/genblk1[4].path/path/mult_21/U1338/ZN (AOI21_X1)
                                                          0.03       1.18 f
  path/genblk1[4].path/path/mult_21/U2019/ZN (OAI21_X1)
                                                          0.05       1.23 r
  path/genblk1[4].path/path/mult_21/U1354/ZN (AOI21_X1)
                                                          0.03       1.26 f
  path/genblk1[4].path/path/mult_21/U2018/ZN (OAI21_X1)
                                                          0.06       1.31 r
  path/genblk1[4].path/path/mult_21/U1251/ZN (AOI21_X1)
                                                          0.03       1.35 f
  path/genblk1[4].path/path/mult_21/U1275/ZN (OAI21_X1)
                                                          0.05       1.39 r
  path/genblk1[4].path/path/mult_21/U1333/ZN (NAND2_X1)
                                                          0.04       1.43 f
  path/genblk1[4].path/path/mult_21/U1330/ZN (NAND3_X1)
                                                          0.04       1.47 r
  path/genblk1[4].path/path/mult_21/U1342/ZN (NAND2_X1)
                                                          0.04       1.50 f
  path/genblk1[4].path/path/mult_21/U1344/ZN (NAND3_X1)
                                                          0.03       1.54 r
  path/genblk1[4].path/path/mult_21/U1348/ZN (NAND2_X1)
                                                          0.03       1.57 f
  path/genblk1[4].path/path/mult_21/U1052/ZN (NAND3_X1)
                                                          0.04       1.61 r
  path/genblk1[4].path/path/mult_21/U1284/ZN (NAND2_X1)
                                                          0.02       1.63 f
  path/genblk1[4].path/path/mult_21/U1273/ZN (AND3_X1)
                                                          0.04       1.67 f
  path/genblk1[4].path/path/mult_21/product[39] (mac_b20_g1_8_DW_mult_tc_1)
                                                          0.00       1.67 f
  path/genblk1[4].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       1.68 f
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[4].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       1.70 r
  library setup time                                     -0.04       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
