
The Verilog files in this directory have been synthesized by Yosys [1].

References:
[1] Clifford Wolf. Yosys open synthesis suite. http://www.clifford.at/yosys/
