

================================================================
== Vitis HLS Report for 'Autocorrelation_Pipeline_VITIS_LOOP_76_2'
================================================================
* Date:           Fri Feb 28 00:23:42 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.481 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  88.000 ns|  88.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_2  |        9|        9|         1|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k_3 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 4 'alloca' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 8, i5 %k_3" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 5 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = load i5 %k_3" [data/benchmarks/gsm/gsm_lpc.c:76]   --->   Operation 7 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k, i32 4" [data/benchmarks/gsm/gsm_lpc.c:76]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %tmp, void %for.inc38.split, void %for.end39.exitStub" [data/benchmarks/gsm/gsm_lpc.c:76]   --->   Operation 9 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i5 %k" [data/benchmarks/gsm/gsm_lpc.c:76]   --->   Operation 10 'zext' 'zext_ln76' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 11 'specpipeline' 'specpipeline_ln39' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/gsm/gsm_lpc.c:76]   --->   Operation 13 'specloopname' 'specloopname_ln76' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln76" [data/benchmarks/gsm/gsm_lpc.c:77]   --->   Operation 14 'getelementptr' 'L_ACF_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%store_ln77 = store i64 0, i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:77]   --->   Operation 15 'store' 'store_ln77' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln76 = add i5 %k, i5 31" [data/benchmarks/gsm/gsm_lpc.c:76]   --->   Operation 16 'add' 'add_ln76' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 %add_ln76, i5 %k_3" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 17 'store' 'store_ln39' <Predicate = (!tmp)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc38" [data/benchmarks/gsm/gsm_lpc.c:76]   --->   Operation 18 'br' 'br_ln76' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.481ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln39', data/benchmarks/gsm/gsm_lpc.c:39) of constant 8 on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [3]  (0.387 ns)
	'load' operation 5 bit ('k', data/benchmarks/gsm/gsm_lpc.c:76) on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [6]  (0.000 ns)
	'add' operation 5 bit ('add_ln76', data/benchmarks/gsm/gsm_lpc.c:76) [16]  (0.707 ns)
	'store' operation 0 bit ('store_ln39', data/benchmarks/gsm/gsm_lpc.c:39) of variable 'add_ln76', data/benchmarks/gsm/gsm_lpc.c:76 on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [17]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
